

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-e1b5a79439772c83ffc7f2911b5b2a59a2d5c9ba_modified_7.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=4:RCD=14:RAS=33:RP=14:RC=47: CL=14:WL=2:CDLR=3:WR=12:nbkgrp=4:CCDL=2:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap sizea853a330700069be38969a0a8b4480b9  /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes
Extracting PTX file and ptxas options    1: aes.1.sm_70.ptx -arch=sm_70
 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     4 # minimal delay between activation of rows in different banks
RCD                                    14 # row to column delay
RAS                                    33 # time needed to activate row
RP                                     14 # time needed to precharge (deactivate) row
RC                                     47 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     14 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:1000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000100000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes
Running md5sum using "md5sum /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes "
self exe links to: /home/akamath/Documents/gpgpu-sim_hammerblade/precompiled_bin/aes
Extracting specific PTX file named aes.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_S_i : hostFun 0x0x5601230bca00, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing aes.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "posIdx_E" from 0x100 to 0x120 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBox0" from 0x180 to 0x580 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBox1" from 0x580 to 0x980 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBox2" from 0x980 to 0xd80 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBox3" from 0xd80 to 0x1180 (global memory space)
GPGPU-Sim PTX: allocating global region for "posIdx_D" from 0x1180 to 0x11a0 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBoxi0" from 0x1200 to 0x1600 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space)
GPGPU-Sim PTX: allocating global region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space)
GPGPU-Sim PTX: allocating global region for "inv_SBox" from 0x2200 to 0x2600 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE11stageBlock1" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE11stageBlock2" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE10tBox0Block" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE10tBox1Block" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE10tBox2Block" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ13aesEncrypt128PjS_S_iE10tBox3Block" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file aes.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing 'posIdx_E' ...  wrote 32 bytes
GPGPU-Sim PTX:     initializing 'TBox0' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBox1' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBox2' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBox3' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'posIdx_D' ...  wrote 32 bytes
GPGPU-Sim PTX:     initializing 'TBoxi0' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBoxi1' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBoxi2' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'TBoxi3' ...  wrote 1024 bytes
GPGPU-Sim PTX:     initializing 'inv_SBox' ...  wrote 1024 bytes
GPGPU-Sim PTX: finished loading globals (9280 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from aes.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_S_i' : regs=24, lmem=0, smem=6144, cmem=380
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230e01e0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering global posIdx_E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230dfde0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBox0 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230df9e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBox1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230df5e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBox2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230df1e0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBox3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230df1c0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering global posIdx_D hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230dedc0; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBoxi0 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230de9c0; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBoxi1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230de5c0; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBoxi2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230de1c0; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global TBoxi3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5601230dddc0; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering global inv_SBox hostVar to name mapping
WARNING: your key file has more than 32 or 16 elements. It will be cut down to this threshold

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 1048576 Bytes

Key: cab97ec7d2f5bba4ed5f98a51956aa6

ENCRYPTION.....

GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc1f0aae8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc1f0aae0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffc1f0aad8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffc1f0aad4..

GPGPU-Sim PTX: cudaLaunch for 0x0x5601230bca00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_S_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_S_i' to stream 0, gridDim= (1025,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z13aesEncrypt128PjS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z13aesEncrypt128PjS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 35204
gpu_sim_insn = 120179200
gpu_ipc =    3413.7939
gpu_tot_sim_cycle = 35204
gpu_tot_sim_insn = 120179200
gpu_tot_ipc =    3413.7939
gpu_tot_issued_cta = 1025
gpu_occupancy = 82.8358% 
gpu_tot_occupancy = 82.8358% 
max_total_param_size = 0
gpu_stall_dramfull = 213
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1702
partiton_level_parallism_total  =       2.1702
partiton_level_parallism_util =       3.9173
partiton_level_parallism_util_total  =       3.9173
L2_BW  =      83.3360 GB/Sec
L2_BW_total  =      83.3360 GB/Sec
gpu_total_sim_rate=475016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7800, Miss = 1845, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7800, Miss = 1864, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7800, Miss = 1851, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7200, Miss = 1912, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7800, Miss = 1880, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7800, Miss = 1879, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7800, Miss = 1908, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7200, Miss = 1910, Miss_rate = 0.265, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7800, Miss = 1854, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7800, Miss = 1878, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7800, Miss = 1836, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 7800, Miss = 1839, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 7800, Miss = 1854, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 7800, Miss = 1843, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 7800, Miss = 1867, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 7800, Miss = 1803, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 7800, Miss = 1882, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 7800, Miss = 1886, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 7800, Miss = 1890, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 7800, Miss = 1843, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 7800, Miss = 1876, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 7800, Miss = 1897, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 7200, Miss = 1936, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 7800, Miss = 2029, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 7800, Miss = 1888, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 7800, Miss = 1886, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7800, Miss = 1880, Miss_rate = 0.241, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 7800, Miss = 1860, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7800, Miss = 1861, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 7800, Miss = 1910, Miss_rate = 0.245, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 7800, Miss = 1929, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 7200, Miss = 1899, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 7800, Miss = 1923, Miss_rate = 0.247, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7800, Miss = 1902, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7800, Miss = 1901, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 7800, Miss = 1953, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 7800, Miss = 1871, Miss_rate = 0.240, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 7200, Miss = 1928, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 7800, Miss = 1892, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 7200, Miss = 1928, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 7800, Miss = 2025, Miss_rate = 0.260, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 7200, Miss = 1891, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 7800, Miss = 1806, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 7800, Miss = 1901, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 7800, Miss = 1891, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 7800, Miss = 1942, Miss_rate = 0.249, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 7800, Miss = 1865, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 7200, Miss = 1924, Miss_rate = 0.267, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 7800, Miss = 1998, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 7200, Miss = 1928, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 7200, Miss = 1939, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 7800, Miss = 1959, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 7800, Miss = 1987, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 7800, Miss = 2006, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 7800, Miss = 1997, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 7800, Miss = 2001, Miss_rate = 0.257, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 7200, Miss = 1917, Miss_rate = 0.266, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 7800, Miss = 1984, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 7800, Miss = 1895, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 7200, Miss = 1932, Miss_rate = 0.268, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 7800, Miss = 1861, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 7200, Miss = 1937, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 7200, Miss = 1935, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 7800, Miss = 2011, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 7800, Miss = 1938, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 7800, Miss = 1989, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 7800, Miss = 1996, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 7800, Miss = 1971, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 7800, Miss = 1965, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 7800, Miss = 1968, Miss_rate = 0.252, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 7200, Miss = 1940, Miss_rate = 0.269, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 7800, Miss = 1890, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 7800, Miss = 1983, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 7800, Miss = 1957, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 7800, Miss = 1937, Miss_rate = 0.248, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 7800, Miss = 1947, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 7800, Miss = 1976, Miss_rate = 0.253, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 7800, Miss = 1895, Miss_rate = 0.243, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 7800, Miss = 1959, Miss_rate = 0.251, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 7800, Miss = 1992, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 615000
	L1D_total_cache_misses = 153308
	L1D_total_cache_miss_rate = 0.2493
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.197
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 461692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 582200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32800

Total_core_cache_fail_stats:
ctas_completed 1025, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 916, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 458, 
gpgpu_n_tot_thrd_icount = 120179200
gpgpu_n_tot_w_icount = 3755600
gpgpu_n_stall_shd_mem = 853034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43600
gpgpu_n_mem_write_global = 32800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14694400
gpgpu_n_store_insn = 262400
gpgpu_n_shmem_insn = 25715200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 787200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 705434
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 147600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4348753	W0_Idle:87778	W0_Scoreboard:1187569	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3755600
single_issue_nums: WS0:938900	WS1:938900	WS2:938900	WS3:938900	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 348800 {8:43600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1312000 {40:32800,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1744000 {40:43600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262400 {8:32800,}
maxmflatency = 2057 
max_icnt2mem_latency = 1893 
maxmrqlatency = 24 
max_icnt2sh_latency = 23 
averagemflatency = 305 
avg_icnt2mem_latency = 140 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:39 	33 	2 	2 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56938 	11700 	3240 	4521 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	51040 	3794 	7364 	6202 	1113 	3492 	3395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	72952 	3146 	275 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 129/0 = inf
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 129
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      89464    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      68246    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      87576    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     113029    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      76228    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      57891    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      45103    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      38984    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      22656    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      21889    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      20500    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      20330    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      20475    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      19803    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      19995    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      19841    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      22805    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        237       237       297       282       321       321      1391      1701      1861      1770       191       190       195       191       187       193
dram[1]:       1801       258       291       282       334       322      1664      1551      1863      1770       188       190       194       189       190       191
dram[2]:       1176       234       303       308       317       323      1666      1550      1860      1637       190       193       187       192       192       188
dram[3]:       1541       238       293       291       335       321      1664      1391      1859      1669       187       190       187       190       187       192
dram[4]:       1890       248       291       288       366       349      1379      1324      1881      1868       191       192       189       193       196       194
dram[5]:       1964       233       289       294       375       346      1380      1305      1860      1955       191       189       191       193       191       191
dram[6]:       1275       222       290       288       372       341      1379      1304      1951      2015       188       189       192       193       192       192
dram[7]:       1045       237       290       288       365       346      1394      1063      1883      2057       189       192       194       192       195       189
dram[8]:        628       245       304       289       348       325      1305      1323      1744      1841       190       191       188       193       191       187
dram[9]:        492       244       297       288       329       319      1419      1303      1745      1633       191       189       191       191       190       190
dram[10]:        426       234       310       300       332       316      1346      1301      1484      1139       189       190       191       188       189       190
dram[11]:        343       239       299       291       346       328      1353      1062      1476      1635       191       190       190       189       189       187
dram[12]:        335       248       292       281       338       370      1295      1297      1871      1808       192       193       187       189       191       187
dram[13]:        347       233       280       281       328       342      1459      1346      1745      1776       193       191       187       191       190       189
dram[14]:        349       221       282       281       330       330      1294      1296      1852      1787       190       191       190       191       191       190
dram[15]:        335       239       286       282       337       362      1371      1369      1865      1807       189       188       191       191       190       189
dram[16]:        343       237       296       288       320       326      1382      1314      1841      1651       190       189       188       187       191       192
dram[17]:        343       258       288       285       321       337      1663      1350      1864      1649       187       190       187       187       187       191
dram[18]:        233       234       303       309       319       323      1661      1350      1859      1410       187       191       188       188       187       190
dram[19]:        239       238       292       291       326       317      1658      1347      1858      1509       189       189       189       190       195       191
dram[20]:        248       248       292       288       351       340      1294      1300      1774      1807       194       188       189       190       189       190
dram[21]:        231       233       291       292       373       345      1325      1301      1804      1839       188       190       189       187       190       189
dram[22]:        222       222       293       288       355       346      1294      1300      1749      1792       194       194       190       190       190       191
dram[23]:        238       237       292       293       337       337      1348      1059      1767      1806       191       191       189       187       187       187
dram[24]:        242       245       291       286       341       324      1297      1313      1767      1840       189       190       190       190       189       190
dram[25]:        245       244       292       288       328       314      1294      1300      1741      1749       187       191       187       190       192       192
dram[26]:        234       234       308       295       325       314      1294      1299      1746      1488       191       191       190       191       193       193
dram[27]:        238       239       300       291       335       325      1291      1058      1766      1631       193       191       190       190       191       192
dram[28]:        251       248       296       282       338       361      1290      1298      1773      1806       189       191       191       195       192       193
dram[29]:        233       233       282       281       333       353      1323      1370      1741      1749       190       190       190       195       191       193
dram[30]:        221       221       282       280       345       322      1292      1298      1754      1785       189       187       187       189       194       190
dram[31]:        239       239       286       280       324       360      1347      1393      1766      1805       190       187       191       194       188       190
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29330 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001704
n_activity=62 dram_eff=0.08065
bk0: 5a 29319i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 29336 
util_bw = 5 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 29314 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29330 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153395
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=47 dram_eff=0.1702
bk0: 8a 29315i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 29307 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00398827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=47 dram_eff=0.1702
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=47 dram_eff=0.1702
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153395
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156804
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29317i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 29309 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143169
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143169
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29317i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 29309 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153395
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29317i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 29309 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013976
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=55 dram_eff=0.1455
bk0: 8a 29318i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 29310 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00132942
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136351
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=68 dram_eff=0.1176
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156804
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=70 dram_eff=0.1143
bk0: 8a 29319i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 29311 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013976
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=47 dram_eff=0.1702
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122716
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29327 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002727
n_activity=53 dram_eff=0.1509
bk0: 8a 29316i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000273 
total_CMD = 29336 
util_bw = 8 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 29308 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29327 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149986
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29331 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001364
n_activity=47 dram_eff=0.08511
bk0: 4a 29319i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 29336 
util_bw = 4 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 29315 

BW Util Bottlenecks: 
RCDc_limit = 14 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29331 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153395
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=14, tRRD=4 tCCD=1, tRCD=14 tRAS=33 tRP=14 tRC=47
n_cmd=29336 n_nop=29336 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29336i bk1: 0a 29336i bk2: 0a 29336i bk3: 0a 29336i bk4: 0a 29336i bk5: 0a 29336i bk6: 0a 29336i bk7: 0a 29336i bk8: 0a 29336i bk9: 0a 29336i bk10: 0a 29336i bk11: 0a 29336i bk12: 0a 29336i bk13: 0a 29336i bk14: 0a 29336i bk15: 0a 29336i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29336 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29336 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29336 
n_nop = 29336 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1424, Miss = 517, Miss_rate = 0.363, Pending_hits = 7, Reservation_fails = 92
L2_cache_bank[3]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 11, Reservation_fails = 112
L2_cache_bank[5]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 16, Reservation_fails = 74
L2_cache_bank[13]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[15]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 1496, Miss = 504, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 24, Reservation_fails = 74
L2_cache_bank[19]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 16, Reservation_fails = 35
L2_cache_bank[21]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 20, Reservation_fails = 13
L2_cache_bank[23]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 24, Reservation_fails = 58
L2_cache_bank[25]: Access = 1024, Miss = 504, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 24, Reservation_fails = 177
L2_cache_bank[27]: Access = 1024, Miss = 504, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 20, Reservation_fails = 66
L2_cache_bank[29]: Access = 1024, Miss = 504, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1672, Miss = 528, Miss_rate = 0.316, Pending_hits = 24, Reservation_fails = 66
L2_cache_bank[31]: Access = 1024, Miss = 504, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1664, Miss = 520, Miss_rate = 0.312, Pending_hits = 24, Reservation_fails = 64
L2_cache_bank[33]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1344, Miss = 516, Miss_rate = 0.384, Pending_hits = 12, Reservation_fails = 70
L2_cache_bank[35]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1024, Miss = 512, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76400
L2_total_cache_misses = 32929
L2_total_cache_miss_rate = 0.4310
L2_total_cache_pending_hits = 278
L2_total_cache_reservation_fails = 901
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24600
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 43600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 901
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76400
icnt_total_pkts_simt_to_mem=76400
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76400
Req_Network_cycles = 35204
Req_Network_injected_packets_per_cycle =       2.1702 
Req_Network_conflicts_per_cycle =       3.8837
Req_Network_conflicts_per_cycle_util =       6.9920
Req_Bank_Level_Parallism =       3.9071
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.1387
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0762

Reply_Network_injected_packets_num = 76400
Reply_Network_cycles = 35204
Reply_Network_injected_packets_per_cycle =        2.1702
Reply_Network_conflicts_per_cycle =        0.1901
Reply_Network_conflicts_per_cycle_util =       0.3425
Reply_Bank_Level_Parallism =       3.9093
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0078
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0271
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 13 sec (253 sec)
gpgpu_simulation_rate = 475016 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8633093x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 252550.937500 (ms)
Total processing time: 252724.187500 (ms)


###############################################################

GPGPU-Sim: *** exit detected ***
