#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001167810 .scope module, "axi_spi_master_tb" "axi_spi_master_tb" 2 3;
 .timescale -9 -12;
P_0000000001147f50 .param/l "ADDR_CLK_DIV" 1 2 51, C4<00000000000000000000000000010000>;
P_0000000001147f88 .param/l "ADDR_CTRL" 1 2 47, C4<00000000000000000000000000000000>;
P_0000000001147fc0 .param/l "ADDR_RX" 1 2 50, C4<00000000000000000000000000001100>;
P_0000000001147ff8 .param/l "ADDR_STAT" 1 2 48, C4<00000000000000000000000000000100>;
P_0000000001148030 .param/l "ADDR_TX" 1 2 49, C4<00000000000000000000000000001000>;
v0000000001244da0_0 .var "ACLK", 0 0;
v0000000001244800_0 .var "ARADDR", 31 0;
v0000000001245020_0 .var "ARESETN", 0 0;
v0000000001244ee0_0 .net "ARREADY", 0 0, L_00000000011583c0;  1 drivers
v0000000001245840_0 .var "ARVALID", 0 0;
v00000000012444e0_0 .var "AWADDR", 31 0;
v0000000001244620_0 .net "AWREADY", 0 0, L_00000000011580b0;  1 drivers
v0000000001247990_0 .var "AWVALID", 0 0;
v0000000001247d50_0 .var "BREADY", 0 0;
v0000000001247df0_0 .net "BRESP", 1 0, L_0000000001158c80;  1 drivers
v0000000001246770_0 .net "BVALID", 0 0, L_0000000001158120;  1 drivers
v0000000001246950_0 .net "RDATA", 31 0, L_00000000011582e0;  1 drivers
v00000000012472b0_0 .var "RREADY", 0 0;
v0000000001246d10_0 .net "RRESP", 1 0, L_0000000001158ba0;  1 drivers
v0000000001247e90_0 .net "RVALID", 0 0, L_00000000011584a0;  1 drivers
v0000000001247850_0 .var "WDATA", 31 0;
v00000000012464f0_0 .net "WREADY", 0 0, L_0000000001158ac0;  1 drivers
v0000000001247670_0 .var "WSTRB", 3 0;
v0000000001247f30_0 .var "WVALID", 0 0;
v0000000001247a30_0 .net *"_ivl_1", 0 0, L_0000000001246a90;  1 drivers
o0000000001201b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000000012466d0_0 name=_ivl_2
v0000000001246b30_0 .net "cs", 0 0, v0000000001139910_0;  1 drivers
v0000000001247c10_0 .net "miso", 0 0, L_0000000001246c70;  1 drivers
v0000000001246810_0 .net "mosi", 0 0, v000000000112e290_0;  1 drivers
v00000000012473f0_0 .var "read_data", 31 0;
v0000000001246ef0_0 .net "sclk", 0 0, v000000000117e6f0_0;  1 drivers
v00000000012478f0_0 .var "slave_active", 0 0;
v0000000001246bd0_0 .var "slave_bit_counter", 2 0;
v0000000001247b70_0 .var "slave_rx_reg", 7 0;
v0000000001246db0_0 .var "slave_shift_reg", 7 0;
v0000000001247530_0 .var "slave_tx_data", 7 0;
E_000000000115ddb0 .event negedge, v000000000117e6f0_0;
E_000000000115e3b0 .event posedge, v000000000117e6f0_0;
E_000000000115df30 .event posedge, v0000000001139910_0;
E_000000000115d930 .event negedge, v0000000001139910_0;
L_0000000001246a90 .part v0000000001246db0_0, 7, 1;
L_0000000001246c70 .functor MUXZ 1, o0000000001201b58, L_0000000001246a90, v00000000012478f0_0, C4<>;
S_00000000010facb0 .scope task, "axi_read" "axi_read" 2 196, 2 196 0, S_0000000001167810;
 .timescale -9 -12;
v0000000001139190_0 .var "addr", 31 0;
v0000000001139b90_0 .var "data", 31 0;
E_000000000115dfb0 .event posedge, v00000000011394b0_0;
E_000000000115ddf0 .event edge, v000000000117cc10_0, v000000000117e1f0_0;
E_000000000115deb0 .event edge, v000000000117e3d0_0, v000000000117d1b0_0;
TD_axi_spi_master_tb.axi_read ;
    %wait E_000000000115dfb0;
    %load/vec4 v0000000001139190_0;
    %assign/vec4 v0000000001244800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001245840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012472b0_0, 0;
    %fork t_1, S_00000000010facb0;
    %fork t_2, S_00000000010facb0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
T_0.0 ;
    %load/vec4 v0000000001244ee0_0;
    %load/vec4 v0000000001245840_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000000000115deb0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000000000115dfb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245840_0, 0;
    %end;
t_2 ;
T_0.2 ;
    %load/vec4 v0000000001247e90_0;
    %load/vec4 v00000000012472b0_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_000000000115ddf0;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000000001246950_0;
    %store/vec4 v0000000001139b90_0, 0, 32;
    %wait E_000000000115dfb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012472b0_0, 0;
    %end;
    .scope S_00000000010facb0;
t_0 ;
    %load/vec4 v0000000001246d10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 220 "$display", "[%0t] AXI Read OK: Addr=0x%0h, Data=0x%0h", $time, v0000000001139190_0, v0000000001139b90_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 223 "$display", "[%0t] AXI Read ERROR: Addr=0x%0h, RRESP=0x%0h", $time, v0000000001139190_0, v0000000001246d10_0 {0 0 0};
T_0.5 ;
    %end;
S_00000000010fae40 .scope task, "axi_write" "axi_write" 2 144, 2 144 0, S_0000000001167810;
 .timescale -9 -12;
v000000000113a130_0 .var "addr", 31 0;
v00000000011397d0_0 .var "data", 31 0;
v0000000001139230_0 .var "strb", 3 0;
E_000000000115dff0 .event edge, v000000000117ce90_0, v000000000117e790_0;
E_000000000115d970 .event edge, v000000000117e510_0, v000000000117d390_0;
E_000000000115e130 .event edge, v000000000117d7f0_0, v000000000117dbb0_0;
TD_axi_spi_master_tb.axi_write ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000113a130_0;
    %assign/vec4 v00000000012444e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001247990_0, 0;
    %load/vec4 v00000000011397d0_0;
    %assign/vec4 v0000000001247850_0, 0;
    %load/vec4 v0000000001139230_0;
    %assign/vec4 v0000000001247670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001247f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001247d50_0, 0;
    %fork t_4, S_00000000010fae40;
    %fork t_5, S_00000000010fae40;
    %fork t_6, S_00000000010fae40;
    %join;
    %join;
    %join;
    %jmp t_3;
t_4 ;
T_1.6 ;
    %load/vec4 v0000000001244620_0;
    %load/vec4 v0000000001247990_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.7, 6;
    %wait E_000000000115e130;
    %jmp T_1.6;
T_1.7 ;
    %wait E_000000000115dfb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001247990_0, 0;
    %end;
t_5 ;
T_1.8 ;
    %load/vec4 v00000000012464f0_0;
    %load/vec4 v0000000001247f30_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.9, 6;
    %wait E_000000000115d970;
    %jmp T_1.8;
T_1.9 ;
    %wait E_000000000115dfb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001247f30_0, 0;
    %end;
t_6 ;
T_1.10 ;
    %load/vec4 v0000000001246770_0;
    %load/vec4 v0000000001247d50_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.11, 6;
    %wait E_000000000115dff0;
    %jmp T_1.10;
T_1.11 ;
    %wait E_000000000115dfb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001247d50_0, 0;
    %end;
    .scope S_00000000010fae40;
t_3 ;
    %load/vec4 v0000000001247df0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %vpi_call 2 176 "$display", "[%0t] AXI Write OK: Addr=0x%0h, Data=0x%0h, Strb=0x%0h", $time, v000000000113a130_0, v00000000011397d0_0, v0000000001139230_0 {0 0 0};
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 2 179 "$display", "[%0t] AXI Write ERROR: Addr=0x%0h, BRESP=0x%0h", $time, v000000000113a130_0, v0000000001247df0_0 {0 0 0};
T_1.13 ;
    %end;
S_00000000010fafd0 .scope task, "axi_write_simple" "axi_write_simple" 2 185, 2 185 0, S_0000000001167810;
 .timescale -9 -12;
v000000000113a9f0_0 .var "addr", 31 0;
v000000000113a450_0 .var "data", 31 0;
TD_axi_spi_master_tb.axi_write_simple ;
    %load/vec4 v000000000113a9f0_0;
    %store/vec4 v000000000113a130_0, 0, 32;
    %load/vec4 v000000000113a450_0;
    %store/vec4 v00000000011397d0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001139230_0, 0, 4;
    %fork TD_axi_spi_master_tb.axi_write, S_00000000010fae40;
    %join;
    %end;
S_000000000110ef50 .scope module, "dut" "axi4lite_wrapper_spi" 2 59, 3 3 0, S_0000000001167810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ACLK";
    .port_info 1 /INPUT 1 "ARESETN";
    .port_info 2 /INPUT 32 "AWADDR";
    .port_info 3 /INPUT 1 "AWVALID";
    .port_info 4 /OUTPUT 1 "AWREADY";
    .port_info 5 /INPUT 32 "WDATA";
    .port_info 6 /INPUT 4 "WSTRB";
    .port_info 7 /INPUT 1 "WVALID";
    .port_info 8 /OUTPUT 1 "WREADY";
    .port_info 9 /OUTPUT 2 "BRESP";
    .port_info 10 /OUTPUT 1 "BVALID";
    .port_info 11 /INPUT 1 "BREADY";
    .port_info 12 /INPUT 32 "ARADDR";
    .port_info 13 /INPUT 1 "ARVALID";
    .port_info 14 /OUTPUT 1 "ARREADY";
    .port_info 15 /OUTPUT 32 "RDATA";
    .port_info 16 /OUTPUT 2 "RRESP";
    .port_info 17 /OUTPUT 1 "RVALID";
    .port_info 18 /INPUT 1 "RREADY";
    .port_info 19 /OUTPUT 1 "sclk";
    .port_info 20 /OUTPUT 1 "mosi";
    .port_info 21 /INPUT 1 "miso";
    .port_info 22 /OUTPUT 1 "cs";
P_000000000110f0e0 .param/l "ADDR_CLK_DIV" 0 3 44, C4<010000>;
P_000000000110f118 .param/l "ADDR_CTRL" 0 3 40, C4<000000>;
P_000000000110f150 .param/l "ADDR_RX" 0 3 43, C4<001100>;
P_000000000110f188 .param/l "ADDR_STAT" 0 3 41, C4<000100>;
P_000000000110f1c0 .param/l "ADDR_TX" 0 3 42, C4<001000>;
P_000000000110f1f8 .param/l "AXI_ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_000000000110f230 .param/l "AXI_DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
L_00000000011589e0 .functor BUFZ 1, v0000000001245020_0, C4<0>, C4<0>, C4<0>;
L_00000000011580b0 .functor BUFZ 1, v00000000012443a0_0, C4<0>, C4<0>, C4<0>;
L_0000000001158ac0 .functor BUFZ 1, v0000000001245b60_0, C4<0>, C4<0>, C4<0>;
L_0000000001158120 .functor BUFZ 1, v0000000001245c00_0, C4<0>, C4<0>, C4<0>;
L_0000000001158c80 .functor BUFZ 2, v00000000012453e0_0, C4<00>, C4<00>, C4<00>;
L_00000000011583c0 .functor BUFZ 1, v0000000001244940_0, C4<0>, C4<0>, C4<0>;
L_00000000011584a0 .functor BUFZ 1, v0000000001245340_0, C4<0>, C4<0>, C4<0>;
L_0000000001158ba0 .functor BUFZ 2, v00000000012450c0_0, C4<00>, C4<00>, C4<00>;
L_00000000011582e0 .functor BUFZ 32, v0000000001245de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001158cf0 .functor NOT 1, v0000000001245020_0, C4<0>, C4<0>, C4<0>;
L_0000000001158dd0 .functor OR 1, L_00000000012470d0, L_0000000001246270, C4<0>, C4<0>;
L_0000000001158900 .functor OR 1, L_0000000001158dd0, L_0000000001247490, C4<0>, C4<0>;
L_0000000001158580 .functor OR 1, L_0000000001158900, L_0000000001247fd0, C4<0>, C4<0>;
L_0000000001157fd0 .functor OR 1, L_00000000012468b0, L_0000000001246130, C4<0>, C4<0>;
L_0000000001158a50 .functor OR 1, L_0000000001157fd0, L_00000000012469f0, C4<0>, C4<0>;
L_00000000011585f0 .functor AND 1, v00000000012455c0_0, v0000000001244d00_0, C4<1>, C4<1>;
L_0000000001158e40 .functor AND 1, L_00000000011585f0, L_00000000012475d0, C4<1>, C4<1>;
v000000000117e650_0 .net "ACLK", 0 0, v0000000001244da0_0;  1 drivers
v000000000117dc50_0 .net "ARADDR", 31 0, v0000000001244800_0;  1 drivers
v000000000117cdf0_0 .net "ARESETN", 0 0, v0000000001245020_0;  1 drivers
v000000000117e3d0_0 .net "ARREADY", 0 0, L_00000000011583c0;  alias, 1 drivers
v000000000117d1b0_0 .net "ARVALID", 0 0, v0000000001245840_0;  1 drivers
v000000000117cd50_0 .net "AWADDR", 31 0, v00000000012444e0_0;  1 drivers
v000000000117d7f0_0 .net "AWREADY", 0 0, L_00000000011580b0;  alias, 1 drivers
v000000000117dbb0_0 .net "AWVALID", 0 0, v0000000001247990_0;  1 drivers
v000000000117e790_0 .net "BREADY", 0 0, v0000000001247d50_0;  1 drivers
v000000000117e830_0 .net "BRESP", 1 0, L_0000000001158c80;  alias, 1 drivers
v000000000117ce90_0 .net "BVALID", 0 0, L_0000000001158120;  alias, 1 drivers
v000000000117d9d0_0 .net "RDATA", 31 0, L_00000000011582e0;  alias, 1 drivers
v000000000117e1f0_0 .net "RREADY", 0 0, v00000000012472b0_0;  1 drivers
v000000000117e8d0_0 .net "RRESP", 1 0, L_0000000001158ba0;  alias, 1 drivers
v000000000117cc10_0 .net "RVALID", 0 0, L_00000000011584a0;  alias, 1 drivers
v000000000117d610_0 .net "WDATA", 31 0, v0000000001247850_0;  1 drivers
v000000000117e510_0 .net "WREADY", 0 0, L_0000000001158ac0;  alias, 1 drivers
v000000000117ea10_0 .net "WSTRB", 3 0, v0000000001247670_0;  1 drivers
v000000000117d390_0 .net "WVALID", 0 0, v0000000001247f30_0;  1 drivers
v000000000117e970_0 .net *"_ivl_21", 3 0, L_0000000001247350;  1 drivers
L_00000000012480f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000000000117d6b0_0 .net/2u *"_ivl_22", 3 0, L_00000000012480f8;  1 drivers
v000000000117e5b0_0 .net *"_ivl_24", 0 0, L_00000000012470d0;  1 drivers
v000000000117e330_0 .net *"_ivl_27", 3 0, L_0000000001246e50;  1 drivers
L_0000000001248140 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000000000117e290_0 .net/2u *"_ivl_28", 3 0, L_0000000001248140;  1 drivers
v000000000117cf30_0 .net *"_ivl_30", 0 0, L_0000000001246270;  1 drivers
v000000000117da70_0 .net *"_ivl_33", 0 0, L_0000000001158dd0;  1 drivers
v000000000117d2f0_0 .net *"_ivl_35", 3 0, L_0000000001247170;  1 drivers
L_0000000001248188 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000000000117d430_0 .net/2u *"_ivl_36", 3 0, L_0000000001248188;  1 drivers
v000000000117d110_0 .net *"_ivl_38", 0 0, L_0000000001247490;  1 drivers
v000000000117de30_0 .net *"_ivl_41", 0 0, L_0000000001158900;  1 drivers
v000000000117db10_0 .net *"_ivl_43", 3 0, L_0000000001247ad0;  1 drivers
L_00000000012481d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000000000117e010_0 .net/2u *"_ivl_44", 3 0, L_00000000012481d0;  1 drivers
v000000000117ccb0_0 .net *"_ivl_46", 0 0, L_0000000001247fd0;  1 drivers
v000000000117dcf0_0 .net *"_ivl_51", 3 0, L_0000000001246630;  1 drivers
L_0000000001248218 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000000000117cb70_0 .net/2u *"_ivl_52", 3 0, L_0000000001248218;  1 drivers
v000000000117dd90_0 .net *"_ivl_54", 0 0, L_00000000012468b0;  1 drivers
v000000000117d250_0 .net *"_ivl_57", 3 0, L_0000000001247cb0;  1 drivers
L_0000000001248260 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000000000117d4d0_0 .net/2u *"_ivl_58", 3 0, L_0000000001248260;  1 drivers
v000000000117d750_0 .net *"_ivl_60", 0 0, L_0000000001246130;  1 drivers
v000000000117df70_0 .net *"_ivl_63", 0 0, L_0000000001157fd0;  1 drivers
v000000000117e150_0 .net *"_ivl_65", 3 0, L_00000000012461d0;  1 drivers
L_00000000012482a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000001244440_0 .net/2u *"_ivl_66", 3 0, L_00000000012482a8;  1 drivers
v0000000001245980_0 .net *"_ivl_68", 0 0, L_00000000012469f0;  1 drivers
v0000000001245ac0_0 .net *"_ivl_73", 0 0, L_00000000011585f0;  1 drivers
v0000000001245700_0 .net *"_ivl_75", 0 0, L_00000000012475d0;  1 drivers
v00000000012455c0_0 .var "aw_received", 0 0;
v00000000012448a0_0 .var "axi_araddr", 31 0;
v0000000001244940_0 .var "axi_arready", 0 0;
v00000000012443a0_0 .var "axi_awready", 0 0;
v00000000012453e0_0 .var "axi_bresp", 1 0;
v0000000001245c00_0 .var "axi_bvalid", 0 0;
v0000000001245de0_0 .var "axi_rdata", 31 0;
v00000000012450c0_0 .var "axi_rresp", 1 0;
v0000000001245340_0 .var "axi_rvalid", 0 0;
v0000000001245b60_0 .var "axi_wready", 0 0;
v0000000001244580_0 .net "cs", 0 0, v0000000001139910_0;  alias, 1 drivers
v00000000012458e0_0 .var "latched_awaddr", 31 0;
v0000000001245a20_0 .var "latched_wdata", 31 0;
v0000000001244120_0 .var "latched_wstrb", 3 0;
v0000000001245480_0 .net "miso", 0 0, L_0000000001246c70;  alias, 1 drivers
v0000000001245ca0_0 .var "miso_sync1", 0 0;
v0000000001244b20_0 .var "miso_sync2", 0 0;
v00000000012446c0_0 .net "mosi", 0 0, v000000000112e290_0;  alias, 1 drivers
v0000000001245520_0 .var "reg_clk_div", 15 0;
v0000000001245160_0 .var "reg_ctrl", 31 0;
v0000000001244e40_0 .var "reg_done_sticky", 0 0;
v0000000001245200_0 .var "reg_irq_sticky", 0 0;
v0000000001245660_0 .var "reg_rx", 7 0;
v0000000001245f20_0 .var "reg_tx", 7 0;
v0000000001244bc0_0 .net "reset_n", 0 0, L_00000000011589e0;  1 drivers
v0000000001244c60_0 .net "sclk", 0 0, v000000000117e6f0_0;  alias, 1 drivers
v0000000001245d40_0 .net "spi_busy", 0 0, v0000000001139370_0;  1 drivers
v0000000001245e80_0 .net "spi_done", 0 0, v000000000112ed30_0;  1 drivers
v00000000012452a0_0 .net "spi_irq", 0 0, v000000000112e510_0;  1 drivers
v0000000001245fc0_0 .net "spi_ready", 0 0, v000000000112e970_0;  1 drivers
v00000000012441c0_0 .net "spi_rx_data", 7 0, v000000000117d930_0;  1 drivers
v0000000001244260_0 .var "spi_start", 0 0;
v0000000001244760_0 .var "spi_start_pulse", 0 0;
v0000000001244f80_0 .var "spi_start_req", 0 0;
v00000000012457a0_0 .net "valid_read_addr", 0 0, L_0000000001158a50;  1 drivers
v0000000001244300_0 .net "valid_write_addr", 0 0, L_0000000001158580;  1 drivers
v0000000001244d00_0 .var "w_received", 0 0;
v00000000012449e0_0 .net "write_enable", 0 0, L_0000000001158e40;  1 drivers
L_0000000001247350 .part v00000000012458e0_0, 2, 4;
L_00000000012470d0 .cmp/eq 4, L_0000000001247350, L_00000000012480f8;
L_0000000001246e50 .part v00000000012458e0_0, 2, 4;
L_0000000001246270 .cmp/eq 4, L_0000000001246e50, L_0000000001248140;
L_0000000001247170 .part v00000000012458e0_0, 2, 4;
L_0000000001247490 .cmp/eq 4, L_0000000001247170, L_0000000001248188;
L_0000000001247ad0 .part v00000000012458e0_0, 2, 4;
L_0000000001247fd0 .cmp/eq 4, L_0000000001247ad0, L_00000000012481d0;
L_0000000001246630 .part v00000000012448a0_0, 2, 4;
L_00000000012468b0 .cmp/eq 4, L_0000000001246630, L_0000000001248218;
L_0000000001247cb0 .part v00000000012448a0_0, 2, 4;
L_0000000001246130 .cmp/eq 4, L_0000000001247cb0, L_0000000001248260;
L_00000000012461d0 .part v00000000012448a0_0, 2, 4;
L_00000000012469f0 .cmp/eq 4, L_00000000012461d0, L_00000000012482a8;
L_00000000012475d0 .reduce/nor v0000000001245c00_0;
S_000000000110f270 .scope function.vec4.s32, "apply_wstrb" "apply_wstrb" 3 237, 3 237 0, S_000000000110ef50;
 .timescale -9 -12;
; Variable apply_wstrb is vec4 return value of scope S_000000000110f270
v0000000001139e10_0 .var/i "i", 31 0;
v000000000113a4f0_0 .var "new_data", 31 0;
v000000000113a1d0_0 .var "old_data", 31 0;
v00000000011392d0_0 .var "strb", 3 0;
TD_axi_spi_master_tb.dut.apply_wstrb ;
    %load/vec4 v000000000113a1d0_0;
    %ret/vec4 0, 0, 32;  Assign to apply_wstrb (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001139e10_0, 0, 32;
T_3.14 ;
    %load/vec4 v0000000001139e10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v00000000011392d0_0;
    %load/vec4 v0000000001139e10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v000000000113a4f0_0;
    %load/vec4 v0000000001139e10_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000000001139e10_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 8; Assign to apply_wstrb (store_vec4_to_lval)
T_3.16 ;
    %load/vec4 v0000000001139e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001139e10_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
S_0000000001092ce0 .scope module, "spi_core_inst" "spi_master" 3 127, 4 3 0, S_000000000110ef50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 16 "clk_div_in";
    .port_info 5 /OUTPUT 8 "rx_data";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "irq";
    .port_info 10 /INPUT 1 "miso";
    .port_info 11 /OUTPUT 1 "mosi";
    .port_info 12 /OUTPUT 1 "sclk";
    .port_info 13 /OUTPUT 1 "cs";
P_0000000001147530 .param/l "DEFAULT_CLK_DIV" 0 4 4, +C4<00000000000000000000000000000100>;
P_0000000001147568 .param/l "FINISH" 1 4 38, C4<11>;
P_00000000011475a0 .param/l "IDLE" 1 4 36, C4<01>;
P_00000000011475d8 .param/l "READY" 1 4 35, C4<00>;
P_0000000001147610 .param/l "TRANSFER" 1 4 37, C4<10>;
v0000000001139f50_0 .var "bit_cnt", 3 0;
v0000000001139370_0 .var "busy", 0 0;
v00000000011394b0_0 .net "clk", 0 0, v0000000001244da0_0;  alias, 1 drivers
v0000000001139550_0 .var "clk_cnt", 15 0;
v000000000113a270_0 .net "clk_div_in", 15 0, v0000000001245520_0;  1 drivers
v000000000113a310_0 .var "clk_div_reg", 15 0;
v0000000001139910_0 .var "cs", 0 0;
v000000000112ed30_0 .var "done", 0 0;
v000000000112e510_0 .var "irq", 0 0;
v000000000112e830_0 .net "miso", 0 0, v0000000001244b20_0;  1 drivers
v000000000112e290_0 .var "mosi", 0 0;
v000000000112e3d0_0 .var "next_state", 1 0;
v000000000112e970_0 .var "ready", 0 0;
v000000000117d570_0 .net "reset", 0 0, L_0000000001158cf0;  1 drivers
v000000000117d930_0 .var "rx_data", 7 0;
v000000000117d890_0 .var "rx_shift", 7 0;
v000000000117e6f0_0 .var "sclk", 0 0;
v000000000117e0b0_0 .var "sclk_en", 0 0;
v000000000117cfd0_0 .net "start", 0 0, v0000000001244260_0;  1 drivers
v000000000117ded0_0 .var "state", 1 0;
v000000000117d070_0 .net "tx_data", 7 0, v0000000001245f20_0;  1 drivers
v000000000117e470_0 .var "tx_shift", 7 0;
E_000000000115e030/0 .event edge, v000000000117ded0_0, v000000000117cfd0_0, v0000000001139f50_0, v000000000117e6f0_0;
E_000000000115e030/1 .event edge, v0000000001139550_0;
E_000000000115e030 .event/or E_000000000115e030/0, E_000000000115e030/1;
E_000000000115e3f0 .event posedge, v000000000117d570_0, v00000000011394b0_0;
S_0000000001092e70 .scope task, "set_slave_response" "set_slave_response" 2 133, 2 133 0, S_0000000001167810;
 .timescale -9 -12;
v0000000001244a80_0 .var "data", 7 0;
TD_axi_spi_master_tb.set_slave_response ;
    %load/vec4 v0000000001244a80_0;
    %store/vec4 v0000000001247530_0, 0, 8;
    %vpi_call 2 137 "$display", "[%0t] SPI Slave: Response set to 0x%0h", $time, v0000000001244a80_0 {0 0 0};
    %end;
    .scope S_0000000001092ce0;
T_5 ;
    %wait E_000000000115e3f0;
    %load/vec4 v000000000117d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001139550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117e6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000117e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000001139550_0;
    %pad/u 32;
    %load/vec4 v000000000113a310_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001139550_0, 0;
    %load/vec4 v000000000117e6f0_0;
    %inv;
    %assign/vec4 v000000000117e6f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000001139550_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000000001139550_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001139550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117e6f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001092ce0;
T_6 ;
    %wait E_000000000115e3f0;
    %load/vec4 v000000000117d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000117ded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000112e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112ed30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112e510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112e290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000117d930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000117e470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000117d890_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001139f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117e0b0_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v000000000113a310_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000112e3d0_0;
    %assign/vec4 v000000000117ded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112e510_0, 0;
    %load/vec4 v000000000117ded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000112e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112ed30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139910_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000112ed30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117e0b0_0, 0;
    %load/vec4 v000000000117cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001139910_0, 0;
    %load/vec4 v000000000117d070_0;
    %assign/vec4 v000000000117e470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000117d890_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000001139f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117e0b0_0, 0;
    %load/vec4 v000000000113a270_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %load/vec4 v000000000113a270_0;
    %pad/u 32;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/u 16;
    %assign/vec4 v000000000113a310_0, 0;
    %vpi_call 4 104 "$display", "[SPI_MASTER] Start received: TX=0x%02h, CLK_DIV=%d", v000000000117d070_0, v000000000113a270_0 {0 0 0};
T_6.7 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %load/vec4 v000000000117e6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001139550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v000000000117e470_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000000000112e290_0, 0;
    %load/vec4 v000000000117e470_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000000000117e470_0, 0;
T_6.11 ;
    %load/vec4 v000000000117e6f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001139550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %load/vec4 v000000000117d890_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000112e830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000117d890_0, 0;
    %load/vec4 v0000000001139f50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.15, 5;
    %load/vec4 v0000000001139f50_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000000001139f50_0, 0;
T_6.15 ;
T_6.13 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001139370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000112ed30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001139910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117e0b0_0, 0;
    %load/vec4 v000000000117d890_0;
    %assign/vec4 v000000000117d930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000112e510_0, 0;
    %vpi_call 4 131 "$display", "[SPI_MASTER] Transfer done: RX=0x%02h", v000000000117d890_0 {0 0 0};
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001092ce0;
T_7 ;
    %wait E_000000000115e030;
    %load/vec4 v000000000117ded0_0;
    %store/vec4 v000000000112e3d0_0, 0, 2;
    %load/vec4 v000000000117ded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000112e3d0_0, 0, 2;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000000000117cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000112e3d0_0, 0, 2;
T_7.5 ;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0000000001139f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117e6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001139550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000112e3d0_0, 0, 2;
T_7.7 ;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000112e3d0_0, 0, 2;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000110ef50;
T_8 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244b20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001245480_0;
    %assign/vec4 v0000000001245ca0_0, 0;
    %load/vec4 v0000000001245ca0_0;
    %assign/vec4 v0000000001244b20_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000110ef50;
T_9 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244f80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000012449e0_0;
    %load/vec4 v0000000001244300_0;
    %and;
    %load/vec4 v00000000012458e0_0;
    %parti/s 4, 2, 3;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001245a20_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001244f80_0, 0;
    %vpi_call 3 158 "$display", "[%0t] AXI_WRAPPER: spi_start_req SET (AWADDR=0x%0h, WDATA=0x%0h, WSTRB=0x%0h)", $time, v00000000012458e0_0, v0000000001245a20_0, v0000000001244120_0 {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000001244760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244f80_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000110ef50;
T_10 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244260_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000001244f80_0;
    %load/vec4 v0000000001245d40_0;
    %nor/r;
    %and;
    %assign/vec4 v0000000001244760_0, 0;
    %load/vec4 v0000000001244760_0;
    %assign/vec4 v0000000001244260_0, 0;
    %load/vec4 v0000000001244760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 3 174 "$display", "[%0t] AXI_WRAPPER: spi_start_pulse ACTIVE", $time {0 0 0};
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000110ef50;
T_11 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012443a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012455c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012458e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000117dbb0_0;
    %load/vec4 v00000000012455c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012443a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012455c0_0, 0;
    %load/vec4 v000000000117cd50_0;
    %assign/vec4 v00000000012458e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012443a0_0, 0;
    %load/vec4 v0000000001244d00_0;
    %load/vec4 v00000000012455c0_0;
    %and;
    %load/vec4 v0000000001245c00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012455c0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000110ef50;
T_12 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001245a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001244120_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000117d390_0;
    %load/vec4 v0000000001244d00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001245b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001244d00_0, 0;
    %load/vec4 v000000000117d610_0;
    %assign/vec4 v0000000001245a20_0, 0;
    %load/vec4 v000000000117ea10_0;
    %assign/vec4 v0000000001244120_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245b60_0, 0;
    %load/vec4 v0000000001244d00_0;
    %load/vec4 v00000000012455c0_0;
    %and;
    %load/vec4 v0000000001245c00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244d00_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000110ef50;
T_13 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001245160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001245f20_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000001245520_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000012449e0_0;
    %load/vec4 v0000000001244300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000000012458e0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0000000001245160_0;
    %load/vec4 v0000000001245a20_0;
    %load/vec4 v0000000001244120_0;
    %store/vec4 v00000000011392d0_0, 0, 4;
    %store/vec4 v000000000113a4f0_0, 0, 32;
    %store/vec4 v000000000113a1d0_0, 0, 32;
    %callf/vec4 TD_axi_spi_master_tb.dut.apply_wstrb, S_000000000110f270;
    %assign/vec4 v0000000001245160_0, 0;
    %vpi_call 3 263 "$display", "[%0t] AXI: CTRL Write, Data=0x%08h, WSTRB=0x%1h", $time, v0000000001245a20_0, v0000000001244120_0 {0 0 0};
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0000000001245a20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000001245f20_0, 0;
    %vpi_call 3 268 "$display", "[%0t] AXI: TX Write, Data=0x%02h", $time, &PV<v0000000001245a20_0, 0, 8> {0 0 0};
T_13.9 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0000000001245a20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001245520_0, 4, 5;
    %vpi_call 3 274 "$display", "[%0t] AXI: CLK_DIV Write, Data[7:0]=0x%02h", $time, &PV<v0000000001245a20_0, 0, 8> {0 0 0};
T_13.11 ;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0000000001245a20_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000001245520_0, 4, 5;
    %vpi_call 3 278 "$display", "[%0t] AXI: CLK_DIV Write, Data[15:8]=0x%02h", $time, &PV<v0000000001245a20_0, 8, 8> {0 0 0};
T_13.13 ;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0000000001245a20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244e40_0, 0;
T_13.17 ;
    %load/vec4 v0000000001245a20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245200_0, 0;
T_13.19 ;
    %vpi_call 3 285 "$display", "[%0t] AXI: STAT Write, Data=0x%08h, WSTRB=0x%1h", $time, v0000000001245a20_0, v0000000001244120_0 {0 0 0};
T_13.15 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000110ef50;
T_14 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000012453e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000012449e0_0;
    %load/vec4 v0000000001245c00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001245c00_0, 0;
    %load/vec4 v0000000001244300_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v00000000012453e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000000000117e790_0;
    %load/vec4 v0000000001245c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245c00_0, 0;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000110ef50;
T_15 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244940_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000001244940_0;
    %inv;
    %load/vec4 v000000000117d1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001244940_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244940_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000110ef50;
T_16 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012448a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000001244940_0;
    %inv;
    %load/vec4 v000000000117d1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000000000117dc50_0;
    %assign/vec4 v00000000012448a0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000110ef50;
T_17 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000012450c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000001244940_0;
    %load/vec4 v000000000117d1b0_0;
    %and;
    %load/vec4 v0000000001245340_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001245340_0, 0;
    %load/vec4 v00000000012457a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %assign/vec4 v00000000012450c0_0, 0;
    %load/vec4 v00000000012448a0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001245de0_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000001245200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001244e40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001245fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001245d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001245de0_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000001245660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001245de0_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000000001245520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001245de0_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000000000117e1f0_0;
    %load/vec4 v0000000001245340_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245340_0, 0;
T_17.11 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000110ef50;
T_18 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245200_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000001245e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001244e40_0, 0;
T_18.2 ;
    %load/vec4 v00000000012452a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001245200_0, 0;
T_18.4 ;
    %load/vec4 v00000000012449e0_0;
    %load/vec4 v0000000001244300_0;
    %and;
    %load/vec4 v00000000012458e0_0;
    %parti/s 4, 2, 3;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0000000001244120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0000000001245a20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001244e40_0, 0;
T_18.10 ;
    %load/vec4 v0000000001245a20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001245200_0, 0;
T_18.12 ;
T_18.8 ;
T_18.6 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000000000110ef50;
T_19 ;
    %wait E_000000000115dfb0;
    %load/vec4 v000000000117cdf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001245660_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000001245e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000000012441c0_0;
    %assign/vec4 v0000000001245660_0, 0;
    %vpi_call 3 399 "$display", "[%0t] AXI: RX Updated, Data=0x%02h", $time, v00000000012441c0_0 {0 0 0};
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000000000110ef50;
T_20 ;
    %wait E_000000000115dfb0;
    %load/vec4 v0000000001244260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 3 405 "$display", "[%0t] SPI_MASTER: Start pulse generated, TX=0x%02h", $time, v0000000001245f20_0 {0 0 0};
T_20.0 ;
    %load/vec4 v0000000001245e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call 3 408 "$display", "[%0t] SPI_MASTER: Transfer done, RX=0x%02h", $time, v00000000012441c0_0 {0 0 0};
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000001167810;
T_21 ;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000000001247530_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0000000001167810;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001244da0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000001167810;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v0000000001244da0_0;
    %inv;
    %store/vec4 v0000000001244da0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000001167810;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001246db0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001246bd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012478f0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000000001167810;
T_25 ;
    %wait E_000000000115d930;
    %load/vec4 v0000000001247530_0;
    %assign/vec4 v0000000001246db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001246bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012478f0_0, 0;
    %vpi_call 2 104 "$display", "[%0t] SPI Slave: CS Active, Loading TX Data = 0x%0h", $time, v0000000001247530_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0000000001167810;
T_26 ;
    %wait E_000000000115df30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012478f0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000001167810;
T_27 ;
    %wait E_000000000115e3b0;
    %load/vec4 v00000000012478f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000001247b70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001246810_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001247b70_0, 0;
T_27.0 ;
    %load/vec4 v00000000012478f0_0;
    %load/vec4 v0000000001246bd0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000001247b70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001246810_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 121 "$display", "[%0t] SPI Slave: Received byte = 0x%0h", $time, S<0,vec4,u8> {1 0 0};
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000001167810;
T_28 ;
    %wait E_000000000115ddb0;
    %load/vec4 v00000000012478f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000001246db0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000001246db0_0, 0;
    %load/vec4 v0000000001246bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001246bd0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000001167810;
T_29 ;
    %vpi_call 2 236 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 237 "$display", "  AXI-SPI Master Testbench Start" {0 0 0};
    %vpi_call 2 238 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001245020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000012444e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001247990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001247850_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001247670_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001247f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001247d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001244800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001245840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012472b0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_29.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.1, 5;
    %jmp/1 T_29.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.0;
T_29.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001245020_0, 0, 1;
    %vpi_call 2 251 "$display", "[%0t] Reset released\012", $time {0 0 0};
    %pushi/vec4 5, 0, 32;
T_29.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.3, 5;
    %jmp/1 T_29.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.2;
T_29.3 ;
    %pop/vec4 1;
    %vpi_call 2 258 "$display", "-------- TEST 1: Simple 8-bit Transaction --------" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000000000113a9f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000113a450_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_write_simple, S_00000000010fafd0;
    %join;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000000001244a80_0, 0, 8;
    %fork TD_axi_spi_master_tb.set_slave_response, S_0000000001092e70;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000000000113a9f0_0, 0, 32;
    %pushi/vec4 165, 0, 32;
    %store/vec4 v000000000113a450_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_write_simple, S_00000000010fafd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000113a9f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000113a450_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_write_simple, S_00000000010fafd0;
    %join;
    %vpi_call 2 273 "$display", "[%0t] Polling STATUS register...", $time {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000012473f0_0, 0, 32;
T_29.4 ;
    %load/vec4 v00000000012473f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz T_29.5, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001139190_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_read, S_00000000010facb0;
    %join;
    %load/vec4 v0000000001139b90_0;
    %store/vec4 v00000000012473f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_29.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.7, 5;
    %jmp/1 T_29.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.6;
T_29.7 ;
    %pop/vec4 1;
    %jmp T_29.4;
T_29.5 ;
    %vpi_call 2 279 "$display", "[%0t] SPI transaction complete (busy=0)", $time {0 0 0};
    %vpi_call 2 280 "$display", "[%0t] Status: busy=%b, ready=%b, done=%b", $time, &PV<v00000000012473f0_0, 0, 1>, &PV<v00000000012473f0_0, 1, 1>, &PV<v00000000012473f0_0, 2, 1> {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000001139190_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_read, S_00000000010facb0;
    %join;
    %load/vec4 v0000000001139b90_0;
    %store/vec4 v00000000012473f0_0, 0, 32;
    %load/vec4 v00000000012473f0_0;
    %parti/s 8, 0, 2;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_29.8, 4;
    %vpi_call 2 288 "$display", "*** TEST 1 PASSED: RX=0x%02h matches expected 0x%02h ***\012", &PV<v00000000012473f0_0, 0, 8>, 8'b10100101 {0 0 0};
    %jmp T_29.9;
T_29.8 ;
    %vpi_call 2 291 "$display", "*** TEST 1 FAILED: Expected 0x%02h, Got 0x%02h ***\012", 8'b10100101, &PV<v00000000012473f0_0, 0, 8> {0 0 0};
T_29.9 ;
    %pushi/vec4 10, 0, 32;
T_29.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.11, 5;
    %jmp/1 T_29.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.10;
T_29.11 ;
    %pop/vec4 1;
    %vpi_call 2 300 "$display", "-------- TEST 2: Second Transaction (0x5A) --------" {0 0 0};
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000000001244a80_0, 0, 8;
    %fork TD_axi_spi_master_tb.set_slave_response, S_0000000001092e70;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000000000113a9f0_0, 0, 32;
    %pushi/vec4 90, 0, 32;
    %store/vec4 v000000000113a450_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_write_simple, S_00000000010fafd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000113a9f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000113a450_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_write_simple, S_00000000010fafd0;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000012473f0_0, 0, 32;
T_29.12 ;
    %load/vec4 v00000000012473f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz T_29.13, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001139190_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_read, S_00000000010facb0;
    %join;
    %load/vec4 v0000000001139b90_0;
    %store/vec4 v00000000012473f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_29.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.15, 5;
    %jmp/1 T_29.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.14;
T_29.15 ;
    %pop/vec4 1;
    %jmp T_29.12;
T_29.13 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000000001139190_0, 0, 32;
    %fork TD_axi_spi_master_tb.axi_read, S_00000000010facb0;
    %join;
    %load/vec4 v0000000001139b90_0;
    %store/vec4 v00000000012473f0_0, 0, 32;
    %load/vec4 v00000000012473f0_0;
    %parti/s 8, 0, 2;
    %cmpi/e 90, 0, 8;
    %jmp/0xz  T_29.16, 4;
    %vpi_call 2 318 "$display", "*** TEST 2 PASSED: RX=0x%02h matches expected 0x%02h ***\012", &PV<v00000000012473f0_0, 0, 8>, 8'b01011010 {0 0 0};
    %jmp T_29.17;
T_29.16 ;
    %vpi_call 2 321 "$display", "*** TEST 2 FAILED: Expected 0x%02h, Got 0x%02h ***\012", 8'b01011010, &PV<v00000000012473f0_0, 0, 8> {0 0 0};
T_29.17 ;
    %pushi/vec4 20, 0, 32;
T_29.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_29.19, 5;
    %jmp/1 T_29.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000000000115dfb0;
    %jmp T_29.18;
T_29.19 ;
    %pop/vec4 1;
    %vpi_call 2 327 "$display", "========================================" {0 0 0};
    %vpi_call 2 328 "$display", "  Testbench Complete" {0 0 0};
    %vpi_call 2 329 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 331 "$finish" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0000000001167810;
T_30 ;
    %delay 500000000, 0;
    %vpi_call 2 339 "$display", "\012*** ERROR: Testbench timeout! ***\012" {0 0 0};
    %vpi_call 2 340 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0000000001167810;
T_31 ;
    %vpi_call 2 347 "$dumpfile", "axi_spi_tb.vcd" {0 0 0};
    %vpi_call 2 348 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001167810 {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axi_spi_master_tb.v";
    "axi_spi_master.v";
    "spi_master.v";
