!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ACR	stm32f051x8.h	/^  __IO uint32_t ACR;          \/*!<FLASH access control register,                 Address offset: 0x00 *\/$/;"	m	struct:__anon18
ADC	stm32f051x8.h	627;"	d
ADC1	stm32f051x8.h	625;"	d
ADC1_BASE	stm32f051x8.h	564;"	d
ADC1_COMMON	stm32f051x8.h	626;"	d
ADC1_COMP_IRQn	stm32f051x8.h	/^  ADC1_COMP_IRQn              = 12,     \/*!< ADC1 and COMP interrupts (ADC interrupt combined with EXTI Lines 21 and 22 *\/$/;"	e	enum:__anon5
ADC1_IRQHandler	stm32f051x8.h	6766;"	d
ADC1_IRQn	stm32f051x8.h	6754;"	d
ADC_AWD_CR1_CHANNEL_MASK	stm32f0xx_ll_adc.h	168;"	d
ADC_AWD_CR1_REGOFFSET	stm32f0xx_ll_adc.h	164;"	d
ADC_AWD_CRX_REGOFFSET_MASK	stm32f0xx_ll_adc.h	166;"	d
ADC_AWD_CR_ALL_CHANNEL_MASK	stm32f0xx_ll_adc.h	169;"	d
ADC_AWD_TR1_REGOFFSET	stm32f0xx_ll_adc.h	172;"	d
ADC_AWD_TRX_REGOFFSET_MASK	stm32f0xx_ll_adc.h	173;"	d
ADC_BASE	stm32f051x8.h	565;"	d
ADC_CCR_TSEN	stm32f051x8.h	975;"	d
ADC_CCR_TSEN_Msk	stm32f051x8.h	974;"	d
ADC_CCR_TSEN_Pos	stm32f051x8.h	973;"	d
ADC_CCR_VBATEN	stm32f051x8.h	979;"	d
ADC_CCR_VBATEN_Msk	stm32f051x8.h	978;"	d
ADC_CCR_VBATEN_Pos	stm32f051x8.h	977;"	d
ADC_CCR_VREFEN	stm32f051x8.h	972;"	d
ADC_CCR_VREFEN_Msk	stm32f051x8.h	971;"	d
ADC_CCR_VREFEN_Pos	stm32f051x8.h	970;"	d
ADC_CFGR1_ALIGN	stm32f051x8.h	763;"	d
ADC_CFGR1_ALIGN_Msk	stm32f051x8.h	762;"	d
ADC_CFGR1_ALIGN_Pos	stm32f051x8.h	761;"	d
ADC_CFGR1_AUTDLY	stm32f051x8.h	811;"	d
ADC_CFGR1_AUTOFF	stm32f051x8.h	789;"	d
ADC_CFGR1_AUTOFF_Msk	stm32f051x8.h	788;"	d
ADC_CFGR1_AUTOFF_Pos	stm32f051x8.h	787;"	d
ADC_CFGR1_AWD1CH	stm32f051x8.h	803;"	d
ADC_CFGR1_AWD1CH_0	stm32f051x8.h	804;"	d
ADC_CFGR1_AWD1CH_1	stm32f051x8.h	805;"	d
ADC_CFGR1_AWD1CH_2	stm32f051x8.h	806;"	d
ADC_CFGR1_AWD1CH_3	stm32f051x8.h	807;"	d
ADC_CFGR1_AWD1CH_4	stm32f051x8.h	808;"	d
ADC_CFGR1_AWD1CH_Msk	stm32f051x8.h	802;"	d
ADC_CFGR1_AWD1CH_Pos	stm32f051x8.h	801;"	d
ADC_CFGR1_AWD1EN	stm32f051x8.h	799;"	d
ADC_CFGR1_AWD1EN_Msk	stm32f051x8.h	798;"	d
ADC_CFGR1_AWD1EN_Pos	stm32f051x8.h	797;"	d
ADC_CFGR1_AWD1SGL	stm32f051x8.h	796;"	d
ADC_CFGR1_AWD1SGL_Msk	stm32f051x8.h	795;"	d
ADC_CFGR1_AWD1SGL_Pos	stm32f051x8.h	794;"	d
ADC_CFGR1_AWDCH	stm32f051x8.h	814;"	d
ADC_CFGR1_AWDCH_0	stm32f051x8.h	815;"	d
ADC_CFGR1_AWDCH_1	stm32f051x8.h	816;"	d
ADC_CFGR1_AWDCH_2	stm32f051x8.h	817;"	d
ADC_CFGR1_AWDCH_3	stm32f051x8.h	818;"	d
ADC_CFGR1_AWDCH_4	stm32f051x8.h	819;"	d
ADC_CFGR1_AWDEN	stm32f051x8.h	813;"	d
ADC_CFGR1_AWDSGL	stm32f051x8.h	812;"	d
ADC_CFGR1_AWDSGL_BITOFFSET_POS	stm32f0xx_ll_adc.h	178;"	d
ADC_CFGR1_CONT	stm32f051x8.h	783;"	d
ADC_CFGR1_CONT_Msk	stm32f051x8.h	782;"	d
ADC_CFGR1_CONT_Pos	stm32f051x8.h	781;"	d
ADC_CFGR1_DISCEN	stm32f051x8.h	792;"	d
ADC_CFGR1_DISCEN_Msk	stm32f051x8.h	791;"	d
ADC_CFGR1_DISCEN_Pos	stm32f051x8.h	790;"	d
ADC_CFGR1_DMACFG	stm32f051x8.h	750;"	d
ADC_CFGR1_DMACFG_Msk	stm32f051x8.h	749;"	d
ADC_CFGR1_DMACFG_Pos	stm32f051x8.h	748;"	d
ADC_CFGR1_DMAEN	stm32f051x8.h	747;"	d
ADC_CFGR1_DMAEN_Msk	stm32f051x8.h	746;"	d
ADC_CFGR1_DMAEN_Pos	stm32f051x8.h	745;"	d
ADC_CFGR1_EXTEN	stm32f051x8.h	774;"	d
ADC_CFGR1_EXTEN_0	stm32f051x8.h	775;"	d
ADC_CFGR1_EXTEN_1	stm32f051x8.h	776;"	d
ADC_CFGR1_EXTEN_Msk	stm32f051x8.h	773;"	d
ADC_CFGR1_EXTEN_Pos	stm32f051x8.h	772;"	d
ADC_CFGR1_EXTSEL	stm32f051x8.h	767;"	d
ADC_CFGR1_EXTSEL_0	stm32f051x8.h	768;"	d
ADC_CFGR1_EXTSEL_1	stm32f051x8.h	769;"	d
ADC_CFGR1_EXTSEL_2	stm32f051x8.h	770;"	d
ADC_CFGR1_EXTSEL_Msk	stm32f051x8.h	766;"	d
ADC_CFGR1_EXTSEL_Pos	stm32f051x8.h	765;"	d
ADC_CFGR1_OVRMOD	stm32f051x8.h	780;"	d
ADC_CFGR1_OVRMOD_Msk	stm32f051x8.h	779;"	d
ADC_CFGR1_OVRMOD_Pos	stm32f051x8.h	778;"	d
ADC_CFGR1_RES	stm32f051x8.h	757;"	d
ADC_CFGR1_RES_0	stm32f051x8.h	758;"	d
ADC_CFGR1_RES_1	stm32f051x8.h	759;"	d
ADC_CFGR1_RES_BITOFFSET_POS	stm32f0xx_ll_adc.h	177;"	d
ADC_CFGR1_RES_Msk	stm32f051x8.h	756;"	d
ADC_CFGR1_RES_Pos	stm32f051x8.h	755;"	d
ADC_CFGR1_SCANDIR	stm32f051x8.h	753;"	d
ADC_CFGR1_SCANDIR_Msk	stm32f051x8.h	752;"	d
ADC_CFGR1_SCANDIR_Pos	stm32f051x8.h	751;"	d
ADC_CFGR1_WAIT	stm32f051x8.h	786;"	d
ADC_CFGR1_WAIT_Msk	stm32f051x8.h	785;"	d
ADC_CFGR1_WAIT_Pos	stm32f051x8.h	784;"	d
ADC_CFGR2_CKMODE	stm32f051x8.h	824;"	d
ADC_CFGR2_CKMODE_0	stm32f051x8.h	826;"	d
ADC_CFGR2_CKMODE_1	stm32f051x8.h	825;"	d
ADC_CFGR2_CKMODE_Msk	stm32f051x8.h	823;"	d
ADC_CFGR2_CKMODE_Pos	stm32f051x8.h	822;"	d
ADC_CFGR2_JITOFFDIV2	stm32f051x8.h	830;"	d
ADC_CFGR2_JITOFFDIV4	stm32f051x8.h	829;"	d
ADC_CHANNEL_0_BITFIELD	stm32f0xx_ll_adc.h	136;"	d
ADC_CHANNEL_0_NUMBER	stm32f0xx_ll_adc.h	114;"	d
ADC_CHANNEL_10_BITFIELD	stm32f0xx_ll_adc.h	146;"	d
ADC_CHANNEL_10_NUMBER	stm32f0xx_ll_adc.h	124;"	d
ADC_CHANNEL_11_BITFIELD	stm32f0xx_ll_adc.h	147;"	d
ADC_CHANNEL_11_NUMBER	stm32f0xx_ll_adc.h	125;"	d
ADC_CHANNEL_12_BITFIELD	stm32f0xx_ll_adc.h	148;"	d
ADC_CHANNEL_12_NUMBER	stm32f0xx_ll_adc.h	126;"	d
ADC_CHANNEL_13_BITFIELD	stm32f0xx_ll_adc.h	149;"	d
ADC_CHANNEL_13_NUMBER	stm32f0xx_ll_adc.h	127;"	d
ADC_CHANNEL_14_BITFIELD	stm32f0xx_ll_adc.h	150;"	d
ADC_CHANNEL_14_NUMBER	stm32f0xx_ll_adc.h	128;"	d
ADC_CHANNEL_15_BITFIELD	stm32f0xx_ll_adc.h	151;"	d
ADC_CHANNEL_15_NUMBER	stm32f0xx_ll_adc.h	129;"	d
ADC_CHANNEL_16_BITFIELD	stm32f0xx_ll_adc.h	152;"	d
ADC_CHANNEL_16_NUMBER	stm32f0xx_ll_adc.h	130;"	d
ADC_CHANNEL_17_BITFIELD	stm32f0xx_ll_adc.h	153;"	d
ADC_CHANNEL_17_NUMBER	stm32f0xx_ll_adc.h	131;"	d
ADC_CHANNEL_18_BITFIELD	stm32f0xx_ll_adc.h	154;"	d
ADC_CHANNEL_18_NUMBER	stm32f0xx_ll_adc.h	132;"	d
ADC_CHANNEL_1_BITFIELD	stm32f0xx_ll_adc.h	137;"	d
ADC_CHANNEL_1_NUMBER	stm32f0xx_ll_adc.h	115;"	d
ADC_CHANNEL_2_BITFIELD	stm32f0xx_ll_adc.h	138;"	d
ADC_CHANNEL_2_NUMBER	stm32f0xx_ll_adc.h	116;"	d
ADC_CHANNEL_3_BITFIELD	stm32f0xx_ll_adc.h	139;"	d
ADC_CHANNEL_3_NUMBER	stm32f0xx_ll_adc.h	117;"	d
ADC_CHANNEL_4_BITFIELD	stm32f0xx_ll_adc.h	140;"	d
ADC_CHANNEL_4_NUMBER	stm32f0xx_ll_adc.h	118;"	d
ADC_CHANNEL_5_BITFIELD	stm32f0xx_ll_adc.h	141;"	d
ADC_CHANNEL_5_NUMBER	stm32f0xx_ll_adc.h	119;"	d
ADC_CHANNEL_6_BITFIELD	stm32f0xx_ll_adc.h	142;"	d
ADC_CHANNEL_6_NUMBER	stm32f0xx_ll_adc.h	120;"	d
ADC_CHANNEL_7_BITFIELD	stm32f0xx_ll_adc.h	143;"	d
ADC_CHANNEL_7_NUMBER	stm32f0xx_ll_adc.h	121;"	d
ADC_CHANNEL_8_BITFIELD	stm32f0xx_ll_adc.h	144;"	d
ADC_CHANNEL_8_NUMBER	stm32f0xx_ll_adc.h	122;"	d
ADC_CHANNEL_9_BITFIELD	stm32f0xx_ll_adc.h	145;"	d
ADC_CHANNEL_9_NUMBER	stm32f0xx_ll_adc.h	123;"	d
ADC_CHANNEL_ID_BITFIELD_MASK	stm32f0xx_ll_adc.h	102;"	d
ADC_CHANNEL_ID_INTERNAL_CH	stm32f0xx_ll_adc.h	109;"	d
ADC_CHANNEL_ID_INTERNAL_CH_MASK	stm32f0xx_ll_adc.h	110;"	d
ADC_CHANNEL_ID_MASK	stm32f0xx_ll_adc.h	104;"	d
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS	stm32f0xx_ll_adc.h	103;"	d
ADC_CHANNEL_ID_NUMBER_MASK	stm32f0xx_ll_adc.h	101;"	d
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0	stm32f0xx_ll_adc.h	106;"	d
ADC_CHANNEL_VBAT_SUPPORT	stm32f051x8.h	677;"	d
ADC_CHSELR_CHSEL	stm32f051x8.h	888;"	d
ADC_CHSELR_CHSEL0	stm32f051x8.h	945;"	d
ADC_CHSELR_CHSEL0_BITOFFSET_POS	stm32f0xx_ll_adc.h	180;"	d
ADC_CHSELR_CHSEL0_Msk	stm32f051x8.h	944;"	d
ADC_CHSELR_CHSEL0_Pos	stm32f051x8.h	943;"	d
ADC_CHSELR_CHSEL1	stm32f051x8.h	942;"	d
ADC_CHSELR_CHSEL10	stm32f051x8.h	915;"	d
ADC_CHSELR_CHSEL10_BITOFFSET_POS	stm32f0xx_ll_adc.h	190;"	d
ADC_CHSELR_CHSEL10_Msk	stm32f051x8.h	914;"	d
ADC_CHSELR_CHSEL10_Pos	stm32f051x8.h	913;"	d
ADC_CHSELR_CHSEL11	stm32f051x8.h	912;"	d
ADC_CHSELR_CHSEL11_BITOFFSET_POS	stm32f0xx_ll_adc.h	191;"	d
ADC_CHSELR_CHSEL11_Msk	stm32f051x8.h	911;"	d
ADC_CHSELR_CHSEL11_Pos	stm32f051x8.h	910;"	d
ADC_CHSELR_CHSEL12	stm32f051x8.h	909;"	d
ADC_CHSELR_CHSEL12_BITOFFSET_POS	stm32f0xx_ll_adc.h	192;"	d
ADC_CHSELR_CHSEL12_Msk	stm32f051x8.h	908;"	d
ADC_CHSELR_CHSEL12_Pos	stm32f051x8.h	907;"	d
ADC_CHSELR_CHSEL13	stm32f051x8.h	906;"	d
ADC_CHSELR_CHSEL13_BITOFFSET_POS	stm32f0xx_ll_adc.h	193;"	d
ADC_CHSELR_CHSEL13_Msk	stm32f051x8.h	905;"	d
ADC_CHSELR_CHSEL13_Pos	stm32f051x8.h	904;"	d
ADC_CHSELR_CHSEL14	stm32f051x8.h	903;"	d
ADC_CHSELR_CHSEL14_BITOFFSET_POS	stm32f0xx_ll_adc.h	194;"	d
ADC_CHSELR_CHSEL14_Msk	stm32f051x8.h	902;"	d
ADC_CHSELR_CHSEL14_Pos	stm32f051x8.h	901;"	d
ADC_CHSELR_CHSEL15	stm32f051x8.h	900;"	d
ADC_CHSELR_CHSEL15_BITOFFSET_POS	stm32f0xx_ll_adc.h	195;"	d
ADC_CHSELR_CHSEL15_Msk	stm32f051x8.h	899;"	d
ADC_CHSELR_CHSEL15_Pos	stm32f051x8.h	898;"	d
ADC_CHSELR_CHSEL16	stm32f051x8.h	897;"	d
ADC_CHSELR_CHSEL16_BITOFFSET_POS	stm32f0xx_ll_adc.h	196;"	d
ADC_CHSELR_CHSEL16_Msk	stm32f051x8.h	896;"	d
ADC_CHSELR_CHSEL16_Pos	stm32f051x8.h	895;"	d
ADC_CHSELR_CHSEL17	stm32f051x8.h	894;"	d
ADC_CHSELR_CHSEL17_BITOFFSET_POS	stm32f0xx_ll_adc.h	197;"	d
ADC_CHSELR_CHSEL17_Msk	stm32f051x8.h	893;"	d
ADC_CHSELR_CHSEL17_Pos	stm32f051x8.h	892;"	d
ADC_CHSELR_CHSEL18	stm32f051x8.h	891;"	d
ADC_CHSELR_CHSEL18_BITOFFSET_POS	stm32f0xx_ll_adc.h	198;"	d
ADC_CHSELR_CHSEL18_Msk	stm32f051x8.h	890;"	d
ADC_CHSELR_CHSEL18_Pos	stm32f051x8.h	889;"	d
ADC_CHSELR_CHSEL1_BITOFFSET_POS	stm32f0xx_ll_adc.h	181;"	d
ADC_CHSELR_CHSEL1_Msk	stm32f051x8.h	941;"	d
ADC_CHSELR_CHSEL1_Pos	stm32f051x8.h	940;"	d
ADC_CHSELR_CHSEL2	stm32f051x8.h	939;"	d
ADC_CHSELR_CHSEL2_BITOFFSET_POS	stm32f0xx_ll_adc.h	182;"	d
ADC_CHSELR_CHSEL2_Msk	stm32f051x8.h	938;"	d
ADC_CHSELR_CHSEL2_Pos	stm32f051x8.h	937;"	d
ADC_CHSELR_CHSEL3	stm32f051x8.h	936;"	d
ADC_CHSELR_CHSEL3_BITOFFSET_POS	stm32f0xx_ll_adc.h	183;"	d
ADC_CHSELR_CHSEL3_Msk	stm32f051x8.h	935;"	d
ADC_CHSELR_CHSEL3_Pos	stm32f051x8.h	934;"	d
ADC_CHSELR_CHSEL4	stm32f051x8.h	933;"	d
ADC_CHSELR_CHSEL4_BITOFFSET_POS	stm32f0xx_ll_adc.h	184;"	d
ADC_CHSELR_CHSEL4_Msk	stm32f051x8.h	932;"	d
ADC_CHSELR_CHSEL4_Pos	stm32f051x8.h	931;"	d
ADC_CHSELR_CHSEL5	stm32f051x8.h	930;"	d
ADC_CHSELR_CHSEL5_BITOFFSET_POS	stm32f0xx_ll_adc.h	185;"	d
ADC_CHSELR_CHSEL5_Msk	stm32f051x8.h	929;"	d
ADC_CHSELR_CHSEL5_Pos	stm32f051x8.h	928;"	d
ADC_CHSELR_CHSEL6	stm32f051x8.h	927;"	d
ADC_CHSELR_CHSEL6_BITOFFSET_POS	stm32f0xx_ll_adc.h	186;"	d
ADC_CHSELR_CHSEL6_Msk	stm32f051x8.h	926;"	d
ADC_CHSELR_CHSEL6_Pos	stm32f051x8.h	925;"	d
ADC_CHSELR_CHSEL7	stm32f051x8.h	924;"	d
ADC_CHSELR_CHSEL7_BITOFFSET_POS	stm32f0xx_ll_adc.h	187;"	d
ADC_CHSELR_CHSEL7_Msk	stm32f051x8.h	923;"	d
ADC_CHSELR_CHSEL7_Pos	stm32f051x8.h	922;"	d
ADC_CHSELR_CHSEL8	stm32f051x8.h	921;"	d
ADC_CHSELR_CHSEL8_BITOFFSET_POS	stm32f0xx_ll_adc.h	188;"	d
ADC_CHSELR_CHSEL8_Msk	stm32f051x8.h	920;"	d
ADC_CHSELR_CHSEL8_Pos	stm32f051x8.h	919;"	d
ADC_CHSELR_CHSEL9	stm32f051x8.h	918;"	d
ADC_CHSELR_CHSEL9_BITOFFSET_POS	stm32f0xx_ll_adc.h	189;"	d
ADC_CHSELR_CHSEL9_Msk	stm32f051x8.h	917;"	d
ADC_CHSELR_CHSEL9_Pos	stm32f051x8.h	916;"	d
ADC_CHSELR_CHSEL_Msk	stm32f051x8.h	887;"	d
ADC_CHSELR_CHSEL_Pos	stm32f051x8.h	886;"	d
ADC_CR_ADCAL	stm32f051x8.h	742;"	d
ADC_CR_ADCAL_Msk	stm32f051x8.h	741;"	d
ADC_CR_ADCAL_Pos	stm32f051x8.h	740;"	d
ADC_CR_ADDIS	stm32f051x8.h	733;"	d
ADC_CR_ADDIS_Msk	stm32f051x8.h	732;"	d
ADC_CR_ADDIS_Pos	stm32f051x8.h	731;"	d
ADC_CR_ADEN	stm32f051x8.h	730;"	d
ADC_CR_ADEN_Msk	stm32f051x8.h	729;"	d
ADC_CR_ADEN_Pos	stm32f051x8.h	728;"	d
ADC_CR_ADSTART	stm32f051x8.h	736;"	d
ADC_CR_ADSTART_Msk	stm32f051x8.h	735;"	d
ADC_CR_ADSTART_Pos	stm32f051x8.h	734;"	d
ADC_CR_ADSTP	stm32f051x8.h	739;"	d
ADC_CR_ADSTP_Msk	stm32f051x8.h	738;"	d
ADC_CR_ADSTP_Pos	stm32f051x8.h	737;"	d
ADC_CR_BITS_PROPERTY_RS	stm32f0xx_ll_adc.h	202;"	d
ADC_Common_TypeDef	stm32f051x8.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon7
ADC_DR_DATA	stm32f051x8.h	950;"	d
ADC_DR_DATA_0	stm32f051x8.h	951;"	d
ADC_DR_DATA_1	stm32f051x8.h	952;"	d
ADC_DR_DATA_10	stm32f051x8.h	961;"	d
ADC_DR_DATA_11	stm32f051x8.h	962;"	d
ADC_DR_DATA_12	stm32f051x8.h	963;"	d
ADC_DR_DATA_13	stm32f051x8.h	964;"	d
ADC_DR_DATA_14	stm32f051x8.h	965;"	d
ADC_DR_DATA_15	stm32f051x8.h	966;"	d
ADC_DR_DATA_2	stm32f051x8.h	953;"	d
ADC_DR_DATA_3	stm32f051x8.h	954;"	d
ADC_DR_DATA_4	stm32f051x8.h	955;"	d
ADC_DR_DATA_5	stm32f051x8.h	956;"	d
ADC_DR_DATA_6	stm32f051x8.h	957;"	d
ADC_DR_DATA_7	stm32f051x8.h	958;"	d
ADC_DR_DATA_8	stm32f051x8.h	959;"	d
ADC_DR_DATA_9	stm32f051x8.h	960;"	d
ADC_DR_DATA_Msk	stm32f051x8.h	949;"	d
ADC_DR_DATA_Pos	stm32f051x8.h	948;"	d
ADC_HTR_HT	stm32f051x8.h	882;"	d
ADC_IER_ADRDYIE	stm32f051x8.h	706;"	d
ADC_IER_ADRDYIE_Msk	stm32f051x8.h	705;"	d
ADC_IER_ADRDYIE_Pos	stm32f051x8.h	704;"	d
ADC_IER_AWD1IE	stm32f051x8.h	721;"	d
ADC_IER_AWD1IE_Msk	stm32f051x8.h	720;"	d
ADC_IER_AWD1IE_Pos	stm32f051x8.h	719;"	d
ADC_IER_AWDIE	stm32f051x8.h	724;"	d
ADC_IER_EOCIE	stm32f051x8.h	712;"	d
ADC_IER_EOCIE_Msk	stm32f051x8.h	711;"	d
ADC_IER_EOCIE_Pos	stm32f051x8.h	710;"	d
ADC_IER_EOSEQIE	stm32f051x8.h	725;"	d
ADC_IER_EOSIE	stm32f051x8.h	715;"	d
ADC_IER_EOSIE_Msk	stm32f051x8.h	714;"	d
ADC_IER_EOSIE_Pos	stm32f051x8.h	713;"	d
ADC_IER_EOSMPIE	stm32f051x8.h	709;"	d
ADC_IER_EOSMPIE_Msk	stm32f051x8.h	708;"	d
ADC_IER_EOSMPIE_Pos	stm32f051x8.h	707;"	d
ADC_IER_OVRIE	stm32f051x8.h	718;"	d
ADC_IER_OVRIE_Msk	stm32f051x8.h	717;"	d
ADC_IER_OVRIE_Pos	stm32f051x8.h	716;"	d
ADC_ISR_ADRDY	stm32f051x8.h	682;"	d
ADC_ISR_ADRDY_Msk	stm32f051x8.h	681;"	d
ADC_ISR_ADRDY_Pos	stm32f051x8.h	680;"	d
ADC_ISR_AWD	stm32f051x8.h	700;"	d
ADC_ISR_AWD1	stm32f051x8.h	697;"	d
ADC_ISR_AWD1_Msk	stm32f051x8.h	696;"	d
ADC_ISR_AWD1_Pos	stm32f051x8.h	695;"	d
ADC_ISR_EOC	stm32f051x8.h	688;"	d
ADC_ISR_EOC_Msk	stm32f051x8.h	687;"	d
ADC_ISR_EOC_Pos	stm32f051x8.h	686;"	d
ADC_ISR_EOS	stm32f051x8.h	691;"	d
ADC_ISR_EOSEQ	stm32f051x8.h	701;"	d
ADC_ISR_EOSMP	stm32f051x8.h	685;"	d
ADC_ISR_EOSMP_Msk	stm32f051x8.h	684;"	d
ADC_ISR_EOSMP_Pos	stm32f051x8.h	683;"	d
ADC_ISR_EOS_Msk	stm32f051x8.h	690;"	d
ADC_ISR_EOS_Pos	stm32f051x8.h	689;"	d
ADC_ISR_OVR	stm32f051x8.h	694;"	d
ADC_ISR_OVR_Msk	stm32f051x8.h	693;"	d
ADC_ISR_OVR_Pos	stm32f051x8.h	692;"	d
ADC_LTR_LT	stm32f051x8.h	883;"	d
ADC_REG_TRIG_EDGE_MASK	stm32f0xx_ll_adc.h	84;"	d
ADC_REG_TRIG_EXTEN_BITOFFSET_POS	stm32f0xx_ll_adc.h	91;"	d
ADC_REG_TRIG_EXTSEL_BITOFFSET_POS	stm32f0xx_ll_adc.h	90;"	d
ADC_REG_TRIG_EXT_EDGE_DEFAULT	stm32f0xx_ll_adc.h	71;"	d
ADC_REG_TRIG_SOURCE_MASK	stm32f0xx_ll_adc.h	76;"	d
ADC_SMPR1_SMPR	stm32f051x8.h	841;"	d
ADC_SMPR1_SMPR_0	stm32f051x8.h	842;"	d
ADC_SMPR1_SMPR_1	stm32f051x8.h	843;"	d
ADC_SMPR1_SMPR_2	stm32f051x8.h	844;"	d
ADC_SMPR_SMP	stm32f051x8.h	835;"	d
ADC_SMPR_SMP_0	stm32f051x8.h	836;"	d
ADC_SMPR_SMP_1	stm32f051x8.h	837;"	d
ADC_SMPR_SMP_2	stm32f051x8.h	838;"	d
ADC_SMPR_SMP_Msk	stm32f051x8.h	834;"	d
ADC_SMPR_SMP_Pos	stm32f051x8.h	833;"	d
ADC_TR1_HT1	stm32f051x8.h	865;"	d
ADC_TR1_HT1_0	stm32f051x8.h	866;"	d
ADC_TR1_HT1_1	stm32f051x8.h	867;"	d
ADC_TR1_HT1_10	stm32f051x8.h	876;"	d
ADC_TR1_HT1_11	stm32f051x8.h	877;"	d
ADC_TR1_HT1_2	stm32f051x8.h	868;"	d
ADC_TR1_HT1_3	stm32f051x8.h	869;"	d
ADC_TR1_HT1_4	stm32f051x8.h	870;"	d
ADC_TR1_HT1_5	stm32f051x8.h	871;"	d
ADC_TR1_HT1_6	stm32f051x8.h	872;"	d
ADC_TR1_HT1_7	stm32f051x8.h	873;"	d
ADC_TR1_HT1_8	stm32f051x8.h	874;"	d
ADC_TR1_HT1_9	stm32f051x8.h	875;"	d
ADC_TR1_HT1_Msk	stm32f051x8.h	864;"	d
ADC_TR1_HT1_Pos	stm32f051x8.h	863;"	d
ADC_TR1_LT1	stm32f051x8.h	849;"	d
ADC_TR1_LT1_0	stm32f051x8.h	850;"	d
ADC_TR1_LT1_1	stm32f051x8.h	851;"	d
ADC_TR1_LT1_10	stm32f051x8.h	860;"	d
ADC_TR1_LT1_11	stm32f051x8.h	861;"	d
ADC_TR1_LT1_2	stm32f051x8.h	852;"	d
ADC_TR1_LT1_3	stm32f051x8.h	853;"	d
ADC_TR1_LT1_4	stm32f051x8.h	854;"	d
ADC_TR1_LT1_5	stm32f051x8.h	855;"	d
ADC_TR1_LT1_6	stm32f051x8.h	856;"	d
ADC_TR1_LT1_7	stm32f051x8.h	857;"	d
ADC_TR1_LT1_8	stm32f051x8.h	858;"	d
ADC_TR1_LT1_9	stm32f051x8.h	859;"	d
ADC_TR1_LT1_Msk	stm32f051x8.h	848;"	d
ADC_TR1_LT1_Pos	stm32f051x8.h	847;"	d
ADC_TR_HT	stm32f051x8.h	880;"	d
ADC_TR_HT_BITOFFSET_POS	stm32f0xx_ll_adc.h	179;"	d
ADC_TR_LT	stm32f051x8.h	881;"	d
ADC_TypeDef	stm32f051x8.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon6
AFR	stm32f051x8.h	/^  __IO uint32_t AFR[2];       \/*!< GPIO alternate function low register,  Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon20
AHB2PERIPH_BASE	stm32f051x8.h	542;"	d
AHBCLKDivider	stm32f0xx_ll_utils.h	/^  uint32_t AHBCLKDivider;         \/*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).$/;"	m	struct:__anon3
AHBENR	stm32f051x8.h	/^  __IO uint32_t AHBENR;     \/*!< RCC AHB peripheral clock register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon25
AHBPERIPH_BASE	stm32f051x8.h	541;"	d
AHBRSTR	stm32f051x8.h	/^  __IO uint32_t AHBRSTR;    \/*!< RCC AHB peripheral reset register,                           Address offset: 0x28 *\/$/;"	m	struct:__anon25
AIRCR	core_cm0.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon49
ALRMAR	stm32f051x8.h	/^  __IO uint32_t ALRMAR;     \/*!< RTC alarm A register,                                      Address offset: 0x1C *\/$/;"	m	struct:__anon26
ALRMASSR	stm32f051x8.h	/^  __IO uint32_t ALRMASSR;   \/*!< RTC alarm A sub second register,                           Address offset: 0x44 *\/$/;"	m	struct:__anon26
APB1CLKDivider	stm32f0xx_ll_utils.h	/^  uint32_t APB1CLKDivider;        \/*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).$/;"	m	struct:__anon3
APB1ENR	stm32f051x8.h	/^  __IO uint32_t APB1ENR;    \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon25
APB1FZ	stm32f051x8.h	/^  __IO uint32_t APB1FZ;       \/*!< Debug MCU APB1 freeze register,              Address offset: 0x08 *\/$/;"	m	struct:__anon14
APB1RSTR	stm32f051x8.h	/^  __IO uint32_t APB1RSTR;   \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon25
APB2ENR	stm32f051x8.h	/^  __IO uint32_t APB2ENR;    \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon25
APB2FZ	stm32f051x8.h	/^  __IO uint32_t APB2FZ;       \/*!< Debug MCU APB2 freeze register,              Address offset: 0x0C *\/$/;"	m	struct:__anon14
APB2RSTR	stm32f051x8.h	/^  __IO uint32_t APB2RSTR;   \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C *\/$/;"	m	struct:__anon25
APBPERIPH_BASE	stm32f051x8.h	540;"	d
APSR_C_Msk	core_cm0.h	267;"	d
APSR_C_Pos	core_cm0.h	266;"	d
APSR_N_Msk	core_cm0.h	261;"	d
APSR_N_Pos	core_cm0.h	260;"	d
APSR_Type	core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon40
APSR_V_Msk	core_cm0.h	270;"	d
APSR_V_Pos	core_cm0.h	269;"	d
APSR_Z_Msk	core_cm0.h	264;"	d
APSR_Z_Pos	core_cm0.h	263;"	d
AR	stm32f051x8.h	/^  __IO uint32_t AR;           \/*!<FLASH address register,                        Address offset: 0x14 *\/$/;"	m	struct:__anon18
ARR	stm32f051x8.h	/^  __IO uint32_t ARR;          \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon28
AlarmDateWeekDay	stm32f0xx_ll_rtc.h	/^  uint8_t AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Day\/WeekDay.$/;"	m	struct:__anon60
AlarmDateWeekDaySel	stm32f0xx_ll_rtc.h	/^  uint32_t AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on day or WeekDay.$/;"	m	struct:__anon60
AlarmMask	stm32f0xx_ll_rtc.h	/^  uint32_t AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon60
AlarmTime	stm32f0xx_ll_rtc.h	/^  LL_RTC_TimeTypeDef AlarmTime;  \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon60
Alternate	stm32f0xx_ll_gpio.h	/^  uint32_t Alternate;    \/*!< Specifies the Peripheral to be connected to the selected pins.$/;"	m	struct:__anon32
AnalogFilter	stm32f0xx_ll_i2c.h	/^  uint32_t AnalogFilter;        \/*!< Enables or disables analog noise filter.$/;"	m	struct:__anon56
AsynchPrescaler	stm32f0xx_ll_rtc.h	/^  uint32_t AsynchPrescaler; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon57
AudioFreq	stm32f0xx_ll_spi.h	/^  uint32_t AudioFreq;               \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon34
Autoreload	stm32f0xx_ll_tim.h	/^  uint32_t Autoreload;       \/*!< Specifies the auto reload value to be loaded into the active$/;"	m	struct:__anon35
BDCR	stm32f051x8.h	/^  __IO uint32_t BDCR;       \/*!< RCC Backup domain control register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon25
BDTR	stm32f051x8.h	/^  __IO uint32_t BDTR;            \/*!< TIM break and dead-time register,            Address offset: 0x44 *\/$/;"	m	struct:__anon28
BKP0R	stm32f051x8.h	/^  __IO uint32_t BKP0R;      \/*!< RTC backup register 0,                                     Address offset: 0x50 *\/$/;"	m	struct:__anon26
BKP1R	stm32f051x8.h	/^  __IO uint32_t BKP1R;      \/*!< RTC backup register 1,                                     Address offset: 0x54 *\/$/;"	m	struct:__anon26
BKP2R	stm32f051x8.h	/^  __IO uint32_t BKP2R;      \/*!< RTC backup register 2,                                     Address offset: 0x58 *\/$/;"	m	struct:__anon26
BKP3R	stm32f051x8.h	/^  __IO uint32_t BKP3R;      \/*!< RTC backup register 3,                                     Address offset: 0x5C *\/$/;"	m	struct:__anon26
BKP4R	stm32f051x8.h	/^  __IO uint32_t BKP4R;      \/*!< RTC backup register 4,                                     Address offset: 0x60 *\/$/;"	m	struct:__anon26
BRR	stm32f051x8.h	/^  __IO uint32_t BRR;          \/*!< GPIO bit reset register,                     Address offset: 0x28      *\/$/;"	m	struct:__anon20
BRR	stm32f051x8.h	/^  __IO uint32_t BRR;    \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	m	struct:__anon30
BSRR	stm32f051x8.h	/^  __IO uint32_t BSRR;         \/*!< GPIO port bit set\/reset register,      Address offset: 0x1A *\/$/;"	m	struct:__anon20
BaudRate	stm32f0xx_ll_spi.h	/^  uint32_t BaudRate;                \/*!< Specifies the BaudRate prescaler value which will be used to configure the transmit and receive SCK clock.$/;"	m	struct:__anon33
BaudRate	stm32f0xx_ll_usart.h	/^  uint32_t BaudRate;                  \/*!< This field defines expected Usart communication baud rate.$/;"	m	struct:__anon61
BitOrder	stm32f0xx_ll_spi.h	/^  uint32_t BitOrder;                \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon33
C	core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon40::__anon41
C	core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon44::__anon45
CALIB	core_cm0.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon50
CALR	stm32f051x8.h	/^  __IO uint32_t CALR;       \/*!< RTC calibration register,                                  Address offset: 0x3C *\/$/;"	m	struct:__anon26
CCER	stm32f051x8.h	/^  __IO uint32_t CCER;         \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon28
CCMR1	stm32f051x8.h	/^  __IO uint32_t CCMR1;        \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon28
CCMR2	stm32f051x8.h	/^  __IO uint32_t CCMR2;        \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon28
CCR	core_cm0.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon49
CCR	stm32f051x8.h	/^  __IO uint32_t CCR;          \/*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 *\/$/;"	m	struct:__anon7
CCR	stm32f051x8.h	/^  __IO uint32_t CCR;          \/*!< DMA channel x configuration register        *\/$/;"	m	struct:__anon15
CCR1	stm32f051x8.h	/^  __IO uint32_t CCR1;         \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/    $/;"	m	struct:__anon28
CCR2	stm32f051x8.h	/^  __IO uint32_t CCR2;         \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/    $/;"	m	struct:__anon28
CCR3	stm32f051x8.h	/^  __IO uint32_t CCR3;         \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon28
CCR4	stm32f051x8.h	/^  __IO uint32_t CCR4;         \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon28
CEC	stm32f051x8.h	618;"	d
CEC_BASE	stm32f051x8.h	559;"	d
CEC_CAN_IRQn	stm32f051x8.h	/^  CEC_CAN_IRQn                = 30      \/*!< CEC and CAN global Interrupts & EXTI Line27 Interrupt           *\/$/;"	e	enum:__anon5
CEC_CFGR_BRDNOGEN	stm32f051x8.h	1016;"	d
CEC_CFGR_BRDNOGEN_Msk	stm32f051x8.h	1015;"	d
CEC_CFGR_BRDNOGEN_Pos	stm32f051x8.h	1014;"	d
CEC_CFGR_BREGEN	stm32f051x8.h	1010;"	d
CEC_CFGR_BREGEN_Msk	stm32f051x8.h	1009;"	d
CEC_CFGR_BREGEN_Pos	stm32f051x8.h	1008;"	d
CEC_CFGR_BRESTP	stm32f051x8.h	1007;"	d
CEC_CFGR_BRESTP_Msk	stm32f051x8.h	1006;"	d
CEC_CFGR_BRESTP_Pos	stm32f051x8.h	1005;"	d
CEC_CFGR_LBPEGEN	stm32f051x8.h	1013;"	d
CEC_CFGR_LBPEGEN_Msk	stm32f051x8.h	1012;"	d
CEC_CFGR_LBPEGEN_Pos	stm32f051x8.h	1011;"	d
CEC_CFGR_LSTN	stm32f051x8.h	1025;"	d
CEC_CFGR_LSTN_Msk	stm32f051x8.h	1024;"	d
CEC_CFGR_LSTN_Pos	stm32f051x8.h	1023;"	d
CEC_CFGR_OAR	stm32f051x8.h	1022;"	d
CEC_CFGR_OAR_Msk	stm32f051x8.h	1021;"	d
CEC_CFGR_OAR_Pos	stm32f051x8.h	1020;"	d
CEC_CFGR_RXTOL	stm32f051x8.h	1004;"	d
CEC_CFGR_RXTOL_Msk	stm32f051x8.h	1003;"	d
CEC_CFGR_RXTOL_Pos	stm32f051x8.h	1002;"	d
CEC_CFGR_SFT	stm32f051x8.h	1001;"	d
CEC_CFGR_SFTOPT	stm32f051x8.h	1019;"	d
CEC_CFGR_SFTOPT_Msk	stm32f051x8.h	1018;"	d
CEC_CFGR_SFTOPT_Pos	stm32f051x8.h	1017;"	d
CEC_CFGR_SFT_Msk	stm32f051x8.h	1000;"	d
CEC_CFGR_SFT_Pos	stm32f051x8.h	999;"	d
CEC_CR_CECEN	stm32f051x8.h	990;"	d
CEC_CR_CECEN_Msk	stm32f051x8.h	989;"	d
CEC_CR_CECEN_Pos	stm32f051x8.h	988;"	d
CEC_CR_TXEOM	stm32f051x8.h	996;"	d
CEC_CR_TXEOM_Msk	stm32f051x8.h	995;"	d
CEC_CR_TXEOM_Pos	stm32f051x8.h	994;"	d
CEC_CR_TXSOM	stm32f051x8.h	993;"	d
CEC_CR_TXSOM_Msk	stm32f051x8.h	992;"	d
CEC_CR_TXSOM_Pos	stm32f051x8.h	991;"	d
CEC_IER_ARBLSTIE	stm32f051x8.h	1102;"	d
CEC_IER_ARBLSTIE_Msk	stm32f051x8.h	1101;"	d
CEC_IER_ARBLSTIE_Pos	stm32f051x8.h	1100;"	d
CEC_IER_BREIE	stm32f051x8.h	1090;"	d
CEC_IER_BREIE_Msk	stm32f051x8.h	1089;"	d
CEC_IER_BREIE_Pos	stm32f051x8.h	1088;"	d
CEC_IER_LBPEIE	stm32f051x8.h	1096;"	d
CEC_IER_LBPEIE_Msk	stm32f051x8.h	1095;"	d
CEC_IER_LBPEIE_Pos	stm32f051x8.h	1094;"	d
CEC_IER_RXACKEIE	stm32f051x8.h	1099;"	d
CEC_IER_RXACKEIE_Msk	stm32f051x8.h	1098;"	d
CEC_IER_RXACKEIE_Pos	stm32f051x8.h	1097;"	d
CEC_IER_RXBRIE	stm32f051x8.h	1081;"	d
CEC_IER_RXBRIE_Msk	stm32f051x8.h	1080;"	d
CEC_IER_RXBRIE_Pos	stm32f051x8.h	1079;"	d
CEC_IER_RXENDIE	stm32f051x8.h	1084;"	d
CEC_IER_RXENDIE_Msk	stm32f051x8.h	1083;"	d
CEC_IER_RXENDIE_Pos	stm32f051x8.h	1082;"	d
CEC_IER_RXOVRIE	stm32f051x8.h	1087;"	d
CEC_IER_RXOVRIE_Msk	stm32f051x8.h	1086;"	d
CEC_IER_RXOVRIE_Pos	stm32f051x8.h	1085;"	d
CEC_IER_SBPEIE	stm32f051x8.h	1093;"	d
CEC_IER_SBPEIE_Msk	stm32f051x8.h	1092;"	d
CEC_IER_SBPEIE_Pos	stm32f051x8.h	1091;"	d
CEC_IER_TXACKEIE	stm32f051x8.h	1117;"	d
CEC_IER_TXACKEIE_Msk	stm32f051x8.h	1116;"	d
CEC_IER_TXACKEIE_Pos	stm32f051x8.h	1115;"	d
CEC_IER_TXBRIE	stm32f051x8.h	1105;"	d
CEC_IER_TXBRIE_Msk	stm32f051x8.h	1104;"	d
CEC_IER_TXBRIE_Pos	stm32f051x8.h	1103;"	d
CEC_IER_TXENDIE	stm32f051x8.h	1108;"	d
CEC_IER_TXENDIE_Msk	stm32f051x8.h	1107;"	d
CEC_IER_TXENDIE_Pos	stm32f051x8.h	1106;"	d
CEC_IER_TXERRIE	stm32f051x8.h	1114;"	d
CEC_IER_TXERRIE_Msk	stm32f051x8.h	1113;"	d
CEC_IER_TXERRIE_Pos	stm32f051x8.h	1112;"	d
CEC_IER_TXUDRIE	stm32f051x8.h	1111;"	d
CEC_IER_TXUDRIE_Msk	stm32f051x8.h	1110;"	d
CEC_IER_TXUDRIE_Pos	stm32f051x8.h	1109;"	d
CEC_ISR_ARBLST	stm32f051x8.h	1061;"	d
CEC_ISR_ARBLST_Msk	stm32f051x8.h	1060;"	d
CEC_ISR_ARBLST_Pos	stm32f051x8.h	1059;"	d
CEC_ISR_BRE	stm32f051x8.h	1049;"	d
CEC_ISR_BRE_Msk	stm32f051x8.h	1048;"	d
CEC_ISR_BRE_Pos	stm32f051x8.h	1047;"	d
CEC_ISR_LBPE	stm32f051x8.h	1055;"	d
CEC_ISR_LBPE_Msk	stm32f051x8.h	1054;"	d
CEC_ISR_LBPE_Pos	stm32f051x8.h	1053;"	d
CEC_ISR_RXACKE	stm32f051x8.h	1058;"	d
CEC_ISR_RXACKE_Msk	stm32f051x8.h	1057;"	d
CEC_ISR_RXACKE_Pos	stm32f051x8.h	1056;"	d
CEC_ISR_RXBR	stm32f051x8.h	1040;"	d
CEC_ISR_RXBR_Msk	stm32f051x8.h	1039;"	d
CEC_ISR_RXBR_Pos	stm32f051x8.h	1038;"	d
CEC_ISR_RXEND	stm32f051x8.h	1043;"	d
CEC_ISR_RXEND_Msk	stm32f051x8.h	1042;"	d
CEC_ISR_RXEND_Pos	stm32f051x8.h	1041;"	d
CEC_ISR_RXOVR	stm32f051x8.h	1046;"	d
CEC_ISR_RXOVR_Msk	stm32f051x8.h	1045;"	d
CEC_ISR_RXOVR_Pos	stm32f051x8.h	1044;"	d
CEC_ISR_SBPE	stm32f051x8.h	1052;"	d
CEC_ISR_SBPE_Msk	stm32f051x8.h	1051;"	d
CEC_ISR_SBPE_Pos	stm32f051x8.h	1050;"	d
CEC_ISR_TXACKE	stm32f051x8.h	1076;"	d
CEC_ISR_TXACKE_Msk	stm32f051x8.h	1075;"	d
CEC_ISR_TXACKE_Pos	stm32f051x8.h	1074;"	d
CEC_ISR_TXBR	stm32f051x8.h	1064;"	d
CEC_ISR_TXBR_Msk	stm32f051x8.h	1063;"	d
CEC_ISR_TXBR_Pos	stm32f051x8.h	1062;"	d
CEC_ISR_TXEND	stm32f051x8.h	1067;"	d
CEC_ISR_TXEND_Msk	stm32f051x8.h	1066;"	d
CEC_ISR_TXEND_Pos	stm32f051x8.h	1065;"	d
CEC_ISR_TXERR	stm32f051x8.h	1073;"	d
CEC_ISR_TXERR_Msk	stm32f051x8.h	1072;"	d
CEC_ISR_TXERR_Pos	stm32f051x8.h	1071;"	d
CEC_ISR_TXUDR	stm32f051x8.h	1070;"	d
CEC_ISR_TXUDR_Msk	stm32f051x8.h	1069;"	d
CEC_ISR_TXUDR_Pos	stm32f051x8.h	1068;"	d
CEC_TXDR_RXD	stm32f051x8.h	1035;"	d
CEC_TXDR_RXD_Msk	stm32f051x8.h	1034;"	d
CEC_TXDR_RXD_Pos	stm32f051x8.h	1033;"	d
CEC_TXDR_TXD	stm32f051x8.h	1030;"	d
CEC_TXDR_TXD_Msk	stm32f051x8.h	1029;"	d
CEC_TXDR_TXD_Pos	stm32f051x8.h	1028;"	d
CEC_TypeDef	stm32f051x8.h	/^}CEC_TypeDef;$/;"	t	typeref:struct:__anon8
CFGR	stm32f051x8.h	/^  __IO uint32_t CFGR;         \/*!< CEC configuration register,                                 Address offset:0x04 *\/$/;"	m	struct:__anon8
CFGR	stm32f051x8.h	/^  __IO uint32_t CFGR;       \/*!< RCC clock configuration register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon25
CFGR1	stm32f051x8.h	/^  __IO uint32_t CFGR1;        \/*!< ADC configuration register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon6
CFGR1	stm32f051x8.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                           Address offset: 0x00 *\/$/;"	m	struct:__anon21
CFGR2	stm32f051x8.h	/^  __IO uint32_t CFGR2;        \/*!< ADC configuration register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon6
CFGR2	stm32f051x8.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                           Address offset: 0x18 *\/$/;"	m	struct:__anon21
CFGR2	stm32f051x8.h	/^  __IO uint32_t CFGR2;      \/*!< RCC clock configuration register 2,                          Address offset: 0x2C *\/$/;"	m	struct:__anon25
CFGR3	stm32f051x8.h	/^  __IO uint32_t CFGR3;      \/*!< RCC clock configuration register 3,                          Address offset: 0x30 *\/$/;"	m	struct:__anon25
CFR	stm32f051x8.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon31
CHANNEL_OFFSET_TAB	stm32f0xx_ll_dma.h	/^static const uint8_t CHANNEL_OFFSET_TAB[] =$/;"	v
CHSELR	stm32f051x8.h	/^  __IO uint32_t CHSELR;       \/*!< ADC group regular sequencer register,          Address offset: 0x28 *\/$/;"	m	struct:__anon6
CIR	stm32f051x8.h	/^  __IO uint32_t CIR;        \/*!< RCC clock interrupt register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon25
CLEAR_BIT	stm32f0xx.h	204;"	d
CLEAR_REG	stm32f0xx.h	208;"	d
CMAR	stm32f051x8.h	/^  __IO uint32_t CMAR;         \/*!< DMA channel x memory address register       *\/$/;"	m	struct:__anon15
CNDTR	stm32f051x8.h	/^  __IO uint32_t CNDTR;        \/*!< DMA channel x number of data register       *\/$/;"	m	struct:__anon15
CNT	stm32f051x8.h	/^  __IO uint32_t CNT;          \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon28
COMP	stm32f051x8.h	623;"	d
COMP1	stm32f051x8.h	620;"	d
COMP12_COMMON	stm32f051x8.h	622;"	d
COMP1_2_TypeDef	stm32f051x8.h	/^}COMP1_2_TypeDef;$/;"	t	typeref:struct:__anon11
COMP2	stm32f051x8.h	621;"	d
COMPX	stm32f0xx_ll_comp.h	70;"	d
COMPX_BASE	stm32f0xx_ll_comp.h	69;"	d
COMP_BASE	stm32f051x8.h	562;"	d
COMP_CSR_COMP1EN	stm32f051x8.h	1128;"	d
COMP_CSR_COMP1EN_Msk	stm32f051x8.h	1127;"	d
COMP_CSR_COMP1EN_Pos	stm32f051x8.h	1126;"	d
COMP_CSR_COMP1HYST	stm32f051x8.h	1154;"	d
COMP_CSR_COMP1HYST_0	stm32f051x8.h	1155;"	d
COMP_CSR_COMP1HYST_1	stm32f051x8.h	1156;"	d
COMP_CSR_COMP1HYST_Msk	stm32f051x8.h	1153;"	d
COMP_CSR_COMP1HYST_Pos	stm32f051x8.h	1152;"	d
COMP_CSR_COMP1INSEL	stm32f051x8.h	1139;"	d
COMP_CSR_COMP1INSEL_0	stm32f051x8.h	1140;"	d
COMP_CSR_COMP1INSEL_1	stm32f051x8.h	1141;"	d
COMP_CSR_COMP1INSEL_2	stm32f051x8.h	1142;"	d
COMP_CSR_COMP1INSEL_Msk	stm32f051x8.h	1138;"	d
COMP_CSR_COMP1INSEL_Pos	stm32f051x8.h	1137;"	d
COMP_CSR_COMP1LOCK	stm32f051x8.h	1162;"	d
COMP_CSR_COMP1LOCK_Msk	stm32f051x8.h	1161;"	d
COMP_CSR_COMP1LOCK_Pos	stm32f051x8.h	1160;"	d
COMP_CSR_COMP1MODE	stm32f051x8.h	1134;"	d
COMP_CSR_COMP1MODE_0	stm32f051x8.h	1135;"	d
COMP_CSR_COMP1MODE_1	stm32f051x8.h	1136;"	d
COMP_CSR_COMP1MODE_Msk	stm32f051x8.h	1133;"	d
COMP_CSR_COMP1MODE_Pos	stm32f051x8.h	1132;"	d
COMP_CSR_COMP1OUT	stm32f051x8.h	1159;"	d
COMP_CSR_COMP1OUTSEL	stm32f051x8.h	1145;"	d
COMP_CSR_COMP1OUTSEL_0	stm32f051x8.h	1146;"	d
COMP_CSR_COMP1OUTSEL_1	stm32f051x8.h	1147;"	d
COMP_CSR_COMP1OUTSEL_2	stm32f051x8.h	1148;"	d
COMP_CSR_COMP1OUTSEL_Msk	stm32f051x8.h	1144;"	d
COMP_CSR_COMP1OUTSEL_Pos	stm32f051x8.h	1143;"	d
COMP_CSR_COMP1OUT_Msk	stm32f051x8.h	1158;"	d
COMP_CSR_COMP1OUT_Pos	stm32f051x8.h	1157;"	d
COMP_CSR_COMP1POL	stm32f051x8.h	1151;"	d
COMP_CSR_COMP1POL_Msk	stm32f051x8.h	1150;"	d
COMP_CSR_COMP1POL_Pos	stm32f051x8.h	1149;"	d
COMP_CSR_COMP1SW1	stm32f051x8.h	1131;"	d
COMP_CSR_COMP1SW1_Msk	stm32f051x8.h	1130;"	d
COMP_CSR_COMP1SW1_Pos	stm32f051x8.h	1129;"	d
COMP_CSR_COMP2EN	stm32f051x8.h	1166;"	d
COMP_CSR_COMP2EN_Msk	stm32f051x8.h	1165;"	d
COMP_CSR_COMP2EN_Pos	stm32f051x8.h	1164;"	d
COMP_CSR_COMP2HYST	stm32f051x8.h	1192;"	d
COMP_CSR_COMP2HYST_0	stm32f051x8.h	1193;"	d
COMP_CSR_COMP2HYST_1	stm32f051x8.h	1194;"	d
COMP_CSR_COMP2HYST_Msk	stm32f051x8.h	1191;"	d
COMP_CSR_COMP2HYST_Pos	stm32f051x8.h	1190;"	d
COMP_CSR_COMP2INSEL	stm32f051x8.h	1174;"	d
COMP_CSR_COMP2INSEL_0	stm32f051x8.h	1175;"	d
COMP_CSR_COMP2INSEL_1	stm32f051x8.h	1176;"	d
COMP_CSR_COMP2INSEL_2	stm32f051x8.h	1177;"	d
COMP_CSR_COMP2INSEL_Msk	stm32f051x8.h	1173;"	d
COMP_CSR_COMP2INSEL_Pos	stm32f051x8.h	1172;"	d
COMP_CSR_COMP2LOCK	stm32f051x8.h	1200;"	d
COMP_CSR_COMP2LOCK_Msk	stm32f051x8.h	1199;"	d
COMP_CSR_COMP2LOCK_Pos	stm32f051x8.h	1198;"	d
COMP_CSR_COMP2MODE	stm32f051x8.h	1169;"	d
COMP_CSR_COMP2MODE_0	stm32f051x8.h	1170;"	d
COMP_CSR_COMP2MODE_1	stm32f051x8.h	1171;"	d
COMP_CSR_COMP2MODE_Msk	stm32f051x8.h	1168;"	d
COMP_CSR_COMP2MODE_Pos	stm32f051x8.h	1167;"	d
COMP_CSR_COMP2OUT	stm32f051x8.h	1197;"	d
COMP_CSR_COMP2OUTSEL	stm32f051x8.h	1183;"	d
COMP_CSR_COMP2OUTSEL_0	stm32f051x8.h	1184;"	d
COMP_CSR_COMP2OUTSEL_1	stm32f051x8.h	1185;"	d
COMP_CSR_COMP2OUTSEL_2	stm32f051x8.h	1186;"	d
COMP_CSR_COMP2OUTSEL_Msk	stm32f051x8.h	1182;"	d
COMP_CSR_COMP2OUTSEL_Pos	stm32f051x8.h	1181;"	d
COMP_CSR_COMP2OUT_Msk	stm32f051x8.h	1196;"	d
COMP_CSR_COMP2OUT_Pos	stm32f051x8.h	1195;"	d
COMP_CSR_COMP2POL	stm32f051x8.h	1189;"	d
COMP_CSR_COMP2POL_Msk	stm32f051x8.h	1188;"	d
COMP_CSR_COMP2POL_Pos	stm32f051x8.h	1187;"	d
COMP_CSR_COMPxEN	stm32f051x8.h	1204;"	d
COMP_CSR_COMPxEN_Msk	stm32f051x8.h	1203;"	d
COMP_CSR_COMPxEN_Pos	stm32f051x8.h	1202;"	d
COMP_CSR_COMPxHYST	stm32f051x8.h	1227;"	d
COMP_CSR_COMPxHYST_0	stm32f051x8.h	1228;"	d
COMP_CSR_COMPxHYST_1	stm32f051x8.h	1229;"	d
COMP_CSR_COMPxHYST_Msk	stm32f051x8.h	1226;"	d
COMP_CSR_COMPxHYST_Pos	stm32f051x8.h	1225;"	d
COMP_CSR_COMPxINSEL	stm32f051x8.h	1212;"	d
COMP_CSR_COMPxINSEL_0	stm32f051x8.h	1213;"	d
COMP_CSR_COMPxINSEL_1	stm32f051x8.h	1214;"	d
COMP_CSR_COMPxINSEL_2	stm32f051x8.h	1215;"	d
COMP_CSR_COMPxINSEL_Msk	stm32f051x8.h	1211;"	d
COMP_CSR_COMPxINSEL_Pos	stm32f051x8.h	1210;"	d
COMP_CSR_COMPxLOCK	stm32f051x8.h	1235;"	d
COMP_CSR_COMPxLOCK_Msk	stm32f051x8.h	1234;"	d
COMP_CSR_COMPxLOCK_Pos	stm32f051x8.h	1233;"	d
COMP_CSR_COMPxMODE	stm32f051x8.h	1207;"	d
COMP_CSR_COMPxMODE_0	stm32f051x8.h	1208;"	d
COMP_CSR_COMPxMODE_1	stm32f051x8.h	1209;"	d
COMP_CSR_COMPxMODE_Msk	stm32f051x8.h	1206;"	d
COMP_CSR_COMPxMODE_Pos	stm32f051x8.h	1205;"	d
COMP_CSR_COMPxOUT	stm32f051x8.h	1232;"	d
COMP_CSR_COMPxOUTSEL	stm32f051x8.h	1218;"	d
COMP_CSR_COMPxOUTSEL_0	stm32f051x8.h	1219;"	d
COMP_CSR_COMPxOUTSEL_1	stm32f051x8.h	1220;"	d
COMP_CSR_COMPxOUTSEL_2	stm32f051x8.h	1221;"	d
COMP_CSR_COMPxOUTSEL_Msk	stm32f051x8.h	1217;"	d
COMP_CSR_COMPxOUTSEL_Pos	stm32f051x8.h	1216;"	d
COMP_CSR_COMPxOUT_Msk	stm32f051x8.h	1231;"	d
COMP_CSR_COMPxOUT_Pos	stm32f051x8.h	1230;"	d
COMP_CSR_COMPxPOL	stm32f051x8.h	1224;"	d
COMP_CSR_COMPxPOL_Msk	stm32f051x8.h	1223;"	d
COMP_CSR_COMPxPOL_Pos	stm32f051x8.h	1222;"	d
COMP_CSR_WNDWEN	stm32f051x8.h	1180;"	d
COMP_CSR_WNDWEN_Msk	stm32f051x8.h	1179;"	d
COMP_CSR_WNDWEN_Pos	stm32f051x8.h	1178;"	d
COMP_Common_TypeDef	stm32f051x8.h	/^} COMP_Common_TypeDef;$/;"	t	typeref:struct:__anon10
COMP_TypeDef	stm32f051x8.h	/^} COMP_TypeDef;$/;"	t	typeref:struct:__anon9
CONTROL_SPSEL_Msk	core_cm0.h	346;"	d
CONTROL_SPSEL_Pos	core_cm0.h	345;"	d
CONTROL_Type	core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon46
CPAR	stm32f051x8.h	/^  __IO uint32_t CPAR;         \/*!< DMA channel x peripheral address register   *\/$/;"	m	struct:__anon15
CPUID	core_cm0.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon49
CR	stm32f051x8.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                   Address offset: 0x00 *\/$/;"	m	struct:__anon25
CR	stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< ADC control register,                          Address offset: 0x08 *\/$/;"	m	struct:__anon6
CR	stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< CEC control register,                                       Address offset:0x00 *\/$/;"	m	struct:__anon8
CR	stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< DAC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon13
CR	stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< Debug MCU configuration register,            Address offset: 0x04 *\/$/;"	m	struct:__anon14
CR	stm32f051x8.h	/^  __IO uint32_t CR;           \/*!<FLASH control register,                        Address offset: 0x10 *\/$/;"	m	struct:__anon18
CR	stm32f051x8.h	/^  __IO uint32_t CR;          \/*!< CRC Control register,                        Address offset: 0x08 *\/ $/;"	m	struct:__anon12
CR	stm32f051x8.h	/^  __IO uint32_t CR;         \/*!< RTC control register,                                      Address offset: 0x08 *\/                                                                                            $/;"	m	struct:__anon26
CR	stm32f051x8.h	/^  __IO uint32_t CR;        \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon29
CR	stm32f051x8.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,                          Address offset: 0x00 *\/$/;"	m	struct:__anon24
CR	stm32f051x8.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon31
CR1	stm32f051x8.h	/^  __IO uint32_t CR1;          \/*!< I2C Control register 1,                      Address offset: 0x00 *\/$/;"	m	struct:__anon22
CR1	stm32f051x8.h	/^  __IO uint32_t CR1;          \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon28
CR1	stm32f051x8.h	/^  __IO uint32_t CR1;        \/*!< SPI Control register 1 (not used in I2S mode),      Address offset: 0x00 *\/$/;"	m	struct:__anon27
CR1	stm32f051x8.h	/^  __IO uint32_t CR1;    \/*!< USART Control register 1,                 Address offset: 0x00 *\/ $/;"	m	struct:__anon30
CR2	stm32f051x8.h	/^  __IO uint32_t CR2;          \/*!< I2C Control register 2,                      Address offset: 0x04 *\/$/;"	m	struct:__anon22
CR2	stm32f051x8.h	/^  __IO uint32_t CR2;          \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon28
CR2	stm32f051x8.h	/^  __IO uint32_t CR2;        \/*!< RCC clock control register 2,                                Address offset: 0x34 *\/$/;"	m	struct:__anon25
CR2	stm32f051x8.h	/^  __IO uint32_t CR2;        \/*!< SPI Control register 2,                             Address offset: 0x04 *\/$/;"	m	struct:__anon27
CR2	stm32f051x8.h	/^  __IO uint32_t CR2;    \/*!< USART Control register 2,                 Address offset: 0x04 *\/ $/;"	m	struct:__anon30
CR3	stm32f051x8.h	/^  __IO uint32_t CR3;    \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	m	struct:__anon30
CRC	stm32f051x8.h	645;"	d
CRCCalculation	stm32f0xx_ll_spi.h	/^  uint32_t CRCCalculation;          \/*!< Specifies if the CRC calculation is enabled or not.$/;"	m	struct:__anon33
CRCPR	stm32f051x8.h	/^  __IO uint32_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 *\/$/;"	m	struct:__anon27
CRCPoly	stm32f0xx_ll_spi.h	/^  uint32_t CRCPoly;                 \/*!< Specifies the polynomial used for the CRC calculation.$/;"	m	struct:__anon33
CRC_BASE	stm32f051x8.h	587;"	d
CRC_CR_RESET	stm32f051x8.h	1253;"	d
CRC_CR_RESET_Msk	stm32f051x8.h	1252;"	d
CRC_CR_RESET_Pos	stm32f051x8.h	1251;"	d
CRC_CR_REV_IN	stm32f051x8.h	1256;"	d
CRC_CR_REV_IN_0	stm32f051x8.h	1257;"	d
CRC_CR_REV_IN_1	stm32f051x8.h	1258;"	d
CRC_CR_REV_IN_Msk	stm32f051x8.h	1255;"	d
CRC_CR_REV_IN_Pos	stm32f051x8.h	1254;"	d
CRC_CR_REV_OUT	stm32f051x8.h	1261;"	d
CRC_CR_REV_OUT_Msk	stm32f051x8.h	1260;"	d
CRC_CR_REV_OUT_Pos	stm32f051x8.h	1259;"	d
CRC_DR_DR	stm32f051x8.h	1245;"	d
CRC_DR_DR_Msk	stm32f051x8.h	1244;"	d
CRC_DR_DR_Pos	stm32f051x8.h	1243;"	d
CRC_IDR_IDR	stm32f051x8.h	1248;"	d
CRC_INIT_INIT	stm32f051x8.h	1266;"	d
CRC_INIT_INIT_Msk	stm32f051x8.h	1265;"	d
CRC_INIT_INIT_Pos	stm32f051x8.h	1264;"	d
CRC_TypeDef	stm32f051x8.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon12
CRS_POSITION_FECAP	stm32f0xx_ll_crs.h	69;"	d
CRS_POSITION_FELIM	stm32f0xx_ll_crs.h	70;"	d
CRS_POSITION_TRIM	stm32f0xx_ll_crs.h	68;"	d
CSR	stm32f051x8.h	/^  __IO uint16_t CSR;         \/*!< COMP control and status register,                                                 Address offset: 0x00 *\/$/;"	m	struct:__anon9
CSR	stm32f051x8.h	/^  __IO uint32_t CSR;         \/*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 *\/$/;"	m	struct:__anon10
CSR	stm32f051x8.h	/^  __IO uint32_t CSR;         \/*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. *\/$/;"	m	struct:__anon11
CSR	stm32f051x8.h	/^  __IO uint32_t CSR;        \/*!< RCC clock control & status register,                         Address offset: 0x24 *\/$/;"	m	struct:__anon25
CSR	stm32f051x8.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register,                   Address offset: 0x04 *\/$/;"	m	struct:__anon24
CTRL	core_cm0.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon50
Clock	stm32f0xx_ll_adc.h	/^  uint32_t Clock;                       \/*!< Set ADC instance clock source and prescaler.$/;"	m	struct:__anon63
ClockDivision	stm32f0xx_ll_tim.h	/^  uint32_t ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon35
ClockOutput	stm32f0xx_ll_usart.h	/^  uint32_t ClockOutput;               \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon62
ClockPhase	stm32f0xx_ll_spi.h	/^  uint32_t ClockPhase;              \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon33
ClockPhase	stm32f0xx_ll_usart.h	/^  uint32_t ClockPhase;                \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon62
ClockPolarity	stm32f0xx_ll_spi.h	/^  uint32_t ClockPolarity;           \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon34
ClockPolarity	stm32f0xx_ll_spi.h	/^  uint32_t ClockPolarity;           \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon33
ClockPolarity	stm32f0xx_ll_usart.h	/^  uint32_t ClockPolarity;             \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon62
CommutationDelay	stm32f0xx_ll_tim.h	/^  uint32_t CommutationDelay;   \/*!< Specifies the compare value to be loaded into the Capture Compare Register.$/;"	m	struct:__anon39
CompareValue	stm32f0xx_ll_tim.h	/^  uint32_t CompareValue;  \/*!< Specifies the Compare value to be loaded into the Capture Compare Register.$/;"	m	struct:__anon36
ContinuousMode	stm32f0xx_ll_adc.h	/^  uint32_t ContinuousMode;              \/*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).$/;"	m	struct:__anon64
CounterMode	stm32f0xx_ll_tim.h	/^  uint32_t CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon35
DAC	stm32f051x8.h	617;"	d
DAC1	stm32f051x8.h	616;"	d
DAC_BASE	stm32f051x8.h	557;"	d
DAC_CR_BOFF1	stm32f051x8.h	1285;"	d
DAC_CR_BOFF1_Msk	stm32f051x8.h	1284;"	d
DAC_CR_BOFF1_Pos	stm32f051x8.h	1283;"	d
DAC_CR_CH1_BITOFFSET	stm32f0xx_ll_dac.h	73;"	d
DAC_CR_CH2_BITOFFSET	stm32f0xx_ll_dac.h	74;"	d
DAC_CR_CHX_BITOFFSET_MASK	stm32f0xx_ll_dac.h	75;"	d
DAC_CR_DMAEN1	stm32f051x8.h	1299;"	d
DAC_CR_DMAEN1_Msk	stm32f051x8.h	1298;"	d
DAC_CR_DMAEN1_Pos	stm32f051x8.h	1297;"	d
DAC_CR_DMAUDRIE1	stm32f051x8.h	1302;"	d
DAC_CR_DMAUDRIE1_Msk	stm32f051x8.h	1301;"	d
DAC_CR_DMAUDRIE1_Pos	stm32f051x8.h	1300;"	d
DAC_CR_EN1	stm32f051x8.h	1282;"	d
DAC_CR_EN1_Msk	stm32f051x8.h	1281;"	d
DAC_CR_EN1_Pos	stm32f051x8.h	1280;"	d
DAC_CR_TEN1	stm32f051x8.h	1288;"	d
DAC_CR_TEN1_Msk	stm32f051x8.h	1287;"	d
DAC_CR_TEN1_Pos	stm32f051x8.h	1286;"	d
DAC_CR_TSEL1	stm32f051x8.h	1292;"	d
DAC_CR_TSEL1_0	stm32f051x8.h	1293;"	d
DAC_CR_TSEL1_1	stm32f051x8.h	1294;"	d
DAC_CR_TSEL1_2	stm32f051x8.h	1295;"	d
DAC_CR_TSEL1_Msk	stm32f051x8.h	1291;"	d
DAC_CR_TSEL1_Pos	stm32f051x8.h	1290;"	d
DAC_DHR12L1_DACC1DHR	stm32f051x8.h	1318;"	d
DAC_DHR12L1_DACC1DHR_Msk	stm32f051x8.h	1317;"	d
DAC_DHR12L1_DACC1DHR_Pos	stm32f051x8.h	1316;"	d
DAC_DHR12LD_DACC2DHR_BITOFFSET_POS	stm32f0xx_ll_dac.h	116;"	d
DAC_DHR12R1_DACC1DHR	stm32f051x8.h	1313;"	d
DAC_DHR12R1_DACC1DHR_Msk	stm32f051x8.h	1312;"	d
DAC_DHR12R1_DACC1DHR_Pos	stm32f051x8.h	1311;"	d
DAC_DHR12RD_DACC2DHR_BITOFFSET_POS	stm32f0xx_ll_dac.h	115;"	d
DAC_DHR8R1_DACC1DHR	stm32f051x8.h	1323;"	d
DAC_DHR8R1_DACC1DHR_Msk	stm32f051x8.h	1322;"	d
DAC_DHR8R1_DACC1DHR_Pos	stm32f051x8.h	1321;"	d
DAC_DHR8RD_DACC2DHR_BITOFFSET_POS	stm32f0xx_ll_dac.h	117;"	d
DAC_DIGITAL_SCALE_12BITS	stm32f0xx_ll_dac.h	121;"	d
DAC_DOR1_DACC1DOR	stm32f051x8.h	1328;"	d
DAC_DOR1_DACC1DOR_Msk	stm32f051x8.h	1327;"	d
DAC_DOR1_DACC1DOR_Pos	stm32f051x8.h	1326;"	d
DAC_REG_DHR12L1_REGOFFSET	stm32f0xx_ll_dac.h	86;"	d
DAC_REG_DHR12L2_REGOFFSET	stm32f0xx_ll_dac.h	90;"	d
DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS	stm32f0xx_ll_dac.h	109;"	d
DAC_REG_DHR12LX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	94;"	d
DAC_REG_DHR12R1_REGOFFSET	stm32f0xx_ll_dac.h	85;"	d
DAC_REG_DHR12R2_REGOFFSET	stm32f0xx_ll_dac.h	89;"	d
DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS	stm32f0xx_ll_dac.h	108;"	d
DAC_REG_DHR12RX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	93;"	d
DAC_REG_DHR8R1_REGOFFSET	stm32f0xx_ll_dac.h	87;"	d
DAC_REG_DHR8R2_REGOFFSET	stm32f0xx_ll_dac.h	91;"	d
DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS	stm32f0xx_ll_dac.h	110;"	d
DAC_REG_DHR8RX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	95;"	d
DAC_REG_DHRX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	96;"	d
DAC_REG_DOR1_REGOFFSET	stm32f0xx_ll_dac.h	98;"	d
DAC_REG_DOR2_REGOFFSET	stm32f0xx_ll_dac.h	100;"	d
DAC_REG_DORX_REGOFFSET_BITOFFSET_POS	stm32f0xx_ll_dac.h	111;"	d
DAC_REG_DORX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	101;"	d
DAC_REG_DORX_REGOFFSET_MASK	stm32f0xx_ll_dac.h	103;"	d
DAC_REG_REGOFFSET_MASK_POSBIT0	stm32f0xx_ll_dac.h	106;"	d
DAC_SR_DMAUDR1	stm32f051x8.h	1333;"	d
DAC_SR_DMAUDR1_Msk	stm32f051x8.h	1332;"	d
DAC_SR_DMAUDR1_Pos	stm32f051x8.h	1331;"	d
DAC_SR_DMAUDR2	stm32f051x8.h	1336;"	d
DAC_SR_DMAUDR2_Msk	stm32f051x8.h	1335;"	d
DAC_SR_DMAUDR2_Pos	stm32f051x8.h	1334;"	d
DAC_SWTRIGR_SWTRIG1	stm32f051x8.h	1308;"	d
DAC_SWTRIGR_SWTRIG1_Msk	stm32f051x8.h	1307;"	d
DAC_SWTRIGR_SWTRIG1_Pos	stm32f051x8.h	1306;"	d
DAC_SWTR_CH1	stm32f0xx_ll_dac.h	77;"	d
DAC_SWTR_CH2	stm32f0xx_ll_dac.h	79;"	d
DAC_SWTR_CHX_MASK	stm32f0xx_ll_dac.h	80;"	d
DAC_SWTR_CHX_MASK	stm32f0xx_ll_dac.h	82;"	d
DAC_TypeDef	stm32f051x8.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon13
DATA0	stm32f051x8.h	/^  __IO uint16_t DATA0;        \/*!< User data byte 0 (stored in FLASH_OBR[23:16]), Address offset: 0x04 *\/$/;"	m	struct:__anon19
DATA1	stm32f051x8.h	/^  __IO uint16_t DATA1;        \/*!< User data byte 1 (stored in FLASH_OBR[31:24]), Address offset: 0x06 *\/$/;"	m	struct:__anon19
DBGMCU	stm32f051x8.h	635;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	stm32f051x8.h	1401;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk	stm32f051x8.h	1400;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos	stm32f051x8.h	1399;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	stm32f051x8.h	1398;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk	stm32f051x8.h	1397;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos	stm32f051x8.h	1396;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	stm32f051x8.h	1392;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk	stm32f051x8.h	1391;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos	stm32f051x8.h	1390;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	stm32f051x8.h	1389;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk	stm32f051x8.h	1388;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos	stm32f051x8.h	1387;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	stm32f051x8.h	1380;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk	stm32f051x8.h	1379;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos	stm32f051x8.h	1378;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	stm32f051x8.h	1383;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk	stm32f051x8.h	1382;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos	stm32f051x8.h	1381;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	stm32f051x8.h	1386;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk	stm32f051x8.h	1385;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos	stm32f051x8.h	1384;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	stm32f051x8.h	1395;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk	stm32f051x8.h	1394;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos	stm32f051x8.h	1393;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP	stm32f051x8.h	1409;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk	stm32f051x8.h	1408;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos	stm32f051x8.h	1407;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP	stm32f051x8.h	1412;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk	stm32f051x8.h	1411;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos	stm32f051x8.h	1410;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP	stm32f051x8.h	1415;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk	stm32f051x8.h	1414;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos	stm32f051x8.h	1413;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP	stm32f051x8.h	1406;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk	stm32f051x8.h	1405;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos	stm32f051x8.h	1404;"	d
DBGMCU_BASE	stm32f051x8.h	572;"	d
DBGMCU_CR_DBG_STANDBY	stm32f051x8.h	1375;"	d
DBGMCU_CR_DBG_STANDBY_Msk	stm32f051x8.h	1374;"	d
DBGMCU_CR_DBG_STANDBY_Pos	stm32f051x8.h	1373;"	d
DBGMCU_CR_DBG_STOP	stm32f051x8.h	1372;"	d
DBGMCU_CR_DBG_STOP_Msk	stm32f051x8.h	1371;"	d
DBGMCU_CR_DBG_STOP_Pos	stm32f051x8.h	1370;"	d
DBGMCU_IDCODE_DEV_ID	stm32f051x8.h	1347;"	d
DBGMCU_IDCODE_DEV_ID_Msk	stm32f051x8.h	1346;"	d
DBGMCU_IDCODE_DEV_ID_Pos	stm32f051x8.h	1345;"	d
DBGMCU_IDCODE_REV_ID	stm32f051x8.h	1351;"	d
DBGMCU_IDCODE_REV_ID_0	stm32f051x8.h	1352;"	d
DBGMCU_IDCODE_REV_ID_1	stm32f051x8.h	1353;"	d
DBGMCU_IDCODE_REV_ID_10	stm32f051x8.h	1362;"	d
DBGMCU_IDCODE_REV_ID_11	stm32f051x8.h	1363;"	d
DBGMCU_IDCODE_REV_ID_12	stm32f051x8.h	1364;"	d
DBGMCU_IDCODE_REV_ID_13	stm32f051x8.h	1365;"	d
DBGMCU_IDCODE_REV_ID_14	stm32f051x8.h	1366;"	d
DBGMCU_IDCODE_REV_ID_15	stm32f051x8.h	1367;"	d
DBGMCU_IDCODE_REV_ID_2	stm32f051x8.h	1354;"	d
DBGMCU_IDCODE_REV_ID_3	stm32f051x8.h	1355;"	d
DBGMCU_IDCODE_REV_ID_4	stm32f051x8.h	1356;"	d
DBGMCU_IDCODE_REV_ID_5	stm32f051x8.h	1357;"	d
DBGMCU_IDCODE_REV_ID_6	stm32f051x8.h	1358;"	d
DBGMCU_IDCODE_REV_ID_7	stm32f051x8.h	1359;"	d
DBGMCU_IDCODE_REV_ID_8	stm32f051x8.h	1360;"	d
DBGMCU_IDCODE_REV_ID_9	stm32f051x8.h	1361;"	d
DBGMCU_IDCODE_REV_ID_Msk	stm32f051x8.h	1350;"	d
DBGMCU_IDCODE_REV_ID_Pos	stm32f051x8.h	1349;"	d
DBGMCU_REVID_POSITION	stm32f0xx_ll_system.h	80;"	d
DBGMCU_TypeDef	stm32f051x8.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon14
DCR	stm32f051x8.h	/^  __IO uint32_t DCR;          \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon28
DHR12L1	stm32f051x8.h	/^  __IO uint32_t DHR12L1;      \/*!< DAC channel1 12-bit left aligned data holding register,   Address offset: 0x0C *\/$/;"	m	struct:__anon13
DHR12R1	stm32f051x8.h	/^  __IO uint32_t DHR12R1;      \/*!< DAC channel1 12-bit right-aligned data holding register,  Address offset: 0x08 *\/$/;"	m	struct:__anon13
DHR8R1	stm32f051x8.h	/^  __IO uint32_t DHR8R1;       \/*!< DAC channel1 8-bit right aligned data holding register,   Address offset: 0x10 *\/$/;"	m	struct:__anon13
DIER	stm32f051x8.h	/^  __IO uint32_t DIER;         \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon28
DISABLE	stm32f0xx.h	/^  DISABLE = 0, $/;"	e	enum:__anon54
DMA1	stm32f051x8.h	636;"	d
DMA1_BASE	stm32f051x8.h	575;"	d
DMA1_Ch1_IRQHandler	stm32f051x8.h	6767;"	d
DMA1_Ch1_IRQn	stm32f051x8.h	6755;"	d
DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler	stm32f051x8.h	6768;"	d
DMA1_Ch2_3_DMA2_Ch1_2_IRQn	stm32f051x8.h	6756;"	d
DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler	stm32f051x8.h	6770;"	d
DMA1_Ch4_7_DMA2_Ch3_5_IRQn	stm32f051x8.h	6758;"	d
DMA1_Channel1	stm32f051x8.h	637;"	d
DMA1_Channel1_BASE	stm32f051x8.h	576;"	d
DMA1_Channel1_IRQn	stm32f051x8.h	/^  DMA1_Channel1_IRQn          = 9,      \/*!< DMA1 Channel 1 Interrupt                                        *\/$/;"	e	enum:__anon5
DMA1_Channel2	stm32f051x8.h	638;"	d
DMA1_Channel2_3_IRQn	stm32f051x8.h	/^  DMA1_Channel2_3_IRQn        = 10,     \/*!< DMA1 Channel 2 and Channel 3 Interrupt                          *\/$/;"	e	enum:__anon5
DMA1_Channel2_BASE	stm32f051x8.h	577;"	d
DMA1_Channel3	stm32f051x8.h	639;"	d
DMA1_Channel3_BASE	stm32f051x8.h	578;"	d
DMA1_Channel4	stm32f051x8.h	640;"	d
DMA1_Channel4_5_6_7_IRQHandler	stm32f051x8.h	6769;"	d
DMA1_Channel4_5_6_7_IRQn	stm32f051x8.h	6757;"	d
DMA1_Channel4_5_IRQn	stm32f051x8.h	/^  DMA1_Channel4_5_IRQn        = 11,     \/*!< DMA1 Channel 4 and Channel 5 Interrupt                          *\/$/;"	e	enum:__anon5
DMA1_Channel4_BASE	stm32f051x8.h	579;"	d
DMA1_Channel5	stm32f051x8.h	641;"	d
DMA1_Channel5_BASE	stm32f051x8.h	580;"	d
DMAR	stm32f051x8.h	/^  __IO uint32_t DMAR;            \/*!< TIM DMA address for full transfer register,  Address offset: 0x4C *\/$/;"	m	struct:__anon28
DMATransfer	stm32f0xx_ll_adc.h	/^  uint32_t DMATransfer;                 \/*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.$/;"	m	struct:__anon64
DMA_CCR_CIRC	stm32f051x8.h	1564;"	d
DMA_CCR_CIRC_Msk	stm32f051x8.h	1563;"	d
DMA_CCR_CIRC_Pos	stm32f051x8.h	1562;"	d
DMA_CCR_DIR	stm32f051x8.h	1561;"	d
DMA_CCR_DIR_Msk	stm32f051x8.h	1560;"	d
DMA_CCR_DIR_Pos	stm32f051x8.h	1559;"	d
DMA_CCR_EN	stm32f051x8.h	1549;"	d
DMA_CCR_EN_Msk	stm32f051x8.h	1548;"	d
DMA_CCR_EN_Pos	stm32f051x8.h	1547;"	d
DMA_CCR_HTIE	stm32f051x8.h	1555;"	d
DMA_CCR_HTIE_Msk	stm32f051x8.h	1554;"	d
DMA_CCR_HTIE_Pos	stm32f051x8.h	1553;"	d
DMA_CCR_MEM2MEM	stm32f051x8.h	1592;"	d
DMA_CCR_MEM2MEM_Msk	stm32f051x8.h	1591;"	d
DMA_CCR_MEM2MEM_Pos	stm32f051x8.h	1590;"	d
DMA_CCR_MINC	stm32f051x8.h	1570;"	d
DMA_CCR_MINC_Msk	stm32f051x8.h	1569;"	d
DMA_CCR_MINC_Pos	stm32f051x8.h	1568;"	d
DMA_CCR_MSIZE	stm32f051x8.h	1580;"	d
DMA_CCR_MSIZE_0	stm32f051x8.h	1581;"	d
DMA_CCR_MSIZE_1	stm32f051x8.h	1582;"	d
DMA_CCR_MSIZE_Msk	stm32f051x8.h	1579;"	d
DMA_CCR_MSIZE_Pos	stm32f051x8.h	1578;"	d
DMA_CCR_PINC	stm32f051x8.h	1567;"	d
DMA_CCR_PINC_Msk	stm32f051x8.h	1566;"	d
DMA_CCR_PINC_Pos	stm32f051x8.h	1565;"	d
DMA_CCR_PL	stm32f051x8.h	1586;"	d
DMA_CCR_PL_0	stm32f051x8.h	1587;"	d
DMA_CCR_PL_1	stm32f051x8.h	1588;"	d
DMA_CCR_PL_Msk	stm32f051x8.h	1585;"	d
DMA_CCR_PL_Pos	stm32f051x8.h	1584;"	d
DMA_CCR_PSIZE	stm32f051x8.h	1574;"	d
DMA_CCR_PSIZE_0	stm32f051x8.h	1575;"	d
DMA_CCR_PSIZE_1	stm32f051x8.h	1576;"	d
DMA_CCR_PSIZE_Msk	stm32f051x8.h	1573;"	d
DMA_CCR_PSIZE_Pos	stm32f051x8.h	1572;"	d
DMA_CCR_TCIE	stm32f051x8.h	1552;"	d
DMA_CCR_TCIE_Msk	stm32f051x8.h	1551;"	d
DMA_CCR_TCIE_Pos	stm32f051x8.h	1550;"	d
DMA_CCR_TEIE	stm32f051x8.h	1558;"	d
DMA_CCR_TEIE_Msk	stm32f051x8.h	1557;"	d
DMA_CCR_TEIE_Pos	stm32f051x8.h	1556;"	d
DMA_CMAR_MA	stm32f051x8.h	1607;"	d
DMA_CMAR_MA_Msk	stm32f051x8.h	1606;"	d
DMA_CMAR_MA_Pos	stm32f051x8.h	1605;"	d
DMA_CNDTR_NDT	stm32f051x8.h	1597;"	d
DMA_CNDTR_NDT_Msk	stm32f051x8.h	1596;"	d
DMA_CNDTR_NDT_Pos	stm32f051x8.h	1595;"	d
DMA_CPAR_PA	stm32f051x8.h	1602;"	d
DMA_CPAR_PA_Msk	stm32f051x8.h	1601;"	d
DMA_CPAR_PA_Pos	stm32f051x8.h	1600;"	d
DMA_CSELR_OFFSET	stm32f0xx_ll_dma.h	88;"	d
DMA_Channel_TypeDef	stm32f051x8.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon15
DMA_IFCR_CGIF1	stm32f051x8.h	1487;"	d
DMA_IFCR_CGIF1_Msk	stm32f051x8.h	1486;"	d
DMA_IFCR_CGIF1_Pos	stm32f051x8.h	1485;"	d
DMA_IFCR_CGIF2	stm32f051x8.h	1499;"	d
DMA_IFCR_CGIF2_Msk	stm32f051x8.h	1498;"	d
DMA_IFCR_CGIF2_Pos	stm32f051x8.h	1497;"	d
DMA_IFCR_CGIF3	stm32f051x8.h	1511;"	d
DMA_IFCR_CGIF3_Msk	stm32f051x8.h	1510;"	d
DMA_IFCR_CGIF3_Pos	stm32f051x8.h	1509;"	d
DMA_IFCR_CGIF4	stm32f051x8.h	1523;"	d
DMA_IFCR_CGIF4_Msk	stm32f051x8.h	1522;"	d
DMA_IFCR_CGIF4_Pos	stm32f051x8.h	1521;"	d
DMA_IFCR_CGIF5	stm32f051x8.h	1535;"	d
DMA_IFCR_CGIF5_Msk	stm32f051x8.h	1534;"	d
DMA_IFCR_CGIF5_Pos	stm32f051x8.h	1533;"	d
DMA_IFCR_CHTIF1	stm32f051x8.h	1493;"	d
DMA_IFCR_CHTIF1_Msk	stm32f051x8.h	1492;"	d
DMA_IFCR_CHTIF1_Pos	stm32f051x8.h	1491;"	d
DMA_IFCR_CHTIF2	stm32f051x8.h	1505;"	d
DMA_IFCR_CHTIF2_Msk	stm32f051x8.h	1504;"	d
DMA_IFCR_CHTIF2_Pos	stm32f051x8.h	1503;"	d
DMA_IFCR_CHTIF3	stm32f051x8.h	1517;"	d
DMA_IFCR_CHTIF3_Msk	stm32f051x8.h	1516;"	d
DMA_IFCR_CHTIF3_Pos	stm32f051x8.h	1515;"	d
DMA_IFCR_CHTIF4	stm32f051x8.h	1529;"	d
DMA_IFCR_CHTIF4_Msk	stm32f051x8.h	1528;"	d
DMA_IFCR_CHTIF4_Pos	stm32f051x8.h	1527;"	d
DMA_IFCR_CHTIF5	stm32f051x8.h	1541;"	d
DMA_IFCR_CHTIF5_Msk	stm32f051x8.h	1540;"	d
DMA_IFCR_CHTIF5_Pos	stm32f051x8.h	1539;"	d
DMA_IFCR_CTCIF1	stm32f051x8.h	1490;"	d
DMA_IFCR_CTCIF1_Msk	stm32f051x8.h	1489;"	d
DMA_IFCR_CTCIF1_Pos	stm32f051x8.h	1488;"	d
DMA_IFCR_CTCIF2	stm32f051x8.h	1502;"	d
DMA_IFCR_CTCIF2_Msk	stm32f051x8.h	1501;"	d
DMA_IFCR_CTCIF2_Pos	stm32f051x8.h	1500;"	d
DMA_IFCR_CTCIF3	stm32f051x8.h	1514;"	d
DMA_IFCR_CTCIF3_Msk	stm32f051x8.h	1513;"	d
DMA_IFCR_CTCIF3_Pos	stm32f051x8.h	1512;"	d
DMA_IFCR_CTCIF4	stm32f051x8.h	1526;"	d
DMA_IFCR_CTCIF4_Msk	stm32f051x8.h	1525;"	d
DMA_IFCR_CTCIF4_Pos	stm32f051x8.h	1524;"	d
DMA_IFCR_CTCIF5	stm32f051x8.h	1538;"	d
DMA_IFCR_CTCIF5_Msk	stm32f051x8.h	1537;"	d
DMA_IFCR_CTCIF5_Pos	stm32f051x8.h	1536;"	d
DMA_IFCR_CTEIF1	stm32f051x8.h	1496;"	d
DMA_IFCR_CTEIF1_Msk	stm32f051x8.h	1495;"	d
DMA_IFCR_CTEIF1_Pos	stm32f051x8.h	1494;"	d
DMA_IFCR_CTEIF2	stm32f051x8.h	1508;"	d
DMA_IFCR_CTEIF2_Msk	stm32f051x8.h	1507;"	d
DMA_IFCR_CTEIF2_Pos	stm32f051x8.h	1506;"	d
DMA_IFCR_CTEIF3	stm32f051x8.h	1520;"	d
DMA_IFCR_CTEIF3_Msk	stm32f051x8.h	1519;"	d
DMA_IFCR_CTEIF3_Pos	stm32f051x8.h	1518;"	d
DMA_IFCR_CTEIF4	stm32f051x8.h	1532;"	d
DMA_IFCR_CTEIF4_Msk	stm32f051x8.h	1531;"	d
DMA_IFCR_CTEIF4_Pos	stm32f051x8.h	1530;"	d
DMA_IFCR_CTEIF5	stm32f051x8.h	1544;"	d
DMA_IFCR_CTEIF5_Msk	stm32f051x8.h	1543;"	d
DMA_IFCR_CTEIF5_Pos	stm32f051x8.h	1542;"	d
DMA_ISR_GIF1	stm32f051x8.h	1425;"	d
DMA_ISR_GIF1_Msk	stm32f051x8.h	1424;"	d
DMA_ISR_GIF1_Pos	stm32f051x8.h	1423;"	d
DMA_ISR_GIF2	stm32f051x8.h	1437;"	d
DMA_ISR_GIF2_Msk	stm32f051x8.h	1436;"	d
DMA_ISR_GIF2_Pos	stm32f051x8.h	1435;"	d
DMA_ISR_GIF3	stm32f051x8.h	1449;"	d
DMA_ISR_GIF3_Msk	stm32f051x8.h	1448;"	d
DMA_ISR_GIF3_Pos	stm32f051x8.h	1447;"	d
DMA_ISR_GIF4	stm32f051x8.h	1461;"	d
DMA_ISR_GIF4_Msk	stm32f051x8.h	1460;"	d
DMA_ISR_GIF4_Pos	stm32f051x8.h	1459;"	d
DMA_ISR_GIF5	stm32f051x8.h	1473;"	d
DMA_ISR_GIF5_Msk	stm32f051x8.h	1472;"	d
DMA_ISR_GIF5_Pos	stm32f051x8.h	1471;"	d
DMA_ISR_HTIF1	stm32f051x8.h	1431;"	d
DMA_ISR_HTIF1_Msk	stm32f051x8.h	1430;"	d
DMA_ISR_HTIF1_Pos	stm32f051x8.h	1429;"	d
DMA_ISR_HTIF2	stm32f051x8.h	1443;"	d
DMA_ISR_HTIF2_Msk	stm32f051x8.h	1442;"	d
DMA_ISR_HTIF2_Pos	stm32f051x8.h	1441;"	d
DMA_ISR_HTIF3	stm32f051x8.h	1455;"	d
DMA_ISR_HTIF3_Msk	stm32f051x8.h	1454;"	d
DMA_ISR_HTIF3_Pos	stm32f051x8.h	1453;"	d
DMA_ISR_HTIF4	stm32f051x8.h	1467;"	d
DMA_ISR_HTIF4_Msk	stm32f051x8.h	1466;"	d
DMA_ISR_HTIF4_Pos	stm32f051x8.h	1465;"	d
DMA_ISR_HTIF5	stm32f051x8.h	1479;"	d
DMA_ISR_HTIF5_Msk	stm32f051x8.h	1478;"	d
DMA_ISR_HTIF5_Pos	stm32f051x8.h	1477;"	d
DMA_ISR_TCIF1	stm32f051x8.h	1428;"	d
DMA_ISR_TCIF1_Msk	stm32f051x8.h	1427;"	d
DMA_ISR_TCIF1_Pos	stm32f051x8.h	1426;"	d
DMA_ISR_TCIF2	stm32f051x8.h	1440;"	d
DMA_ISR_TCIF2_Msk	stm32f051x8.h	1439;"	d
DMA_ISR_TCIF2_Pos	stm32f051x8.h	1438;"	d
DMA_ISR_TCIF3	stm32f051x8.h	1452;"	d
DMA_ISR_TCIF3_Msk	stm32f051x8.h	1451;"	d
DMA_ISR_TCIF3_Pos	stm32f051x8.h	1450;"	d
DMA_ISR_TCIF4	stm32f051x8.h	1464;"	d
DMA_ISR_TCIF4_Msk	stm32f051x8.h	1463;"	d
DMA_ISR_TCIF4_Pos	stm32f051x8.h	1462;"	d
DMA_ISR_TCIF5	stm32f051x8.h	1476;"	d
DMA_ISR_TCIF5_Msk	stm32f051x8.h	1475;"	d
DMA_ISR_TCIF5_Pos	stm32f051x8.h	1474;"	d
DMA_ISR_TEIF1	stm32f051x8.h	1434;"	d
DMA_ISR_TEIF1_Msk	stm32f051x8.h	1433;"	d
DMA_ISR_TEIF1_Pos	stm32f051x8.h	1432;"	d
DMA_ISR_TEIF2	stm32f051x8.h	1446;"	d
DMA_ISR_TEIF2_Msk	stm32f051x8.h	1445;"	d
DMA_ISR_TEIF2_Pos	stm32f051x8.h	1444;"	d
DMA_ISR_TEIF3	stm32f051x8.h	1458;"	d
DMA_ISR_TEIF3_Msk	stm32f051x8.h	1457;"	d
DMA_ISR_TEIF3_Pos	stm32f051x8.h	1456;"	d
DMA_ISR_TEIF4	stm32f051x8.h	1470;"	d
DMA_ISR_TEIF4_Msk	stm32f051x8.h	1469;"	d
DMA_ISR_TEIF4_Pos	stm32f051x8.h	1468;"	d
DMA_ISR_TEIF5	stm32f051x8.h	1482;"	d
DMA_ISR_TEIF5_Msk	stm32f051x8.h	1481;"	d
DMA_ISR_TEIF5_Pos	stm32f051x8.h	1480;"	d
DMA_POSITION_CSELR_CXS	stm32f0xx_ll_dma.h	91;"	d
DMA_TypeDef	stm32f051x8.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon16
DOR1	stm32f051x8.h	/^  __IO uint32_t DOR1;         \/*!< DAC channel1 data output register,                        Address offset: 0x2C *\/$/;"	m	struct:__anon13
DR	stm32f051x8.h	/^  __IO uint32_t DR;           \/*!< ADC group regular data register,               Address offset: 0x40 *\/$/;"	m	struct:__anon6
DR	stm32f051x8.h	/^  __IO uint32_t DR;          \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	m	struct:__anon12
DR	stm32f051x8.h	/^  __IO uint32_t DR;         \/*!< RTC date register,                                         Address offset: 0x04 *\/$/;"	m	struct:__anon26
DR	stm32f051x8.h	/^  __IO uint32_t DR;         \/*!< SPI data register,                                  Address offset: 0x0C *\/$/;"	m	struct:__anon27
DT_DELAY_1	stm32f0xx_ll_tim.h	134;"	d
DT_DELAY_2	stm32f0xx_ll_tim.h	135;"	d
DT_DELAY_3	stm32f0xx_ll_tim.h	136;"	d
DT_DELAY_4	stm32f0xx_ll_tim.h	137;"	d
DT_RANGE_1	stm32f0xx_ll_tim.h	140;"	d
DT_RANGE_2	stm32f0xx_ll_tim.h	141;"	d
DT_RANGE_3	stm32f0xx_ll_tim.h	142;"	d
DT_RANGE_4	stm32f0xx_ll_tim.h	143;"	d
DataAlignment	stm32f0xx_ll_adc.h	/^  uint32_t DataAlignment;               \/*!< Set ADC conversion data alignment.$/;"	m	struct:__anon63
DataFormat	stm32f0xx_ll_spi.h	/^  uint32_t DataFormat;              \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon34
DataWidth	stm32f0xx_ll_spi.h	/^  uint32_t DataWidth;               \/*!< Specifies the SPI data width.$/;"	m	struct:__anon33
DataWidth	stm32f0xx_ll_usart.h	/^  uint32_t DataWidth;                 \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon61
Day	stm32f0xx_ll_rtc.h	/^  uint8_t Day;      \/*!< Specifies the RTC Date Day.$/;"	m	struct:__anon59
DigitalFilter	stm32f0xx_ll_i2c.h	/^  uint32_t DigitalFilter;       \/*!< Configures the digital noise filter.$/;"	m	struct:__anon56
Direction	stm32f0xx_ll_dma.h	/^  uint32_t Direction;              \/*!< Specifies if the data will be transferred from memory to peripheral,$/;"	m	struct:__anon4
EGR	stm32f051x8.h	/^  __IO uint32_t EGR;          \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon28
EMR	stm32f051x8.h	/^  __IO uint32_t EMR;          \/*!<EXTI Event mask register,                     Address offset: 0x04 *\/$/;"	m	struct:__anon17
ENABLE	stm32f0xx.h	/^  ENABLE = !DISABLE$/;"	e	enum:__anon54
ERROR	stm32f0xx.h	/^  ERROR = 0, $/;"	e	enum:__anon55
EXTI	stm32f051x8.h	624;"	d
EXTI0_1_IRQn	stm32f051x8.h	/^  EXTI0_1_IRQn                = 5,      \/*!< EXTI Line 0 and 1 Interrupt                                     *\/$/;"	e	enum:__anon5
EXTI2_3_IRQn	stm32f051x8.h	/^  EXTI2_3_IRQn                = 6,      \/*!< EXTI Line 2 and 3 Interrupt                                     *\/$/;"	e	enum:__anon5
EXTI4_15_IRQn	stm32f051x8.h	/^  EXTI4_15_IRQn               = 7,      \/*!< EXTI Line 4 to 15 Interrupt                                     *\/$/;"	e	enum:__anon5
EXTICR	stm32f051x8.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG external interrupt configuration register,     Address offset: 0x14-0x08 *\/$/;"	m	struct:__anon21
EXTI_BASE	stm32f051x8.h	563;"	d
EXTI_EMR_EM0	stm32f051x8.h	1801;"	d
EXTI_EMR_EM1	stm32f051x8.h	1802;"	d
EXTI_EMR_EM10	stm32f051x8.h	1811;"	d
EXTI_EMR_EM11	stm32f051x8.h	1812;"	d
EXTI_EMR_EM12	stm32f051x8.h	1813;"	d
EXTI_EMR_EM13	stm32f051x8.h	1814;"	d
EXTI_EMR_EM14	stm32f051x8.h	1815;"	d
EXTI_EMR_EM15	stm32f051x8.h	1816;"	d
EXTI_EMR_EM16	stm32f051x8.h	1817;"	d
EXTI_EMR_EM17	stm32f051x8.h	1818;"	d
EXTI_EMR_EM18	stm32f051x8.h	1819;"	d
EXTI_EMR_EM19	stm32f051x8.h	1820;"	d
EXTI_EMR_EM2	stm32f051x8.h	1803;"	d
EXTI_EMR_EM21	stm32f051x8.h	1821;"	d
EXTI_EMR_EM22	stm32f051x8.h	1822;"	d
EXTI_EMR_EM23	stm32f051x8.h	1823;"	d
EXTI_EMR_EM25	stm32f051x8.h	1824;"	d
EXTI_EMR_EM27	stm32f051x8.h	1825;"	d
EXTI_EMR_EM3	stm32f051x8.h	1804;"	d
EXTI_EMR_EM4	stm32f051x8.h	1805;"	d
EXTI_EMR_EM5	stm32f051x8.h	1806;"	d
EXTI_EMR_EM6	stm32f051x8.h	1807;"	d
EXTI_EMR_EM7	stm32f051x8.h	1808;"	d
EXTI_EMR_EM8	stm32f051x8.h	1809;"	d
EXTI_EMR_EM9	stm32f051x8.h	1810;"	d
EXTI_EMR_MR0	stm32f051x8.h	1726;"	d
EXTI_EMR_MR0_Msk	stm32f051x8.h	1725;"	d
EXTI_EMR_MR0_Pos	stm32f051x8.h	1724;"	d
EXTI_EMR_MR1	stm32f051x8.h	1729;"	d
EXTI_EMR_MR10	stm32f051x8.h	1756;"	d
EXTI_EMR_MR10_Msk	stm32f051x8.h	1755;"	d
EXTI_EMR_MR10_Pos	stm32f051x8.h	1754;"	d
EXTI_EMR_MR11	stm32f051x8.h	1759;"	d
EXTI_EMR_MR11_Msk	stm32f051x8.h	1758;"	d
EXTI_EMR_MR11_Pos	stm32f051x8.h	1757;"	d
EXTI_EMR_MR12	stm32f051x8.h	1762;"	d
EXTI_EMR_MR12_Msk	stm32f051x8.h	1761;"	d
EXTI_EMR_MR12_Pos	stm32f051x8.h	1760;"	d
EXTI_EMR_MR13	stm32f051x8.h	1765;"	d
EXTI_EMR_MR13_Msk	stm32f051x8.h	1764;"	d
EXTI_EMR_MR13_Pos	stm32f051x8.h	1763;"	d
EXTI_EMR_MR14	stm32f051x8.h	1768;"	d
EXTI_EMR_MR14_Msk	stm32f051x8.h	1767;"	d
EXTI_EMR_MR14_Pos	stm32f051x8.h	1766;"	d
EXTI_EMR_MR15	stm32f051x8.h	1771;"	d
EXTI_EMR_MR15_Msk	stm32f051x8.h	1770;"	d
EXTI_EMR_MR15_Pos	stm32f051x8.h	1769;"	d
EXTI_EMR_MR16	stm32f051x8.h	1774;"	d
EXTI_EMR_MR16_Msk	stm32f051x8.h	1773;"	d
EXTI_EMR_MR16_Pos	stm32f051x8.h	1772;"	d
EXTI_EMR_MR17	stm32f051x8.h	1777;"	d
EXTI_EMR_MR17_Msk	stm32f051x8.h	1776;"	d
EXTI_EMR_MR17_Pos	stm32f051x8.h	1775;"	d
EXTI_EMR_MR18	stm32f051x8.h	1780;"	d
EXTI_EMR_MR18_Msk	stm32f051x8.h	1779;"	d
EXTI_EMR_MR18_Pos	stm32f051x8.h	1778;"	d
EXTI_EMR_MR19	stm32f051x8.h	1783;"	d
EXTI_EMR_MR19_Msk	stm32f051x8.h	1782;"	d
EXTI_EMR_MR19_Pos	stm32f051x8.h	1781;"	d
EXTI_EMR_MR1_Msk	stm32f051x8.h	1728;"	d
EXTI_EMR_MR1_Pos	stm32f051x8.h	1727;"	d
EXTI_EMR_MR2	stm32f051x8.h	1732;"	d
EXTI_EMR_MR21	stm32f051x8.h	1786;"	d
EXTI_EMR_MR21_Msk	stm32f051x8.h	1785;"	d
EXTI_EMR_MR21_Pos	stm32f051x8.h	1784;"	d
EXTI_EMR_MR22	stm32f051x8.h	1789;"	d
EXTI_EMR_MR22_Msk	stm32f051x8.h	1788;"	d
EXTI_EMR_MR22_Pos	stm32f051x8.h	1787;"	d
EXTI_EMR_MR23	stm32f051x8.h	1792;"	d
EXTI_EMR_MR23_Msk	stm32f051x8.h	1791;"	d
EXTI_EMR_MR23_Pos	stm32f051x8.h	1790;"	d
EXTI_EMR_MR25	stm32f051x8.h	1795;"	d
EXTI_EMR_MR25_Msk	stm32f051x8.h	1794;"	d
EXTI_EMR_MR25_Pos	stm32f051x8.h	1793;"	d
EXTI_EMR_MR27	stm32f051x8.h	1798;"	d
EXTI_EMR_MR27_Msk	stm32f051x8.h	1797;"	d
EXTI_EMR_MR27_Pos	stm32f051x8.h	1796;"	d
EXTI_EMR_MR2_Msk	stm32f051x8.h	1731;"	d
EXTI_EMR_MR2_Pos	stm32f051x8.h	1730;"	d
EXTI_EMR_MR3	stm32f051x8.h	1735;"	d
EXTI_EMR_MR3_Msk	stm32f051x8.h	1734;"	d
EXTI_EMR_MR3_Pos	stm32f051x8.h	1733;"	d
EXTI_EMR_MR4	stm32f051x8.h	1738;"	d
EXTI_EMR_MR4_Msk	stm32f051x8.h	1737;"	d
EXTI_EMR_MR4_Pos	stm32f051x8.h	1736;"	d
EXTI_EMR_MR5	stm32f051x8.h	1741;"	d
EXTI_EMR_MR5_Msk	stm32f051x8.h	1740;"	d
EXTI_EMR_MR5_Pos	stm32f051x8.h	1739;"	d
EXTI_EMR_MR6	stm32f051x8.h	1744;"	d
EXTI_EMR_MR6_Msk	stm32f051x8.h	1743;"	d
EXTI_EMR_MR6_Pos	stm32f051x8.h	1742;"	d
EXTI_EMR_MR7	stm32f051x8.h	1747;"	d
EXTI_EMR_MR7_Msk	stm32f051x8.h	1746;"	d
EXTI_EMR_MR7_Pos	stm32f051x8.h	1745;"	d
EXTI_EMR_MR8	stm32f051x8.h	1750;"	d
EXTI_EMR_MR8_Msk	stm32f051x8.h	1749;"	d
EXTI_EMR_MR8_Pos	stm32f051x8.h	1748;"	d
EXTI_EMR_MR9	stm32f051x8.h	1753;"	d
EXTI_EMR_MR9_Msk	stm32f051x8.h	1752;"	d
EXTI_EMR_MR9_Pos	stm32f051x8.h	1751;"	d
EXTI_FTSR_FT0	stm32f051x8.h	1981;"	d
EXTI_FTSR_FT1	stm32f051x8.h	1982;"	d
EXTI_FTSR_FT10	stm32f051x8.h	1991;"	d
EXTI_FTSR_FT11	stm32f051x8.h	1992;"	d
EXTI_FTSR_FT12	stm32f051x8.h	1993;"	d
EXTI_FTSR_FT13	stm32f051x8.h	1994;"	d
EXTI_FTSR_FT14	stm32f051x8.h	1995;"	d
EXTI_FTSR_FT15	stm32f051x8.h	1996;"	d
EXTI_FTSR_FT16	stm32f051x8.h	1997;"	d
EXTI_FTSR_FT17	stm32f051x8.h	1998;"	d
EXTI_FTSR_FT19	stm32f051x8.h	1999;"	d
EXTI_FTSR_FT2	stm32f051x8.h	1983;"	d
EXTI_FTSR_FT21	stm32f051x8.h	2000;"	d
EXTI_FTSR_FT22	stm32f051x8.h	2001;"	d
EXTI_FTSR_FT3	stm32f051x8.h	1984;"	d
EXTI_FTSR_FT4	stm32f051x8.h	1985;"	d
EXTI_FTSR_FT5	stm32f051x8.h	1986;"	d
EXTI_FTSR_FT6	stm32f051x8.h	1987;"	d
EXTI_FTSR_FT7	stm32f051x8.h	1988;"	d
EXTI_FTSR_FT8	stm32f051x8.h	1989;"	d
EXTI_FTSR_FT9	stm32f051x8.h	1990;"	d
EXTI_FTSR_TR0	stm32f051x8.h	1918;"	d
EXTI_FTSR_TR0_Msk	stm32f051x8.h	1917;"	d
EXTI_FTSR_TR0_Pos	stm32f051x8.h	1916;"	d
EXTI_FTSR_TR1	stm32f051x8.h	1921;"	d
EXTI_FTSR_TR10	stm32f051x8.h	1948;"	d
EXTI_FTSR_TR10_Msk	stm32f051x8.h	1947;"	d
EXTI_FTSR_TR10_Pos	stm32f051x8.h	1946;"	d
EXTI_FTSR_TR11	stm32f051x8.h	1951;"	d
EXTI_FTSR_TR11_Msk	stm32f051x8.h	1950;"	d
EXTI_FTSR_TR11_Pos	stm32f051x8.h	1949;"	d
EXTI_FTSR_TR12	stm32f051x8.h	1954;"	d
EXTI_FTSR_TR12_Msk	stm32f051x8.h	1953;"	d
EXTI_FTSR_TR12_Pos	stm32f051x8.h	1952;"	d
EXTI_FTSR_TR13	stm32f051x8.h	1957;"	d
EXTI_FTSR_TR13_Msk	stm32f051x8.h	1956;"	d
EXTI_FTSR_TR13_Pos	stm32f051x8.h	1955;"	d
EXTI_FTSR_TR14	stm32f051x8.h	1960;"	d
EXTI_FTSR_TR14_Msk	stm32f051x8.h	1959;"	d
EXTI_FTSR_TR14_Pos	stm32f051x8.h	1958;"	d
EXTI_FTSR_TR15	stm32f051x8.h	1963;"	d
EXTI_FTSR_TR15_Msk	stm32f051x8.h	1962;"	d
EXTI_FTSR_TR15_Pos	stm32f051x8.h	1961;"	d
EXTI_FTSR_TR16	stm32f051x8.h	1966;"	d
EXTI_FTSR_TR16_Msk	stm32f051x8.h	1965;"	d
EXTI_FTSR_TR16_Pos	stm32f051x8.h	1964;"	d
EXTI_FTSR_TR17	stm32f051x8.h	1969;"	d
EXTI_FTSR_TR17_Msk	stm32f051x8.h	1968;"	d
EXTI_FTSR_TR17_Pos	stm32f051x8.h	1967;"	d
EXTI_FTSR_TR19	stm32f051x8.h	1972;"	d
EXTI_FTSR_TR19_Msk	stm32f051x8.h	1971;"	d
EXTI_FTSR_TR19_Pos	stm32f051x8.h	1970;"	d
EXTI_FTSR_TR1_Msk	stm32f051x8.h	1920;"	d
EXTI_FTSR_TR1_Pos	stm32f051x8.h	1919;"	d
EXTI_FTSR_TR2	stm32f051x8.h	1924;"	d
EXTI_FTSR_TR21	stm32f051x8.h	1975;"	d
EXTI_FTSR_TR21_Msk	stm32f051x8.h	1974;"	d
EXTI_FTSR_TR21_Pos	stm32f051x8.h	1973;"	d
EXTI_FTSR_TR22	stm32f051x8.h	1978;"	d
EXTI_FTSR_TR22_Msk	stm32f051x8.h	1977;"	d
EXTI_FTSR_TR22_Pos	stm32f051x8.h	1976;"	d
EXTI_FTSR_TR2_Msk	stm32f051x8.h	1923;"	d
EXTI_FTSR_TR2_Pos	stm32f051x8.h	1922;"	d
EXTI_FTSR_TR3	stm32f051x8.h	1927;"	d
EXTI_FTSR_TR3_Msk	stm32f051x8.h	1926;"	d
EXTI_FTSR_TR3_Pos	stm32f051x8.h	1925;"	d
EXTI_FTSR_TR4	stm32f051x8.h	1930;"	d
EXTI_FTSR_TR4_Msk	stm32f051x8.h	1929;"	d
EXTI_FTSR_TR4_Pos	stm32f051x8.h	1928;"	d
EXTI_FTSR_TR5	stm32f051x8.h	1933;"	d
EXTI_FTSR_TR5_Msk	stm32f051x8.h	1932;"	d
EXTI_FTSR_TR5_Pos	stm32f051x8.h	1931;"	d
EXTI_FTSR_TR6	stm32f051x8.h	1936;"	d
EXTI_FTSR_TR6_Msk	stm32f051x8.h	1935;"	d
EXTI_FTSR_TR6_Pos	stm32f051x8.h	1934;"	d
EXTI_FTSR_TR7	stm32f051x8.h	1939;"	d
EXTI_FTSR_TR7_Msk	stm32f051x8.h	1938;"	d
EXTI_FTSR_TR7_Pos	stm32f051x8.h	1937;"	d
EXTI_FTSR_TR8	stm32f051x8.h	1942;"	d
EXTI_FTSR_TR8_Msk	stm32f051x8.h	1941;"	d
EXTI_FTSR_TR8_Pos	stm32f051x8.h	1940;"	d
EXTI_FTSR_TR9	stm32f051x8.h	1945;"	d
EXTI_FTSR_TR9_Msk	stm32f051x8.h	1944;"	d
EXTI_FTSR_TR9_Pos	stm32f051x8.h	1943;"	d
EXTI_IMR_IM	stm32f051x8.h	1720;"	d
EXTI_IMR_IM0	stm32f051x8.h	1692;"	d
EXTI_IMR_IM1	stm32f051x8.h	1693;"	d
EXTI_IMR_IM10	stm32f051x8.h	1702;"	d
EXTI_IMR_IM11	stm32f051x8.h	1703;"	d
EXTI_IMR_IM12	stm32f051x8.h	1704;"	d
EXTI_IMR_IM13	stm32f051x8.h	1705;"	d
EXTI_IMR_IM14	stm32f051x8.h	1706;"	d
EXTI_IMR_IM15	stm32f051x8.h	1707;"	d
EXTI_IMR_IM16	stm32f051x8.h	1708;"	d
EXTI_IMR_IM17	stm32f051x8.h	1709;"	d
EXTI_IMR_IM18	stm32f051x8.h	1710;"	d
EXTI_IMR_IM19	stm32f051x8.h	1711;"	d
EXTI_IMR_IM2	stm32f051x8.h	1694;"	d
EXTI_IMR_IM21	stm32f051x8.h	1712;"	d
EXTI_IMR_IM22	stm32f051x8.h	1713;"	d
EXTI_IMR_IM23	stm32f051x8.h	1714;"	d
EXTI_IMR_IM25	stm32f051x8.h	1715;"	d
EXTI_IMR_IM27	stm32f051x8.h	1716;"	d
EXTI_IMR_IM3	stm32f051x8.h	1695;"	d
EXTI_IMR_IM4	stm32f051x8.h	1696;"	d
EXTI_IMR_IM5	stm32f051x8.h	1697;"	d
EXTI_IMR_IM6	stm32f051x8.h	1698;"	d
EXTI_IMR_IM7	stm32f051x8.h	1699;"	d
EXTI_IMR_IM8	stm32f051x8.h	1700;"	d
EXTI_IMR_IM9	stm32f051x8.h	1701;"	d
EXTI_IMR_IM_Msk	stm32f051x8.h	1719;"	d
EXTI_IMR_IM_Pos	stm32f051x8.h	1718;"	d
EXTI_IMR_MR0	stm32f051x8.h	1617;"	d
EXTI_IMR_MR0_Msk	stm32f051x8.h	1616;"	d
EXTI_IMR_MR0_Pos	stm32f051x8.h	1615;"	d
EXTI_IMR_MR1	stm32f051x8.h	1620;"	d
EXTI_IMR_MR10	stm32f051x8.h	1647;"	d
EXTI_IMR_MR10_Msk	stm32f051x8.h	1646;"	d
EXTI_IMR_MR10_Pos	stm32f051x8.h	1645;"	d
EXTI_IMR_MR11	stm32f051x8.h	1650;"	d
EXTI_IMR_MR11_Msk	stm32f051x8.h	1649;"	d
EXTI_IMR_MR11_Pos	stm32f051x8.h	1648;"	d
EXTI_IMR_MR12	stm32f051x8.h	1653;"	d
EXTI_IMR_MR12_Msk	stm32f051x8.h	1652;"	d
EXTI_IMR_MR12_Pos	stm32f051x8.h	1651;"	d
EXTI_IMR_MR13	stm32f051x8.h	1656;"	d
EXTI_IMR_MR13_Msk	stm32f051x8.h	1655;"	d
EXTI_IMR_MR13_Pos	stm32f051x8.h	1654;"	d
EXTI_IMR_MR14	stm32f051x8.h	1659;"	d
EXTI_IMR_MR14_Msk	stm32f051x8.h	1658;"	d
EXTI_IMR_MR14_Pos	stm32f051x8.h	1657;"	d
EXTI_IMR_MR15	stm32f051x8.h	1662;"	d
EXTI_IMR_MR15_Msk	stm32f051x8.h	1661;"	d
EXTI_IMR_MR15_Pos	stm32f051x8.h	1660;"	d
EXTI_IMR_MR16	stm32f051x8.h	1665;"	d
EXTI_IMR_MR16_Msk	stm32f051x8.h	1664;"	d
EXTI_IMR_MR16_Pos	stm32f051x8.h	1663;"	d
EXTI_IMR_MR17	stm32f051x8.h	1668;"	d
EXTI_IMR_MR17_Msk	stm32f051x8.h	1667;"	d
EXTI_IMR_MR17_Pos	stm32f051x8.h	1666;"	d
EXTI_IMR_MR18	stm32f051x8.h	1671;"	d
EXTI_IMR_MR18_Msk	stm32f051x8.h	1670;"	d
EXTI_IMR_MR18_Pos	stm32f051x8.h	1669;"	d
EXTI_IMR_MR19	stm32f051x8.h	1674;"	d
EXTI_IMR_MR19_Msk	stm32f051x8.h	1673;"	d
EXTI_IMR_MR19_Pos	stm32f051x8.h	1672;"	d
EXTI_IMR_MR1_Msk	stm32f051x8.h	1619;"	d
EXTI_IMR_MR1_Pos	stm32f051x8.h	1618;"	d
EXTI_IMR_MR2	stm32f051x8.h	1623;"	d
EXTI_IMR_MR21	stm32f051x8.h	1677;"	d
EXTI_IMR_MR21_Msk	stm32f051x8.h	1676;"	d
EXTI_IMR_MR21_Pos	stm32f051x8.h	1675;"	d
EXTI_IMR_MR22	stm32f051x8.h	1680;"	d
EXTI_IMR_MR22_Msk	stm32f051x8.h	1679;"	d
EXTI_IMR_MR22_Pos	stm32f051x8.h	1678;"	d
EXTI_IMR_MR23	stm32f051x8.h	1683;"	d
EXTI_IMR_MR23_Msk	stm32f051x8.h	1682;"	d
EXTI_IMR_MR23_Pos	stm32f051x8.h	1681;"	d
EXTI_IMR_MR25	stm32f051x8.h	1686;"	d
EXTI_IMR_MR25_Msk	stm32f051x8.h	1685;"	d
EXTI_IMR_MR25_Pos	stm32f051x8.h	1684;"	d
EXTI_IMR_MR27	stm32f051x8.h	1689;"	d
EXTI_IMR_MR27_Msk	stm32f051x8.h	1688;"	d
EXTI_IMR_MR27_Pos	stm32f051x8.h	1687;"	d
EXTI_IMR_MR2_Msk	stm32f051x8.h	1622;"	d
EXTI_IMR_MR2_Pos	stm32f051x8.h	1621;"	d
EXTI_IMR_MR3	stm32f051x8.h	1626;"	d
EXTI_IMR_MR3_Msk	stm32f051x8.h	1625;"	d
EXTI_IMR_MR3_Pos	stm32f051x8.h	1624;"	d
EXTI_IMR_MR4	stm32f051x8.h	1629;"	d
EXTI_IMR_MR4_Msk	stm32f051x8.h	1628;"	d
EXTI_IMR_MR4_Pos	stm32f051x8.h	1627;"	d
EXTI_IMR_MR5	stm32f051x8.h	1632;"	d
EXTI_IMR_MR5_Msk	stm32f051x8.h	1631;"	d
EXTI_IMR_MR5_Pos	stm32f051x8.h	1630;"	d
EXTI_IMR_MR6	stm32f051x8.h	1635;"	d
EXTI_IMR_MR6_Msk	stm32f051x8.h	1634;"	d
EXTI_IMR_MR6_Pos	stm32f051x8.h	1633;"	d
EXTI_IMR_MR7	stm32f051x8.h	1638;"	d
EXTI_IMR_MR7_Msk	stm32f051x8.h	1637;"	d
EXTI_IMR_MR7_Pos	stm32f051x8.h	1636;"	d
EXTI_IMR_MR8	stm32f051x8.h	1641;"	d
EXTI_IMR_MR8_Msk	stm32f051x8.h	1640;"	d
EXTI_IMR_MR8_Pos	stm32f051x8.h	1639;"	d
EXTI_IMR_MR9	stm32f051x8.h	1644;"	d
EXTI_IMR_MR9_Msk	stm32f051x8.h	1643;"	d
EXTI_IMR_MR9_Pos	stm32f051x8.h	1642;"	d
EXTI_PR_PIF0	stm32f051x8.h	2157;"	d
EXTI_PR_PIF1	stm32f051x8.h	2158;"	d
EXTI_PR_PIF10	stm32f051x8.h	2167;"	d
EXTI_PR_PIF11	stm32f051x8.h	2168;"	d
EXTI_PR_PIF12	stm32f051x8.h	2169;"	d
EXTI_PR_PIF13	stm32f051x8.h	2170;"	d
EXTI_PR_PIF14	stm32f051x8.h	2171;"	d
EXTI_PR_PIF15	stm32f051x8.h	2172;"	d
EXTI_PR_PIF16	stm32f051x8.h	2173;"	d
EXTI_PR_PIF17	stm32f051x8.h	2174;"	d
EXTI_PR_PIF19	stm32f051x8.h	2175;"	d
EXTI_PR_PIF2	stm32f051x8.h	2159;"	d
EXTI_PR_PIF21	stm32f051x8.h	2176;"	d
EXTI_PR_PIF22	stm32f051x8.h	2177;"	d
EXTI_PR_PIF3	stm32f051x8.h	2160;"	d
EXTI_PR_PIF4	stm32f051x8.h	2161;"	d
EXTI_PR_PIF5	stm32f051x8.h	2162;"	d
EXTI_PR_PIF6	stm32f051x8.h	2163;"	d
EXTI_PR_PIF7	stm32f051x8.h	2164;"	d
EXTI_PR_PIF8	stm32f051x8.h	2165;"	d
EXTI_PR_PIF9	stm32f051x8.h	2166;"	d
EXTI_PR_PR0	stm32f051x8.h	2094;"	d
EXTI_PR_PR0_Msk	stm32f051x8.h	2093;"	d
EXTI_PR_PR0_Pos	stm32f051x8.h	2092;"	d
EXTI_PR_PR1	stm32f051x8.h	2097;"	d
EXTI_PR_PR10	stm32f051x8.h	2124;"	d
EXTI_PR_PR10_Msk	stm32f051x8.h	2123;"	d
EXTI_PR_PR10_Pos	stm32f051x8.h	2122;"	d
EXTI_PR_PR11	stm32f051x8.h	2127;"	d
EXTI_PR_PR11_Msk	stm32f051x8.h	2126;"	d
EXTI_PR_PR11_Pos	stm32f051x8.h	2125;"	d
EXTI_PR_PR12	stm32f051x8.h	2130;"	d
EXTI_PR_PR12_Msk	stm32f051x8.h	2129;"	d
EXTI_PR_PR12_Pos	stm32f051x8.h	2128;"	d
EXTI_PR_PR13	stm32f051x8.h	2133;"	d
EXTI_PR_PR13_Msk	stm32f051x8.h	2132;"	d
EXTI_PR_PR13_Pos	stm32f051x8.h	2131;"	d
EXTI_PR_PR14	stm32f051x8.h	2136;"	d
EXTI_PR_PR14_Msk	stm32f051x8.h	2135;"	d
EXTI_PR_PR14_Pos	stm32f051x8.h	2134;"	d
EXTI_PR_PR15	stm32f051x8.h	2139;"	d
EXTI_PR_PR15_Msk	stm32f051x8.h	2138;"	d
EXTI_PR_PR15_Pos	stm32f051x8.h	2137;"	d
EXTI_PR_PR16	stm32f051x8.h	2142;"	d
EXTI_PR_PR16_Msk	stm32f051x8.h	2141;"	d
EXTI_PR_PR16_Pos	stm32f051x8.h	2140;"	d
EXTI_PR_PR17	stm32f051x8.h	2145;"	d
EXTI_PR_PR17_Msk	stm32f051x8.h	2144;"	d
EXTI_PR_PR17_Pos	stm32f051x8.h	2143;"	d
EXTI_PR_PR19	stm32f051x8.h	2148;"	d
EXTI_PR_PR19_Msk	stm32f051x8.h	2147;"	d
EXTI_PR_PR19_Pos	stm32f051x8.h	2146;"	d
EXTI_PR_PR1_Msk	stm32f051x8.h	2096;"	d
EXTI_PR_PR1_Pos	stm32f051x8.h	2095;"	d
EXTI_PR_PR2	stm32f051x8.h	2100;"	d
EXTI_PR_PR21	stm32f051x8.h	2151;"	d
EXTI_PR_PR21_Msk	stm32f051x8.h	2150;"	d
EXTI_PR_PR21_Pos	stm32f051x8.h	2149;"	d
EXTI_PR_PR22	stm32f051x8.h	2154;"	d
EXTI_PR_PR22_Msk	stm32f051x8.h	2153;"	d
EXTI_PR_PR22_Pos	stm32f051x8.h	2152;"	d
EXTI_PR_PR2_Msk	stm32f051x8.h	2099;"	d
EXTI_PR_PR2_Pos	stm32f051x8.h	2098;"	d
EXTI_PR_PR3	stm32f051x8.h	2103;"	d
EXTI_PR_PR3_Msk	stm32f051x8.h	2102;"	d
EXTI_PR_PR3_Pos	stm32f051x8.h	2101;"	d
EXTI_PR_PR4	stm32f051x8.h	2106;"	d
EXTI_PR_PR4_Msk	stm32f051x8.h	2105;"	d
EXTI_PR_PR4_Pos	stm32f051x8.h	2104;"	d
EXTI_PR_PR5	stm32f051x8.h	2109;"	d
EXTI_PR_PR5_Msk	stm32f051x8.h	2108;"	d
EXTI_PR_PR5_Pos	stm32f051x8.h	2107;"	d
EXTI_PR_PR6	stm32f051x8.h	2112;"	d
EXTI_PR_PR6_Msk	stm32f051x8.h	2111;"	d
EXTI_PR_PR6_Pos	stm32f051x8.h	2110;"	d
EXTI_PR_PR7	stm32f051x8.h	2115;"	d
EXTI_PR_PR7_Msk	stm32f051x8.h	2114;"	d
EXTI_PR_PR7_Pos	stm32f051x8.h	2113;"	d
EXTI_PR_PR8	stm32f051x8.h	2118;"	d
EXTI_PR_PR8_Msk	stm32f051x8.h	2117;"	d
EXTI_PR_PR8_Pos	stm32f051x8.h	2116;"	d
EXTI_PR_PR9	stm32f051x8.h	2121;"	d
EXTI_PR_PR9_Msk	stm32f051x8.h	2120;"	d
EXTI_PR_PR9_Pos	stm32f051x8.h	2119;"	d
EXTI_RTSR_RT0	stm32f051x8.h	1893;"	d
EXTI_RTSR_RT1	stm32f051x8.h	1894;"	d
EXTI_RTSR_RT10	stm32f051x8.h	1903;"	d
EXTI_RTSR_RT11	stm32f051x8.h	1904;"	d
EXTI_RTSR_RT12	stm32f051x8.h	1905;"	d
EXTI_RTSR_RT13	stm32f051x8.h	1906;"	d
EXTI_RTSR_RT14	stm32f051x8.h	1907;"	d
EXTI_RTSR_RT15	stm32f051x8.h	1908;"	d
EXTI_RTSR_RT16	stm32f051x8.h	1909;"	d
EXTI_RTSR_RT17	stm32f051x8.h	1910;"	d
EXTI_RTSR_RT19	stm32f051x8.h	1911;"	d
EXTI_RTSR_RT2	stm32f051x8.h	1895;"	d
EXTI_RTSR_RT21	stm32f051x8.h	1912;"	d
EXTI_RTSR_RT22	stm32f051x8.h	1913;"	d
EXTI_RTSR_RT3	stm32f051x8.h	1896;"	d
EXTI_RTSR_RT4	stm32f051x8.h	1897;"	d
EXTI_RTSR_RT5	stm32f051x8.h	1898;"	d
EXTI_RTSR_RT6	stm32f051x8.h	1899;"	d
EXTI_RTSR_RT7	stm32f051x8.h	1900;"	d
EXTI_RTSR_RT8	stm32f051x8.h	1901;"	d
EXTI_RTSR_RT9	stm32f051x8.h	1902;"	d
EXTI_RTSR_TR0	stm32f051x8.h	1830;"	d
EXTI_RTSR_TR0_Msk	stm32f051x8.h	1829;"	d
EXTI_RTSR_TR0_Pos	stm32f051x8.h	1828;"	d
EXTI_RTSR_TR1	stm32f051x8.h	1833;"	d
EXTI_RTSR_TR10	stm32f051x8.h	1860;"	d
EXTI_RTSR_TR10_Msk	stm32f051x8.h	1859;"	d
EXTI_RTSR_TR10_Pos	stm32f051x8.h	1858;"	d
EXTI_RTSR_TR11	stm32f051x8.h	1863;"	d
EXTI_RTSR_TR11_Msk	stm32f051x8.h	1862;"	d
EXTI_RTSR_TR11_Pos	stm32f051x8.h	1861;"	d
EXTI_RTSR_TR12	stm32f051x8.h	1866;"	d
EXTI_RTSR_TR12_Msk	stm32f051x8.h	1865;"	d
EXTI_RTSR_TR12_Pos	stm32f051x8.h	1864;"	d
EXTI_RTSR_TR13	stm32f051x8.h	1869;"	d
EXTI_RTSR_TR13_Msk	stm32f051x8.h	1868;"	d
EXTI_RTSR_TR13_Pos	stm32f051x8.h	1867;"	d
EXTI_RTSR_TR14	stm32f051x8.h	1872;"	d
EXTI_RTSR_TR14_Msk	stm32f051x8.h	1871;"	d
EXTI_RTSR_TR14_Pos	stm32f051x8.h	1870;"	d
EXTI_RTSR_TR15	stm32f051x8.h	1875;"	d
EXTI_RTSR_TR15_Msk	stm32f051x8.h	1874;"	d
EXTI_RTSR_TR15_Pos	stm32f051x8.h	1873;"	d
EXTI_RTSR_TR16	stm32f051x8.h	1878;"	d
EXTI_RTSR_TR16_Msk	stm32f051x8.h	1877;"	d
EXTI_RTSR_TR16_Pos	stm32f051x8.h	1876;"	d
EXTI_RTSR_TR17	stm32f051x8.h	1881;"	d
EXTI_RTSR_TR17_Msk	stm32f051x8.h	1880;"	d
EXTI_RTSR_TR17_Pos	stm32f051x8.h	1879;"	d
EXTI_RTSR_TR19	stm32f051x8.h	1884;"	d
EXTI_RTSR_TR19_Msk	stm32f051x8.h	1883;"	d
EXTI_RTSR_TR19_Pos	stm32f051x8.h	1882;"	d
EXTI_RTSR_TR1_Msk	stm32f051x8.h	1832;"	d
EXTI_RTSR_TR1_Pos	stm32f051x8.h	1831;"	d
EXTI_RTSR_TR2	stm32f051x8.h	1836;"	d
EXTI_RTSR_TR21	stm32f051x8.h	1887;"	d
EXTI_RTSR_TR21_Msk	stm32f051x8.h	1886;"	d
EXTI_RTSR_TR21_Pos	stm32f051x8.h	1885;"	d
EXTI_RTSR_TR22	stm32f051x8.h	1890;"	d
EXTI_RTSR_TR22_Msk	stm32f051x8.h	1889;"	d
EXTI_RTSR_TR22_Pos	stm32f051x8.h	1888;"	d
EXTI_RTSR_TR2_Msk	stm32f051x8.h	1835;"	d
EXTI_RTSR_TR2_Pos	stm32f051x8.h	1834;"	d
EXTI_RTSR_TR3	stm32f051x8.h	1839;"	d
EXTI_RTSR_TR3_Msk	stm32f051x8.h	1838;"	d
EXTI_RTSR_TR3_Pos	stm32f051x8.h	1837;"	d
EXTI_RTSR_TR4	stm32f051x8.h	1842;"	d
EXTI_RTSR_TR4_Msk	stm32f051x8.h	1841;"	d
EXTI_RTSR_TR4_Pos	stm32f051x8.h	1840;"	d
EXTI_RTSR_TR5	stm32f051x8.h	1845;"	d
EXTI_RTSR_TR5_Msk	stm32f051x8.h	1844;"	d
EXTI_RTSR_TR5_Pos	stm32f051x8.h	1843;"	d
EXTI_RTSR_TR6	stm32f051x8.h	1848;"	d
EXTI_RTSR_TR6_Msk	stm32f051x8.h	1847;"	d
EXTI_RTSR_TR6_Pos	stm32f051x8.h	1846;"	d
EXTI_RTSR_TR7	stm32f051x8.h	1851;"	d
EXTI_RTSR_TR7_Msk	stm32f051x8.h	1850;"	d
EXTI_RTSR_TR7_Pos	stm32f051x8.h	1849;"	d
EXTI_RTSR_TR8	stm32f051x8.h	1854;"	d
EXTI_RTSR_TR8_Msk	stm32f051x8.h	1853;"	d
EXTI_RTSR_TR8_Pos	stm32f051x8.h	1852;"	d
EXTI_RTSR_TR9	stm32f051x8.h	1857;"	d
EXTI_RTSR_TR9_Msk	stm32f051x8.h	1856;"	d
EXTI_RTSR_TR9_Pos	stm32f051x8.h	1855;"	d
EXTI_SWIER_SWI0	stm32f051x8.h	2069;"	d
EXTI_SWIER_SWI1	stm32f051x8.h	2070;"	d
EXTI_SWIER_SWI10	stm32f051x8.h	2079;"	d
EXTI_SWIER_SWI11	stm32f051x8.h	2080;"	d
EXTI_SWIER_SWI12	stm32f051x8.h	2081;"	d
EXTI_SWIER_SWI13	stm32f051x8.h	2082;"	d
EXTI_SWIER_SWI14	stm32f051x8.h	2083;"	d
EXTI_SWIER_SWI15	stm32f051x8.h	2084;"	d
EXTI_SWIER_SWI16	stm32f051x8.h	2085;"	d
EXTI_SWIER_SWI17	stm32f051x8.h	2086;"	d
EXTI_SWIER_SWI19	stm32f051x8.h	2087;"	d
EXTI_SWIER_SWI2	stm32f051x8.h	2071;"	d
EXTI_SWIER_SWI21	stm32f051x8.h	2088;"	d
EXTI_SWIER_SWI22	stm32f051x8.h	2089;"	d
EXTI_SWIER_SWI3	stm32f051x8.h	2072;"	d
EXTI_SWIER_SWI4	stm32f051x8.h	2073;"	d
EXTI_SWIER_SWI5	stm32f051x8.h	2074;"	d
EXTI_SWIER_SWI6	stm32f051x8.h	2075;"	d
EXTI_SWIER_SWI7	stm32f051x8.h	2076;"	d
EXTI_SWIER_SWI8	stm32f051x8.h	2077;"	d
EXTI_SWIER_SWI9	stm32f051x8.h	2078;"	d
EXTI_SWIER_SWIER0	stm32f051x8.h	2006;"	d
EXTI_SWIER_SWIER0_Msk	stm32f051x8.h	2005;"	d
EXTI_SWIER_SWIER0_Pos	stm32f051x8.h	2004;"	d
EXTI_SWIER_SWIER1	stm32f051x8.h	2009;"	d
EXTI_SWIER_SWIER10	stm32f051x8.h	2036;"	d
EXTI_SWIER_SWIER10_Msk	stm32f051x8.h	2035;"	d
EXTI_SWIER_SWIER10_Pos	stm32f051x8.h	2034;"	d
EXTI_SWIER_SWIER11	stm32f051x8.h	2039;"	d
EXTI_SWIER_SWIER11_Msk	stm32f051x8.h	2038;"	d
EXTI_SWIER_SWIER11_Pos	stm32f051x8.h	2037;"	d
EXTI_SWIER_SWIER12	stm32f051x8.h	2042;"	d
EXTI_SWIER_SWIER12_Msk	stm32f051x8.h	2041;"	d
EXTI_SWIER_SWIER12_Pos	stm32f051x8.h	2040;"	d
EXTI_SWIER_SWIER13	stm32f051x8.h	2045;"	d
EXTI_SWIER_SWIER13_Msk	stm32f051x8.h	2044;"	d
EXTI_SWIER_SWIER13_Pos	stm32f051x8.h	2043;"	d
EXTI_SWIER_SWIER14	stm32f051x8.h	2048;"	d
EXTI_SWIER_SWIER14_Msk	stm32f051x8.h	2047;"	d
EXTI_SWIER_SWIER14_Pos	stm32f051x8.h	2046;"	d
EXTI_SWIER_SWIER15	stm32f051x8.h	2051;"	d
EXTI_SWIER_SWIER15_Msk	stm32f051x8.h	2050;"	d
EXTI_SWIER_SWIER15_Pos	stm32f051x8.h	2049;"	d
EXTI_SWIER_SWIER16	stm32f051x8.h	2054;"	d
EXTI_SWIER_SWIER16_Msk	stm32f051x8.h	2053;"	d
EXTI_SWIER_SWIER16_Pos	stm32f051x8.h	2052;"	d
EXTI_SWIER_SWIER17	stm32f051x8.h	2057;"	d
EXTI_SWIER_SWIER17_Msk	stm32f051x8.h	2056;"	d
EXTI_SWIER_SWIER17_Pos	stm32f051x8.h	2055;"	d
EXTI_SWIER_SWIER19	stm32f051x8.h	2060;"	d
EXTI_SWIER_SWIER19_Msk	stm32f051x8.h	2059;"	d
EXTI_SWIER_SWIER19_Pos	stm32f051x8.h	2058;"	d
EXTI_SWIER_SWIER1_Msk	stm32f051x8.h	2008;"	d
EXTI_SWIER_SWIER1_Pos	stm32f051x8.h	2007;"	d
EXTI_SWIER_SWIER2	stm32f051x8.h	2012;"	d
EXTI_SWIER_SWIER21	stm32f051x8.h	2063;"	d
EXTI_SWIER_SWIER21_Msk	stm32f051x8.h	2062;"	d
EXTI_SWIER_SWIER21_Pos	stm32f051x8.h	2061;"	d
EXTI_SWIER_SWIER22	stm32f051x8.h	2066;"	d
EXTI_SWIER_SWIER22_Msk	stm32f051x8.h	2065;"	d
EXTI_SWIER_SWIER22_Pos	stm32f051x8.h	2064;"	d
EXTI_SWIER_SWIER2_Msk	stm32f051x8.h	2011;"	d
EXTI_SWIER_SWIER2_Pos	stm32f051x8.h	2010;"	d
EXTI_SWIER_SWIER3	stm32f051x8.h	2015;"	d
EXTI_SWIER_SWIER3_Msk	stm32f051x8.h	2014;"	d
EXTI_SWIER_SWIER3_Pos	stm32f051x8.h	2013;"	d
EXTI_SWIER_SWIER4	stm32f051x8.h	2018;"	d
EXTI_SWIER_SWIER4_Msk	stm32f051x8.h	2017;"	d
EXTI_SWIER_SWIER4_Pos	stm32f051x8.h	2016;"	d
EXTI_SWIER_SWIER5	stm32f051x8.h	2021;"	d
EXTI_SWIER_SWIER5_Msk	stm32f051x8.h	2020;"	d
EXTI_SWIER_SWIER5_Pos	stm32f051x8.h	2019;"	d
EXTI_SWIER_SWIER6	stm32f051x8.h	2024;"	d
EXTI_SWIER_SWIER6_Msk	stm32f051x8.h	2023;"	d
EXTI_SWIER_SWIER6_Pos	stm32f051x8.h	2022;"	d
EXTI_SWIER_SWIER7	stm32f051x8.h	2027;"	d
EXTI_SWIER_SWIER7_Msk	stm32f051x8.h	2026;"	d
EXTI_SWIER_SWIER7_Pos	stm32f051x8.h	2025;"	d
EXTI_SWIER_SWIER8	stm32f051x8.h	2030;"	d
EXTI_SWIER_SWIER8_Msk	stm32f051x8.h	2029;"	d
EXTI_SWIER_SWIER8_Pos	stm32f051x8.h	2028;"	d
EXTI_SWIER_SWIER9	stm32f051x8.h	2033;"	d
EXTI_SWIER_SWIER9_Msk	stm32f051x8.h	2032;"	d
EXTI_SWIER_SWIER9_Pos	stm32f051x8.h	2031;"	d
EXTI_TypeDef	stm32f051x8.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon17
EncoderMode	stm32f0xx_ll_tim.h	/^  uint32_t EncoderMode;     \/*!< Specifies the encoder resolution (x2 or x4).$/;"	m	struct:__anon38
ErrorStatus	stm32f0xx.h	/^} ErrorStatus;$/;"	t	typeref:enum:__anon55
FLASH	stm32f051x8.h	642;"	d
FLASHSIZE_BASE	stm32f051x8.h	585;"	d
FLASHSIZE_BASE_ADDRESS	stm32f0xx_ll_utils.h	88;"	d
FLASH_ACR_LATENCY	stm32f051x8.h	2188;"	d
FLASH_ACR_LATENCY_Msk	stm32f051x8.h	2187;"	d
FLASH_ACR_LATENCY_Pos	stm32f051x8.h	2186;"	d
FLASH_ACR_PRFTBE	stm32f051x8.h	2192;"	d
FLASH_ACR_PRFTBE_Msk	stm32f051x8.h	2191;"	d
FLASH_ACR_PRFTBE_Pos	stm32f051x8.h	2190;"	d
FLASH_ACR_PRFTBS	stm32f051x8.h	2195;"	d
FLASH_ACR_PRFTBS_Msk	stm32f051x8.h	2194;"	d
FLASH_ACR_PRFTBS_Pos	stm32f051x8.h	2193;"	d
FLASH_AR_FAR	stm32f051x8.h	2277;"	d
FLASH_AR_FAR_Msk	stm32f051x8.h	2276;"	d
FLASH_AR_FAR_Pos	stm32f051x8.h	2275;"	d
FLASH_BANK1_END	stm32f051x8.h	535;"	d
FLASH_BASE	stm32f051x8.h	534;"	d
FLASH_CR_EOPIE	stm32f051x8.h	2269;"	d
FLASH_CR_EOPIE_Msk	stm32f051x8.h	2268;"	d
FLASH_CR_EOPIE_Pos	stm32f051x8.h	2267;"	d
FLASH_CR_ERRIE	stm32f051x8.h	2266;"	d
FLASH_CR_ERRIE_Msk	stm32f051x8.h	2265;"	d
FLASH_CR_ERRIE_Pos	stm32f051x8.h	2264;"	d
FLASH_CR_LOCK	stm32f051x8.h	2260;"	d
FLASH_CR_LOCK_Msk	stm32f051x8.h	2259;"	d
FLASH_CR_LOCK_Pos	stm32f051x8.h	2258;"	d
FLASH_CR_MER	stm32f051x8.h	2248;"	d
FLASH_CR_MER_Msk	stm32f051x8.h	2247;"	d
FLASH_CR_MER_Pos	stm32f051x8.h	2246;"	d
FLASH_CR_OBL_LAUNCH	stm32f051x8.h	2272;"	d
FLASH_CR_OBL_LAUNCH_Msk	stm32f051x8.h	2271;"	d
FLASH_CR_OBL_LAUNCH_Pos	stm32f051x8.h	2270;"	d
FLASH_CR_OPTER	stm32f051x8.h	2254;"	d
FLASH_CR_OPTER_Msk	stm32f051x8.h	2253;"	d
FLASH_CR_OPTER_Pos	stm32f051x8.h	2252;"	d
FLASH_CR_OPTPG	stm32f051x8.h	2251;"	d
FLASH_CR_OPTPG_Msk	stm32f051x8.h	2250;"	d
FLASH_CR_OPTPG_Pos	stm32f051x8.h	2249;"	d
FLASH_CR_OPTWRE	stm32f051x8.h	2263;"	d
FLASH_CR_OPTWRE_Msk	stm32f051x8.h	2262;"	d
FLASH_CR_OPTWRE_Pos	stm32f051x8.h	2261;"	d
FLASH_CR_PER	stm32f051x8.h	2245;"	d
FLASH_CR_PER_Msk	stm32f051x8.h	2244;"	d
FLASH_CR_PER_Pos	stm32f051x8.h	2243;"	d
FLASH_CR_PG	stm32f051x8.h	2242;"	d
FLASH_CR_PG_Msk	stm32f051x8.h	2241;"	d
FLASH_CR_PG_Pos	stm32f051x8.h	2240;"	d
FLASH_CR_STRT	stm32f051x8.h	2257;"	d
FLASH_CR_STRT_Msk	stm32f051x8.h	2256;"	d
FLASH_CR_STRT_Pos	stm32f051x8.h	2255;"	d
FLASH_IRQn	stm32f051x8.h	/^  FLASH_IRQn                  = 3,      \/*!< FLASH global Interrupt                                          *\/$/;"	e	enum:__anon5
FLASH_KEY1	stm32f051x8.h	2210;"	d
FLASH_KEY1_Msk	stm32f051x8.h	2209;"	d
FLASH_KEY1_Pos	stm32f051x8.h	2208;"	d
FLASH_KEY2	stm32f051x8.h	2213;"	d
FLASH_KEY2_Msk	stm32f051x8.h	2212;"	d
FLASH_KEY2_Pos	stm32f051x8.h	2211;"	d
FLASH_KEYR_FKEYR	stm32f051x8.h	2200;"	d
FLASH_KEYR_FKEYR_Msk	stm32f051x8.h	2199;"	d
FLASH_KEYR_FKEYR_Pos	stm32f051x8.h	2198;"	d
FLASH_OBR_BOOT1	stm32f051x8.h	2319;"	d
FLASH_OBR_DATA0	stm32f051x8.h	2313;"	d
FLASH_OBR_DATA0_Msk	stm32f051x8.h	2312;"	d
FLASH_OBR_DATA0_Pos	stm32f051x8.h	2311;"	d
FLASH_OBR_DATA1	stm32f051x8.h	2316;"	d
FLASH_OBR_DATA1_Msk	stm32f051x8.h	2315;"	d
FLASH_OBR_DATA1_Pos	stm32f051x8.h	2314;"	d
FLASH_OBR_IWDG_SW	stm32f051x8.h	2295;"	d
FLASH_OBR_IWDG_SW_Msk	stm32f051x8.h	2294;"	d
FLASH_OBR_IWDG_SW_Pos	stm32f051x8.h	2293;"	d
FLASH_OBR_OPTERR	stm32f051x8.h	2282;"	d
FLASH_OBR_OPTERR_Msk	stm32f051x8.h	2281;"	d
FLASH_OBR_OPTERR_Pos	stm32f051x8.h	2280;"	d
FLASH_OBR_RAM_PARITY_CHECK	stm32f051x8.h	2310;"	d
FLASH_OBR_RAM_PARITY_CHECK_Msk	stm32f051x8.h	2309;"	d
FLASH_OBR_RAM_PARITY_CHECK_Pos	stm32f051x8.h	2308;"	d
FLASH_OBR_RDPRT1	stm32f051x8.h	2285;"	d
FLASH_OBR_RDPRT1_Msk	stm32f051x8.h	2284;"	d
FLASH_OBR_RDPRT1_Pos	stm32f051x8.h	2283;"	d
FLASH_OBR_RDPRT2	stm32f051x8.h	2288;"	d
FLASH_OBR_RDPRT2_Msk	stm32f051x8.h	2287;"	d
FLASH_OBR_RDPRT2_Pos	stm32f051x8.h	2286;"	d
FLASH_OBR_USER	stm32f051x8.h	2292;"	d
FLASH_OBR_USER_Msk	stm32f051x8.h	2291;"	d
FLASH_OBR_USER_Pos	stm32f051x8.h	2290;"	d
FLASH_OBR_VDDA_ANALOG	stm32f051x8.h	2322;"	d
FLASH_OBR_VDDA_MONITOR	stm32f051x8.h	2307;"	d
FLASH_OBR_VDDA_MONITOR_Msk	stm32f051x8.h	2306;"	d
FLASH_OBR_VDDA_MONITOR_Pos	stm32f051x8.h	2305;"	d
FLASH_OBR_nBOOT1	stm32f051x8.h	2304;"	d
FLASH_OBR_nBOOT1_Msk	stm32f051x8.h	2303;"	d
FLASH_OBR_nBOOT1_Pos	stm32f051x8.h	2302;"	d
FLASH_OBR_nRST_STDBY	stm32f051x8.h	2301;"	d
FLASH_OBR_nRST_STDBY_Msk	stm32f051x8.h	2300;"	d
FLASH_OBR_nRST_STDBY_Pos	stm32f051x8.h	2299;"	d
FLASH_OBR_nRST_STOP	stm32f051x8.h	2298;"	d
FLASH_OBR_nRST_STOP_Msk	stm32f051x8.h	2297;"	d
FLASH_OBR_nRST_STOP_Pos	stm32f051x8.h	2296;"	d
FLASH_OPTKEY1	stm32f051x8.h	2218;"	d
FLASH_OPTKEY1_Msk	stm32f051x8.h	2217;"	d
FLASH_OPTKEY1_Pos	stm32f051x8.h	2216;"	d
FLASH_OPTKEY2	stm32f051x8.h	2221;"	d
FLASH_OPTKEY2_Msk	stm32f051x8.h	2220;"	d
FLASH_OPTKEY2_Pos	stm32f051x8.h	2219;"	d
FLASH_OPTKEYR_OPTKEYR	stm32f051x8.h	2205;"	d
FLASH_OPTKEYR_OPTKEYR_Msk	stm32f051x8.h	2204;"	d
FLASH_OPTKEYR_OPTKEYR_Pos	stm32f051x8.h	2203;"	d
FLASH_R_BASE	stm32f051x8.h	583;"	d
FLASH_SR_BSY	stm32f051x8.h	2227;"	d
FLASH_SR_BSY_Msk	stm32f051x8.h	2226;"	d
FLASH_SR_BSY_Pos	stm32f051x8.h	2225;"	d
FLASH_SR_EOP	stm32f051x8.h	2236;"	d
FLASH_SR_EOP_Msk	stm32f051x8.h	2235;"	d
FLASH_SR_EOP_Pos	stm32f051x8.h	2234;"	d
FLASH_SR_PGERR	stm32f051x8.h	2230;"	d
FLASH_SR_PGERR_Msk	stm32f051x8.h	2229;"	d
FLASH_SR_PGERR_Pos	stm32f051x8.h	2228;"	d
FLASH_SR_WRPERR	stm32f051x8.h	2237;"	d
FLASH_SR_WRPRTERR	stm32f051x8.h	2233;"	d
FLASH_SR_WRPRTERR_Msk	stm32f051x8.h	2232;"	d
FLASH_SR_WRPRTERR_Pos	stm32f051x8.h	2231;"	d
FLASH_TypeDef	stm32f051x8.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon18
FLASH_WRPR_WRP	stm32f051x8.h	2327;"	d
FLASH_WRPR_WRP_Msk	stm32f051x8.h	2326;"	d
FLASH_WRPR_WRP_Pos	stm32f051x8.h	2325;"	d
FTSR	stm32f051x8.h	/^  __IO uint32_t FTSR;         \/*!<EXTI Falling trigger selection register,      Address offset: 0x0C *\/$/;"	m	struct:__anon17
FlagStatus	stm32f0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon53
FunctionalState	stm32f0xx.h	/^} FunctionalState;$/;"	t	typeref:enum:__anon54
GPIOA	stm32f051x8.h	647;"	d
GPIOA_BASE	stm32f051x8.h	591;"	d
GPIOB	stm32f051x8.h	648;"	d
GPIOB_BASE	stm32f051x8.h	592;"	d
GPIOC	stm32f051x8.h	649;"	d
GPIOC_BASE	stm32f051x8.h	593;"	d
GPIOD	stm32f051x8.h	650;"	d
GPIOD_BASE	stm32f051x8.h	594;"	d
GPIOF	stm32f051x8.h	651;"	d
GPIOF_BASE	stm32f051x8.h	595;"	d
GPIO_AFRH_AFRH0	stm32f051x8.h	2886;"	d
GPIO_AFRH_AFRH0_Msk	stm32f051x8.h	2885;"	d
GPIO_AFRH_AFRH0_Pos	stm32f051x8.h	2884;"	d
GPIO_AFRH_AFRH1	stm32f051x8.h	2889;"	d
GPIO_AFRH_AFRH1_Msk	stm32f051x8.h	2888;"	d
GPIO_AFRH_AFRH1_Pos	stm32f051x8.h	2887;"	d
GPIO_AFRH_AFRH2	stm32f051x8.h	2892;"	d
GPIO_AFRH_AFRH2_Msk	stm32f051x8.h	2891;"	d
GPIO_AFRH_AFRH2_Pos	stm32f051x8.h	2890;"	d
GPIO_AFRH_AFRH3	stm32f051x8.h	2895;"	d
GPIO_AFRH_AFRH3_Msk	stm32f051x8.h	2894;"	d
GPIO_AFRH_AFRH3_Pos	stm32f051x8.h	2893;"	d
GPIO_AFRH_AFRH4	stm32f051x8.h	2898;"	d
GPIO_AFRH_AFRH4_Msk	stm32f051x8.h	2897;"	d
GPIO_AFRH_AFRH4_Pos	stm32f051x8.h	2896;"	d
GPIO_AFRH_AFRH5	stm32f051x8.h	2901;"	d
GPIO_AFRH_AFRH5_Msk	stm32f051x8.h	2900;"	d
GPIO_AFRH_AFRH5_Pos	stm32f051x8.h	2899;"	d
GPIO_AFRH_AFRH6	stm32f051x8.h	2904;"	d
GPIO_AFRH_AFRH6_Msk	stm32f051x8.h	2903;"	d
GPIO_AFRH_AFRH6_Pos	stm32f051x8.h	2902;"	d
GPIO_AFRH_AFRH7	stm32f051x8.h	2907;"	d
GPIO_AFRH_AFRH7_Msk	stm32f051x8.h	2906;"	d
GPIO_AFRH_AFRH7_Pos	stm32f051x8.h	2905;"	d
GPIO_AFRH_AFSEL10	stm32f051x8.h	2866;"	d
GPIO_AFRH_AFSEL10_Msk	stm32f051x8.h	2865;"	d
GPIO_AFRH_AFSEL10_Pos	stm32f051x8.h	2864;"	d
GPIO_AFRH_AFSEL11	stm32f051x8.h	2869;"	d
GPIO_AFRH_AFSEL11_Msk	stm32f051x8.h	2868;"	d
GPIO_AFRH_AFSEL11_Pos	stm32f051x8.h	2867;"	d
GPIO_AFRH_AFSEL12	stm32f051x8.h	2872;"	d
GPIO_AFRH_AFSEL12_Msk	stm32f051x8.h	2871;"	d
GPIO_AFRH_AFSEL12_Pos	stm32f051x8.h	2870;"	d
GPIO_AFRH_AFSEL13	stm32f051x8.h	2875;"	d
GPIO_AFRH_AFSEL13_Msk	stm32f051x8.h	2874;"	d
GPIO_AFRH_AFSEL13_Pos	stm32f051x8.h	2873;"	d
GPIO_AFRH_AFSEL14	stm32f051x8.h	2878;"	d
GPIO_AFRH_AFSEL14_Msk	stm32f051x8.h	2877;"	d
GPIO_AFRH_AFSEL14_Pos	stm32f051x8.h	2876;"	d
GPIO_AFRH_AFSEL15	stm32f051x8.h	2881;"	d
GPIO_AFRH_AFSEL15_Msk	stm32f051x8.h	2880;"	d
GPIO_AFRH_AFSEL15_Pos	stm32f051x8.h	2879;"	d
GPIO_AFRH_AFSEL8	stm32f051x8.h	2860;"	d
GPIO_AFRH_AFSEL8_Msk	stm32f051x8.h	2859;"	d
GPIO_AFRH_AFSEL8_Pos	stm32f051x8.h	2858;"	d
GPIO_AFRH_AFSEL9	stm32f051x8.h	2863;"	d
GPIO_AFRH_AFSEL9_Msk	stm32f051x8.h	2862;"	d
GPIO_AFRH_AFSEL9_Pos	stm32f051x8.h	2861;"	d
GPIO_AFRL_AFRL0	stm32f051x8.h	2834;"	d
GPIO_AFRL_AFRL0_Msk	stm32f051x8.h	2833;"	d
GPIO_AFRL_AFRL0_Pos	stm32f051x8.h	2832;"	d
GPIO_AFRL_AFRL1	stm32f051x8.h	2837;"	d
GPIO_AFRL_AFRL1_Msk	stm32f051x8.h	2836;"	d
GPIO_AFRL_AFRL1_Pos	stm32f051x8.h	2835;"	d
GPIO_AFRL_AFRL2	stm32f051x8.h	2840;"	d
GPIO_AFRL_AFRL2_Msk	stm32f051x8.h	2839;"	d
GPIO_AFRL_AFRL2_Pos	stm32f051x8.h	2838;"	d
GPIO_AFRL_AFRL3	stm32f051x8.h	2843;"	d
GPIO_AFRL_AFRL3_Msk	stm32f051x8.h	2842;"	d
GPIO_AFRL_AFRL3_Pos	stm32f051x8.h	2841;"	d
GPIO_AFRL_AFRL4	stm32f051x8.h	2846;"	d
GPIO_AFRL_AFRL4_Msk	stm32f051x8.h	2845;"	d
GPIO_AFRL_AFRL4_Pos	stm32f051x8.h	2844;"	d
GPIO_AFRL_AFRL5	stm32f051x8.h	2849;"	d
GPIO_AFRL_AFRL5_Msk	stm32f051x8.h	2848;"	d
GPIO_AFRL_AFRL5_Pos	stm32f051x8.h	2847;"	d
GPIO_AFRL_AFRL6	stm32f051x8.h	2852;"	d
GPIO_AFRL_AFRL6_Msk	stm32f051x8.h	2851;"	d
GPIO_AFRL_AFRL6_Pos	stm32f051x8.h	2850;"	d
GPIO_AFRL_AFRL7	stm32f051x8.h	2855;"	d
GPIO_AFRL_AFRL7_Msk	stm32f051x8.h	2854;"	d
GPIO_AFRL_AFRL7_Pos	stm32f051x8.h	2853;"	d
GPIO_AFRL_AFSEL0	stm32f051x8.h	2808;"	d
GPIO_AFRL_AFSEL0_Msk	stm32f051x8.h	2807;"	d
GPIO_AFRL_AFSEL0_Pos	stm32f051x8.h	2806;"	d
GPIO_AFRL_AFSEL1	stm32f051x8.h	2811;"	d
GPIO_AFRL_AFSEL1_Msk	stm32f051x8.h	2810;"	d
GPIO_AFRL_AFSEL1_Pos	stm32f051x8.h	2809;"	d
GPIO_AFRL_AFSEL2	stm32f051x8.h	2814;"	d
GPIO_AFRL_AFSEL2_Msk	stm32f051x8.h	2813;"	d
GPIO_AFRL_AFSEL2_Pos	stm32f051x8.h	2812;"	d
GPIO_AFRL_AFSEL3	stm32f051x8.h	2817;"	d
GPIO_AFRL_AFSEL3_Msk	stm32f051x8.h	2816;"	d
GPIO_AFRL_AFSEL3_Pos	stm32f051x8.h	2815;"	d
GPIO_AFRL_AFSEL4	stm32f051x8.h	2820;"	d
GPIO_AFRL_AFSEL4_Msk	stm32f051x8.h	2819;"	d
GPIO_AFRL_AFSEL4_Pos	stm32f051x8.h	2818;"	d
GPIO_AFRL_AFSEL5	stm32f051x8.h	2823;"	d
GPIO_AFRL_AFSEL5_Msk	stm32f051x8.h	2822;"	d
GPIO_AFRL_AFSEL5_Pos	stm32f051x8.h	2821;"	d
GPIO_AFRL_AFSEL6	stm32f051x8.h	2826;"	d
GPIO_AFRL_AFSEL6_Msk	stm32f051x8.h	2825;"	d
GPIO_AFRL_AFSEL6_Pos	stm32f051x8.h	2824;"	d
GPIO_AFRL_AFSEL7	stm32f051x8.h	2829;"	d
GPIO_AFRL_AFSEL7_Msk	stm32f051x8.h	2828;"	d
GPIO_AFRL_AFSEL7_Pos	stm32f051x8.h	2827;"	d
GPIO_BRR_BR_0	stm32f051x8.h	2910;"	d
GPIO_BRR_BR_1	stm32f051x8.h	2911;"	d
GPIO_BRR_BR_10	stm32f051x8.h	2920;"	d
GPIO_BRR_BR_11	stm32f051x8.h	2921;"	d
GPIO_BRR_BR_12	stm32f051x8.h	2922;"	d
GPIO_BRR_BR_13	stm32f051x8.h	2923;"	d
GPIO_BRR_BR_14	stm32f051x8.h	2924;"	d
GPIO_BRR_BR_15	stm32f051x8.h	2925;"	d
GPIO_BRR_BR_2	stm32f051x8.h	2912;"	d
GPIO_BRR_BR_3	stm32f051x8.h	2913;"	d
GPIO_BRR_BR_4	stm32f051x8.h	2914;"	d
GPIO_BRR_BR_5	stm32f051x8.h	2915;"	d
GPIO_BRR_BR_6	stm32f051x8.h	2916;"	d
GPIO_BRR_BR_7	stm32f051x8.h	2917;"	d
GPIO_BRR_BR_8	stm32f051x8.h	2918;"	d
GPIO_BRR_BR_9	stm32f051x8.h	2919;"	d
GPIO_BSRR_BR_0	stm32f051x8.h	2735;"	d
GPIO_BSRR_BR_1	stm32f051x8.h	2736;"	d
GPIO_BSRR_BR_10	stm32f051x8.h	2745;"	d
GPIO_BSRR_BR_11	stm32f051x8.h	2746;"	d
GPIO_BSRR_BR_12	stm32f051x8.h	2747;"	d
GPIO_BSRR_BR_13	stm32f051x8.h	2748;"	d
GPIO_BSRR_BR_14	stm32f051x8.h	2749;"	d
GPIO_BSRR_BR_15	stm32f051x8.h	2750;"	d
GPIO_BSRR_BR_2	stm32f051x8.h	2737;"	d
GPIO_BSRR_BR_3	stm32f051x8.h	2738;"	d
GPIO_BSRR_BR_4	stm32f051x8.h	2739;"	d
GPIO_BSRR_BR_5	stm32f051x8.h	2740;"	d
GPIO_BSRR_BR_6	stm32f051x8.h	2741;"	d
GPIO_BSRR_BR_7	stm32f051x8.h	2742;"	d
GPIO_BSRR_BR_8	stm32f051x8.h	2743;"	d
GPIO_BSRR_BR_9	stm32f051x8.h	2744;"	d
GPIO_BSRR_BS_0	stm32f051x8.h	2719;"	d
GPIO_BSRR_BS_1	stm32f051x8.h	2720;"	d
GPIO_BSRR_BS_10	stm32f051x8.h	2729;"	d
GPIO_BSRR_BS_11	stm32f051x8.h	2730;"	d
GPIO_BSRR_BS_12	stm32f051x8.h	2731;"	d
GPIO_BSRR_BS_13	stm32f051x8.h	2732;"	d
GPIO_BSRR_BS_14	stm32f051x8.h	2733;"	d
GPIO_BSRR_BS_15	stm32f051x8.h	2734;"	d
GPIO_BSRR_BS_2	stm32f051x8.h	2721;"	d
GPIO_BSRR_BS_3	stm32f051x8.h	2722;"	d
GPIO_BSRR_BS_4	stm32f051x8.h	2723;"	d
GPIO_BSRR_BS_5	stm32f051x8.h	2724;"	d
GPIO_BSRR_BS_6	stm32f051x8.h	2725;"	d
GPIO_BSRR_BS_7	stm32f051x8.h	2726;"	d
GPIO_BSRR_BS_8	stm32f051x8.h	2727;"	d
GPIO_BSRR_BS_9	stm32f051x8.h	2728;"	d
GPIO_IDR_0	stm32f051x8.h	2683;"	d
GPIO_IDR_1	stm32f051x8.h	2684;"	d
GPIO_IDR_10	stm32f051x8.h	2693;"	d
GPIO_IDR_11	stm32f051x8.h	2694;"	d
GPIO_IDR_12	stm32f051x8.h	2695;"	d
GPIO_IDR_13	stm32f051x8.h	2696;"	d
GPIO_IDR_14	stm32f051x8.h	2697;"	d
GPIO_IDR_15	stm32f051x8.h	2698;"	d
GPIO_IDR_2	stm32f051x8.h	2685;"	d
GPIO_IDR_3	stm32f051x8.h	2686;"	d
GPIO_IDR_4	stm32f051x8.h	2687;"	d
GPIO_IDR_5	stm32f051x8.h	2688;"	d
GPIO_IDR_6	stm32f051x8.h	2689;"	d
GPIO_IDR_7	stm32f051x8.h	2690;"	d
GPIO_IDR_8	stm32f051x8.h	2691;"	d
GPIO_IDR_9	stm32f051x8.h	2692;"	d
GPIO_LCKR_LCK0	stm32f051x8.h	2755;"	d
GPIO_LCKR_LCK0_Msk	stm32f051x8.h	2754;"	d
GPIO_LCKR_LCK0_Pos	stm32f051x8.h	2753;"	d
GPIO_LCKR_LCK1	stm32f051x8.h	2758;"	d
GPIO_LCKR_LCK10	stm32f051x8.h	2785;"	d
GPIO_LCKR_LCK10_Msk	stm32f051x8.h	2784;"	d
GPIO_LCKR_LCK10_Pos	stm32f051x8.h	2783;"	d
GPIO_LCKR_LCK11	stm32f051x8.h	2788;"	d
GPIO_LCKR_LCK11_Msk	stm32f051x8.h	2787;"	d
GPIO_LCKR_LCK11_Pos	stm32f051x8.h	2786;"	d
GPIO_LCKR_LCK12	stm32f051x8.h	2791;"	d
GPIO_LCKR_LCK12_Msk	stm32f051x8.h	2790;"	d
GPIO_LCKR_LCK12_Pos	stm32f051x8.h	2789;"	d
GPIO_LCKR_LCK13	stm32f051x8.h	2794;"	d
GPIO_LCKR_LCK13_Msk	stm32f051x8.h	2793;"	d
GPIO_LCKR_LCK13_Pos	stm32f051x8.h	2792;"	d
GPIO_LCKR_LCK14	stm32f051x8.h	2797;"	d
GPIO_LCKR_LCK14_Msk	stm32f051x8.h	2796;"	d
GPIO_LCKR_LCK14_Pos	stm32f051x8.h	2795;"	d
GPIO_LCKR_LCK15	stm32f051x8.h	2800;"	d
GPIO_LCKR_LCK15_Msk	stm32f051x8.h	2799;"	d
GPIO_LCKR_LCK15_Pos	stm32f051x8.h	2798;"	d
GPIO_LCKR_LCK1_Msk	stm32f051x8.h	2757;"	d
GPIO_LCKR_LCK1_Pos	stm32f051x8.h	2756;"	d
GPIO_LCKR_LCK2	stm32f051x8.h	2761;"	d
GPIO_LCKR_LCK2_Msk	stm32f051x8.h	2760;"	d
GPIO_LCKR_LCK2_Pos	stm32f051x8.h	2759;"	d
GPIO_LCKR_LCK3	stm32f051x8.h	2764;"	d
GPIO_LCKR_LCK3_Msk	stm32f051x8.h	2763;"	d
GPIO_LCKR_LCK3_Pos	stm32f051x8.h	2762;"	d
GPIO_LCKR_LCK4	stm32f051x8.h	2767;"	d
GPIO_LCKR_LCK4_Msk	stm32f051x8.h	2766;"	d
GPIO_LCKR_LCK4_Pos	stm32f051x8.h	2765;"	d
GPIO_LCKR_LCK5	stm32f051x8.h	2770;"	d
GPIO_LCKR_LCK5_Msk	stm32f051x8.h	2769;"	d
GPIO_LCKR_LCK5_Pos	stm32f051x8.h	2768;"	d
GPIO_LCKR_LCK6	stm32f051x8.h	2773;"	d
GPIO_LCKR_LCK6_Msk	stm32f051x8.h	2772;"	d
GPIO_LCKR_LCK6_Pos	stm32f051x8.h	2771;"	d
GPIO_LCKR_LCK7	stm32f051x8.h	2776;"	d
GPIO_LCKR_LCK7_Msk	stm32f051x8.h	2775;"	d
GPIO_LCKR_LCK7_Pos	stm32f051x8.h	2774;"	d
GPIO_LCKR_LCK8	stm32f051x8.h	2779;"	d
GPIO_LCKR_LCK8_Msk	stm32f051x8.h	2778;"	d
GPIO_LCKR_LCK8_Pos	stm32f051x8.h	2777;"	d
GPIO_LCKR_LCK9	stm32f051x8.h	2782;"	d
GPIO_LCKR_LCK9_Msk	stm32f051x8.h	2781;"	d
GPIO_LCKR_LCK9_Pos	stm32f051x8.h	2780;"	d
GPIO_LCKR_LCKK	stm32f051x8.h	2803;"	d
GPIO_LCKR_LCKK_Msk	stm32f051x8.h	2802;"	d
GPIO_LCKR_LCKK_Pos	stm32f051x8.h	2801;"	d
GPIO_MODER_MODER0	stm32f051x8.h	2371;"	d
GPIO_MODER_MODER0_0	stm32f051x8.h	2372;"	d
GPIO_MODER_MODER0_1	stm32f051x8.h	2373;"	d
GPIO_MODER_MODER0_Msk	stm32f051x8.h	2370;"	d
GPIO_MODER_MODER0_Pos	stm32f051x8.h	2369;"	d
GPIO_MODER_MODER1	stm32f051x8.h	2376;"	d
GPIO_MODER_MODER10	stm32f051x8.h	2421;"	d
GPIO_MODER_MODER10_0	stm32f051x8.h	2422;"	d
GPIO_MODER_MODER10_1	stm32f051x8.h	2423;"	d
GPIO_MODER_MODER10_Msk	stm32f051x8.h	2420;"	d
GPIO_MODER_MODER10_Pos	stm32f051x8.h	2419;"	d
GPIO_MODER_MODER11	stm32f051x8.h	2426;"	d
GPIO_MODER_MODER11_0	stm32f051x8.h	2427;"	d
GPIO_MODER_MODER11_1	stm32f051x8.h	2428;"	d
GPIO_MODER_MODER11_Msk	stm32f051x8.h	2425;"	d
GPIO_MODER_MODER11_Pos	stm32f051x8.h	2424;"	d
GPIO_MODER_MODER12	stm32f051x8.h	2431;"	d
GPIO_MODER_MODER12_0	stm32f051x8.h	2432;"	d
GPIO_MODER_MODER12_1	stm32f051x8.h	2433;"	d
GPIO_MODER_MODER12_Msk	stm32f051x8.h	2430;"	d
GPIO_MODER_MODER12_Pos	stm32f051x8.h	2429;"	d
GPIO_MODER_MODER13	stm32f051x8.h	2436;"	d
GPIO_MODER_MODER13_0	stm32f051x8.h	2437;"	d
GPIO_MODER_MODER13_1	stm32f051x8.h	2438;"	d
GPIO_MODER_MODER13_Msk	stm32f051x8.h	2435;"	d
GPIO_MODER_MODER13_Pos	stm32f051x8.h	2434;"	d
GPIO_MODER_MODER14	stm32f051x8.h	2441;"	d
GPIO_MODER_MODER14_0	stm32f051x8.h	2442;"	d
GPIO_MODER_MODER14_1	stm32f051x8.h	2443;"	d
GPIO_MODER_MODER14_Msk	stm32f051x8.h	2440;"	d
GPIO_MODER_MODER14_Pos	stm32f051x8.h	2439;"	d
GPIO_MODER_MODER15	stm32f051x8.h	2446;"	d
GPIO_MODER_MODER15_0	stm32f051x8.h	2447;"	d
GPIO_MODER_MODER15_1	stm32f051x8.h	2448;"	d
GPIO_MODER_MODER15_Msk	stm32f051x8.h	2445;"	d
GPIO_MODER_MODER15_Pos	stm32f051x8.h	2444;"	d
GPIO_MODER_MODER1_0	stm32f051x8.h	2377;"	d
GPIO_MODER_MODER1_1	stm32f051x8.h	2378;"	d
GPIO_MODER_MODER1_Msk	stm32f051x8.h	2375;"	d
GPIO_MODER_MODER1_Pos	stm32f051x8.h	2374;"	d
GPIO_MODER_MODER2	stm32f051x8.h	2381;"	d
GPIO_MODER_MODER2_0	stm32f051x8.h	2382;"	d
GPIO_MODER_MODER2_1	stm32f051x8.h	2383;"	d
GPIO_MODER_MODER2_Msk	stm32f051x8.h	2380;"	d
GPIO_MODER_MODER2_Pos	stm32f051x8.h	2379;"	d
GPIO_MODER_MODER3	stm32f051x8.h	2386;"	d
GPIO_MODER_MODER3_0	stm32f051x8.h	2387;"	d
GPIO_MODER_MODER3_1	stm32f051x8.h	2388;"	d
GPIO_MODER_MODER3_Msk	stm32f051x8.h	2385;"	d
GPIO_MODER_MODER3_Pos	stm32f051x8.h	2384;"	d
GPIO_MODER_MODER4	stm32f051x8.h	2391;"	d
GPIO_MODER_MODER4_0	stm32f051x8.h	2392;"	d
GPIO_MODER_MODER4_1	stm32f051x8.h	2393;"	d
GPIO_MODER_MODER4_Msk	stm32f051x8.h	2390;"	d
GPIO_MODER_MODER4_Pos	stm32f051x8.h	2389;"	d
GPIO_MODER_MODER5	stm32f051x8.h	2396;"	d
GPIO_MODER_MODER5_0	stm32f051x8.h	2397;"	d
GPIO_MODER_MODER5_1	stm32f051x8.h	2398;"	d
GPIO_MODER_MODER5_Msk	stm32f051x8.h	2395;"	d
GPIO_MODER_MODER5_Pos	stm32f051x8.h	2394;"	d
GPIO_MODER_MODER6	stm32f051x8.h	2401;"	d
GPIO_MODER_MODER6_0	stm32f051x8.h	2402;"	d
GPIO_MODER_MODER6_1	stm32f051x8.h	2403;"	d
GPIO_MODER_MODER6_Msk	stm32f051x8.h	2400;"	d
GPIO_MODER_MODER6_Pos	stm32f051x8.h	2399;"	d
GPIO_MODER_MODER7	stm32f051x8.h	2406;"	d
GPIO_MODER_MODER7_0	stm32f051x8.h	2407;"	d
GPIO_MODER_MODER7_1	stm32f051x8.h	2408;"	d
GPIO_MODER_MODER7_Msk	stm32f051x8.h	2405;"	d
GPIO_MODER_MODER7_Pos	stm32f051x8.h	2404;"	d
GPIO_MODER_MODER8	stm32f051x8.h	2411;"	d
GPIO_MODER_MODER8_0	stm32f051x8.h	2412;"	d
GPIO_MODER_MODER8_1	stm32f051x8.h	2413;"	d
GPIO_MODER_MODER8_Msk	stm32f051x8.h	2410;"	d
GPIO_MODER_MODER8_Pos	stm32f051x8.h	2409;"	d
GPIO_MODER_MODER9	stm32f051x8.h	2416;"	d
GPIO_MODER_MODER9_0	stm32f051x8.h	2417;"	d
GPIO_MODER_MODER9_1	stm32f051x8.h	2418;"	d
GPIO_MODER_MODER9_Msk	stm32f051x8.h	2415;"	d
GPIO_MODER_MODER9_Pos	stm32f051x8.h	2414;"	d
GPIO_ODR_0	stm32f051x8.h	2701;"	d
GPIO_ODR_1	stm32f051x8.h	2702;"	d
GPIO_ODR_10	stm32f051x8.h	2711;"	d
GPIO_ODR_11	stm32f051x8.h	2712;"	d
GPIO_ODR_12	stm32f051x8.h	2713;"	d
GPIO_ODR_13	stm32f051x8.h	2714;"	d
GPIO_ODR_14	stm32f051x8.h	2715;"	d
GPIO_ODR_15	stm32f051x8.h	2716;"	d
GPIO_ODR_2	stm32f051x8.h	2703;"	d
GPIO_ODR_3	stm32f051x8.h	2704;"	d
GPIO_ODR_4	stm32f051x8.h	2705;"	d
GPIO_ODR_5	stm32f051x8.h	2706;"	d
GPIO_ODR_6	stm32f051x8.h	2707;"	d
GPIO_ODR_7	stm32f051x8.h	2708;"	d
GPIO_ODR_8	stm32f051x8.h	2709;"	d
GPIO_ODR_9	stm32f051x8.h	2710;"	d
GPIO_OSPEEDER_OSPEEDR0	stm32f051x8.h	2551;"	d
GPIO_OSPEEDER_OSPEEDR0_0	stm32f051x8.h	2552;"	d
GPIO_OSPEEDER_OSPEEDR0_1	stm32f051x8.h	2553;"	d
GPIO_OSPEEDER_OSPEEDR1	stm32f051x8.h	2554;"	d
GPIO_OSPEEDER_OSPEEDR10	stm32f051x8.h	2581;"	d
GPIO_OSPEEDER_OSPEEDR10_0	stm32f051x8.h	2582;"	d
GPIO_OSPEEDER_OSPEEDR10_1	stm32f051x8.h	2583;"	d
GPIO_OSPEEDER_OSPEEDR11	stm32f051x8.h	2584;"	d
GPIO_OSPEEDER_OSPEEDR11_0	stm32f051x8.h	2585;"	d
GPIO_OSPEEDER_OSPEEDR11_1	stm32f051x8.h	2586;"	d
GPIO_OSPEEDER_OSPEEDR12	stm32f051x8.h	2587;"	d
GPIO_OSPEEDER_OSPEEDR12_0	stm32f051x8.h	2588;"	d
GPIO_OSPEEDER_OSPEEDR12_1	stm32f051x8.h	2589;"	d
GPIO_OSPEEDER_OSPEEDR13	stm32f051x8.h	2590;"	d
GPIO_OSPEEDER_OSPEEDR13_0	stm32f051x8.h	2591;"	d
GPIO_OSPEEDER_OSPEEDR13_1	stm32f051x8.h	2592;"	d
GPIO_OSPEEDER_OSPEEDR14	stm32f051x8.h	2593;"	d
GPIO_OSPEEDER_OSPEEDR14_0	stm32f051x8.h	2594;"	d
GPIO_OSPEEDER_OSPEEDR14_1	stm32f051x8.h	2595;"	d
GPIO_OSPEEDER_OSPEEDR15	stm32f051x8.h	2596;"	d
GPIO_OSPEEDER_OSPEEDR15_0	stm32f051x8.h	2597;"	d
GPIO_OSPEEDER_OSPEEDR15_1	stm32f051x8.h	2598;"	d
GPIO_OSPEEDER_OSPEEDR1_0	stm32f051x8.h	2555;"	d
GPIO_OSPEEDER_OSPEEDR1_1	stm32f051x8.h	2556;"	d
GPIO_OSPEEDER_OSPEEDR2	stm32f051x8.h	2557;"	d
GPIO_OSPEEDER_OSPEEDR2_0	stm32f051x8.h	2558;"	d
GPIO_OSPEEDER_OSPEEDR2_1	stm32f051x8.h	2559;"	d
GPIO_OSPEEDER_OSPEEDR3	stm32f051x8.h	2560;"	d
GPIO_OSPEEDER_OSPEEDR3_0	stm32f051x8.h	2561;"	d
GPIO_OSPEEDER_OSPEEDR3_1	stm32f051x8.h	2562;"	d
GPIO_OSPEEDER_OSPEEDR4	stm32f051x8.h	2563;"	d
GPIO_OSPEEDER_OSPEEDR4_0	stm32f051x8.h	2564;"	d
GPIO_OSPEEDER_OSPEEDR4_1	stm32f051x8.h	2565;"	d
GPIO_OSPEEDER_OSPEEDR5	stm32f051x8.h	2566;"	d
GPIO_OSPEEDER_OSPEEDR5_0	stm32f051x8.h	2567;"	d
GPIO_OSPEEDER_OSPEEDR5_1	stm32f051x8.h	2568;"	d
GPIO_OSPEEDER_OSPEEDR6	stm32f051x8.h	2569;"	d
GPIO_OSPEEDER_OSPEEDR6_0	stm32f051x8.h	2570;"	d
GPIO_OSPEEDER_OSPEEDR6_1	stm32f051x8.h	2571;"	d
GPIO_OSPEEDER_OSPEEDR7	stm32f051x8.h	2572;"	d
GPIO_OSPEEDER_OSPEEDR7_0	stm32f051x8.h	2573;"	d
GPIO_OSPEEDER_OSPEEDR7_1	stm32f051x8.h	2574;"	d
GPIO_OSPEEDER_OSPEEDR8	stm32f051x8.h	2575;"	d
GPIO_OSPEEDER_OSPEEDR8_0	stm32f051x8.h	2576;"	d
GPIO_OSPEEDER_OSPEEDR8_1	stm32f051x8.h	2577;"	d
GPIO_OSPEEDER_OSPEEDR9	stm32f051x8.h	2578;"	d
GPIO_OSPEEDER_OSPEEDR9_0	stm32f051x8.h	2579;"	d
GPIO_OSPEEDER_OSPEEDR9_1	stm32f051x8.h	2580;"	d
GPIO_OSPEEDR_OSPEEDR0	stm32f051x8.h	2471;"	d
GPIO_OSPEEDR_OSPEEDR0_0	stm32f051x8.h	2472;"	d
GPIO_OSPEEDR_OSPEEDR0_1	stm32f051x8.h	2473;"	d
GPIO_OSPEEDR_OSPEEDR0_Msk	stm32f051x8.h	2470;"	d
GPIO_OSPEEDR_OSPEEDR0_Pos	stm32f051x8.h	2469;"	d
GPIO_OSPEEDR_OSPEEDR1	stm32f051x8.h	2476;"	d
GPIO_OSPEEDR_OSPEEDR10	stm32f051x8.h	2521;"	d
GPIO_OSPEEDR_OSPEEDR10_0	stm32f051x8.h	2522;"	d
GPIO_OSPEEDR_OSPEEDR10_1	stm32f051x8.h	2523;"	d
GPIO_OSPEEDR_OSPEEDR10_Msk	stm32f051x8.h	2520;"	d
GPIO_OSPEEDR_OSPEEDR10_Pos	stm32f051x8.h	2519;"	d
GPIO_OSPEEDR_OSPEEDR11	stm32f051x8.h	2526;"	d
GPIO_OSPEEDR_OSPEEDR11_0	stm32f051x8.h	2527;"	d
GPIO_OSPEEDR_OSPEEDR11_1	stm32f051x8.h	2528;"	d
GPIO_OSPEEDR_OSPEEDR11_Msk	stm32f051x8.h	2525;"	d
GPIO_OSPEEDR_OSPEEDR11_Pos	stm32f051x8.h	2524;"	d
GPIO_OSPEEDR_OSPEEDR12	stm32f051x8.h	2531;"	d
GPIO_OSPEEDR_OSPEEDR12_0	stm32f051x8.h	2532;"	d
GPIO_OSPEEDR_OSPEEDR12_1	stm32f051x8.h	2533;"	d
GPIO_OSPEEDR_OSPEEDR12_Msk	stm32f051x8.h	2530;"	d
GPIO_OSPEEDR_OSPEEDR12_Pos	stm32f051x8.h	2529;"	d
GPIO_OSPEEDR_OSPEEDR13	stm32f051x8.h	2536;"	d
GPIO_OSPEEDR_OSPEEDR13_0	stm32f051x8.h	2537;"	d
GPIO_OSPEEDR_OSPEEDR13_1	stm32f051x8.h	2538;"	d
GPIO_OSPEEDR_OSPEEDR13_Msk	stm32f051x8.h	2535;"	d
GPIO_OSPEEDR_OSPEEDR13_Pos	stm32f051x8.h	2534;"	d
GPIO_OSPEEDR_OSPEEDR14	stm32f051x8.h	2541;"	d
GPIO_OSPEEDR_OSPEEDR14_0	stm32f051x8.h	2542;"	d
GPIO_OSPEEDR_OSPEEDR14_1	stm32f051x8.h	2543;"	d
GPIO_OSPEEDR_OSPEEDR14_Msk	stm32f051x8.h	2540;"	d
GPIO_OSPEEDR_OSPEEDR14_Pos	stm32f051x8.h	2539;"	d
GPIO_OSPEEDR_OSPEEDR15	stm32f051x8.h	2546;"	d
GPIO_OSPEEDR_OSPEEDR15_0	stm32f051x8.h	2547;"	d
GPIO_OSPEEDR_OSPEEDR15_1	stm32f051x8.h	2548;"	d
GPIO_OSPEEDR_OSPEEDR15_Msk	stm32f051x8.h	2545;"	d
GPIO_OSPEEDR_OSPEEDR15_Pos	stm32f051x8.h	2544;"	d
GPIO_OSPEEDR_OSPEEDR1_0	stm32f051x8.h	2477;"	d
GPIO_OSPEEDR_OSPEEDR1_1	stm32f051x8.h	2478;"	d
GPIO_OSPEEDR_OSPEEDR1_Msk	stm32f051x8.h	2475;"	d
GPIO_OSPEEDR_OSPEEDR1_Pos	stm32f051x8.h	2474;"	d
GPIO_OSPEEDR_OSPEEDR2	stm32f051x8.h	2481;"	d
GPIO_OSPEEDR_OSPEEDR2_0	stm32f051x8.h	2482;"	d
GPIO_OSPEEDR_OSPEEDR2_1	stm32f051x8.h	2483;"	d
GPIO_OSPEEDR_OSPEEDR2_Msk	stm32f051x8.h	2480;"	d
GPIO_OSPEEDR_OSPEEDR2_Pos	stm32f051x8.h	2479;"	d
GPIO_OSPEEDR_OSPEEDR3	stm32f051x8.h	2486;"	d
GPIO_OSPEEDR_OSPEEDR3_0	stm32f051x8.h	2487;"	d
GPIO_OSPEEDR_OSPEEDR3_1	stm32f051x8.h	2488;"	d
GPIO_OSPEEDR_OSPEEDR3_Msk	stm32f051x8.h	2485;"	d
GPIO_OSPEEDR_OSPEEDR3_Pos	stm32f051x8.h	2484;"	d
GPIO_OSPEEDR_OSPEEDR4	stm32f051x8.h	2491;"	d
GPIO_OSPEEDR_OSPEEDR4_0	stm32f051x8.h	2492;"	d
GPIO_OSPEEDR_OSPEEDR4_1	stm32f051x8.h	2493;"	d
GPIO_OSPEEDR_OSPEEDR4_Msk	stm32f051x8.h	2490;"	d
GPIO_OSPEEDR_OSPEEDR4_Pos	stm32f051x8.h	2489;"	d
GPIO_OSPEEDR_OSPEEDR5	stm32f051x8.h	2496;"	d
GPIO_OSPEEDR_OSPEEDR5_0	stm32f051x8.h	2497;"	d
GPIO_OSPEEDR_OSPEEDR5_1	stm32f051x8.h	2498;"	d
GPIO_OSPEEDR_OSPEEDR5_Msk	stm32f051x8.h	2495;"	d
GPIO_OSPEEDR_OSPEEDR5_Pos	stm32f051x8.h	2494;"	d
GPIO_OSPEEDR_OSPEEDR6	stm32f051x8.h	2501;"	d
GPIO_OSPEEDR_OSPEEDR6_0	stm32f051x8.h	2502;"	d
GPIO_OSPEEDR_OSPEEDR6_1	stm32f051x8.h	2503;"	d
GPIO_OSPEEDR_OSPEEDR6_Msk	stm32f051x8.h	2500;"	d
GPIO_OSPEEDR_OSPEEDR6_Pos	stm32f051x8.h	2499;"	d
GPIO_OSPEEDR_OSPEEDR7	stm32f051x8.h	2506;"	d
GPIO_OSPEEDR_OSPEEDR7_0	stm32f051x8.h	2507;"	d
GPIO_OSPEEDR_OSPEEDR7_1	stm32f051x8.h	2508;"	d
GPIO_OSPEEDR_OSPEEDR7_Msk	stm32f051x8.h	2505;"	d
GPIO_OSPEEDR_OSPEEDR7_Pos	stm32f051x8.h	2504;"	d
GPIO_OSPEEDR_OSPEEDR8	stm32f051x8.h	2511;"	d
GPIO_OSPEEDR_OSPEEDR8_0	stm32f051x8.h	2512;"	d
GPIO_OSPEEDR_OSPEEDR8_1	stm32f051x8.h	2513;"	d
GPIO_OSPEEDR_OSPEEDR8_Msk	stm32f051x8.h	2510;"	d
GPIO_OSPEEDR_OSPEEDR8_Pos	stm32f051x8.h	2509;"	d
GPIO_OSPEEDR_OSPEEDR9	stm32f051x8.h	2516;"	d
GPIO_OSPEEDR_OSPEEDR9_0	stm32f051x8.h	2517;"	d
GPIO_OSPEEDR_OSPEEDR9_1	stm32f051x8.h	2518;"	d
GPIO_OSPEEDR_OSPEEDR9_Msk	stm32f051x8.h	2515;"	d
GPIO_OSPEEDR_OSPEEDR9_Pos	stm32f051x8.h	2514;"	d
GPIO_OTYPER_OT_0	stm32f051x8.h	2451;"	d
GPIO_OTYPER_OT_1	stm32f051x8.h	2452;"	d
GPIO_OTYPER_OT_10	stm32f051x8.h	2461;"	d
GPIO_OTYPER_OT_11	stm32f051x8.h	2462;"	d
GPIO_OTYPER_OT_12	stm32f051x8.h	2463;"	d
GPIO_OTYPER_OT_13	stm32f051x8.h	2464;"	d
GPIO_OTYPER_OT_14	stm32f051x8.h	2465;"	d
GPIO_OTYPER_OT_15	stm32f051x8.h	2466;"	d
GPIO_OTYPER_OT_2	stm32f051x8.h	2453;"	d
GPIO_OTYPER_OT_3	stm32f051x8.h	2454;"	d
GPIO_OTYPER_OT_4	stm32f051x8.h	2455;"	d
GPIO_OTYPER_OT_5	stm32f051x8.h	2456;"	d
GPIO_OTYPER_OT_6	stm32f051x8.h	2457;"	d
GPIO_OTYPER_OT_7	stm32f051x8.h	2458;"	d
GPIO_OTYPER_OT_8	stm32f051x8.h	2459;"	d
GPIO_OTYPER_OT_9	stm32f051x8.h	2460;"	d
GPIO_PUPDR_PUPDR0	stm32f051x8.h	2603;"	d
GPIO_PUPDR_PUPDR0_0	stm32f051x8.h	2604;"	d
GPIO_PUPDR_PUPDR0_1	stm32f051x8.h	2605;"	d
GPIO_PUPDR_PUPDR0_Msk	stm32f051x8.h	2602;"	d
GPIO_PUPDR_PUPDR0_Pos	stm32f051x8.h	2601;"	d
GPIO_PUPDR_PUPDR1	stm32f051x8.h	2608;"	d
GPIO_PUPDR_PUPDR10	stm32f051x8.h	2653;"	d
GPIO_PUPDR_PUPDR10_0	stm32f051x8.h	2654;"	d
GPIO_PUPDR_PUPDR10_1	stm32f051x8.h	2655;"	d
GPIO_PUPDR_PUPDR10_Msk	stm32f051x8.h	2652;"	d
GPIO_PUPDR_PUPDR10_Pos	stm32f051x8.h	2651;"	d
GPIO_PUPDR_PUPDR11	stm32f051x8.h	2658;"	d
GPIO_PUPDR_PUPDR11_0	stm32f051x8.h	2659;"	d
GPIO_PUPDR_PUPDR11_1	stm32f051x8.h	2660;"	d
GPIO_PUPDR_PUPDR11_Msk	stm32f051x8.h	2657;"	d
GPIO_PUPDR_PUPDR11_Pos	stm32f051x8.h	2656;"	d
GPIO_PUPDR_PUPDR12	stm32f051x8.h	2663;"	d
GPIO_PUPDR_PUPDR12_0	stm32f051x8.h	2664;"	d
GPIO_PUPDR_PUPDR12_1	stm32f051x8.h	2665;"	d
GPIO_PUPDR_PUPDR12_Msk	stm32f051x8.h	2662;"	d
GPIO_PUPDR_PUPDR12_Pos	stm32f051x8.h	2661;"	d
GPIO_PUPDR_PUPDR13	stm32f051x8.h	2668;"	d
GPIO_PUPDR_PUPDR13_0	stm32f051x8.h	2669;"	d
GPIO_PUPDR_PUPDR13_1	stm32f051x8.h	2670;"	d
GPIO_PUPDR_PUPDR13_Msk	stm32f051x8.h	2667;"	d
GPIO_PUPDR_PUPDR13_Pos	stm32f051x8.h	2666;"	d
GPIO_PUPDR_PUPDR14	stm32f051x8.h	2673;"	d
GPIO_PUPDR_PUPDR14_0	stm32f051x8.h	2674;"	d
GPIO_PUPDR_PUPDR14_1	stm32f051x8.h	2675;"	d
GPIO_PUPDR_PUPDR14_Msk	stm32f051x8.h	2672;"	d
GPIO_PUPDR_PUPDR14_Pos	stm32f051x8.h	2671;"	d
GPIO_PUPDR_PUPDR15	stm32f051x8.h	2678;"	d
GPIO_PUPDR_PUPDR15_0	stm32f051x8.h	2679;"	d
GPIO_PUPDR_PUPDR15_1	stm32f051x8.h	2680;"	d
GPIO_PUPDR_PUPDR15_Msk	stm32f051x8.h	2677;"	d
GPIO_PUPDR_PUPDR15_Pos	stm32f051x8.h	2676;"	d
GPIO_PUPDR_PUPDR1_0	stm32f051x8.h	2609;"	d
GPIO_PUPDR_PUPDR1_1	stm32f051x8.h	2610;"	d
GPIO_PUPDR_PUPDR1_Msk	stm32f051x8.h	2607;"	d
GPIO_PUPDR_PUPDR1_Pos	stm32f051x8.h	2606;"	d
GPIO_PUPDR_PUPDR2	stm32f051x8.h	2613;"	d
GPIO_PUPDR_PUPDR2_0	stm32f051x8.h	2614;"	d
GPIO_PUPDR_PUPDR2_1	stm32f051x8.h	2615;"	d
GPIO_PUPDR_PUPDR2_Msk	stm32f051x8.h	2612;"	d
GPIO_PUPDR_PUPDR2_Pos	stm32f051x8.h	2611;"	d
GPIO_PUPDR_PUPDR3	stm32f051x8.h	2618;"	d
GPIO_PUPDR_PUPDR3_0	stm32f051x8.h	2619;"	d
GPIO_PUPDR_PUPDR3_1	stm32f051x8.h	2620;"	d
GPIO_PUPDR_PUPDR3_Msk	stm32f051x8.h	2617;"	d
GPIO_PUPDR_PUPDR3_Pos	stm32f051x8.h	2616;"	d
GPIO_PUPDR_PUPDR4	stm32f051x8.h	2623;"	d
GPIO_PUPDR_PUPDR4_0	stm32f051x8.h	2624;"	d
GPIO_PUPDR_PUPDR4_1	stm32f051x8.h	2625;"	d
GPIO_PUPDR_PUPDR4_Msk	stm32f051x8.h	2622;"	d
GPIO_PUPDR_PUPDR4_Pos	stm32f051x8.h	2621;"	d
GPIO_PUPDR_PUPDR5	stm32f051x8.h	2628;"	d
GPIO_PUPDR_PUPDR5_0	stm32f051x8.h	2629;"	d
GPIO_PUPDR_PUPDR5_1	stm32f051x8.h	2630;"	d
GPIO_PUPDR_PUPDR5_Msk	stm32f051x8.h	2627;"	d
GPIO_PUPDR_PUPDR5_Pos	stm32f051x8.h	2626;"	d
GPIO_PUPDR_PUPDR6	stm32f051x8.h	2633;"	d
GPIO_PUPDR_PUPDR6_0	stm32f051x8.h	2634;"	d
GPIO_PUPDR_PUPDR6_1	stm32f051x8.h	2635;"	d
GPIO_PUPDR_PUPDR6_Msk	stm32f051x8.h	2632;"	d
GPIO_PUPDR_PUPDR6_Pos	stm32f051x8.h	2631;"	d
GPIO_PUPDR_PUPDR7	stm32f051x8.h	2638;"	d
GPIO_PUPDR_PUPDR7_0	stm32f051x8.h	2639;"	d
GPIO_PUPDR_PUPDR7_1	stm32f051x8.h	2640;"	d
GPIO_PUPDR_PUPDR7_Msk	stm32f051x8.h	2637;"	d
GPIO_PUPDR_PUPDR7_Pos	stm32f051x8.h	2636;"	d
GPIO_PUPDR_PUPDR8	stm32f051x8.h	2643;"	d
GPIO_PUPDR_PUPDR8_0	stm32f051x8.h	2644;"	d
GPIO_PUPDR_PUPDR8_1	stm32f051x8.h	2645;"	d
GPIO_PUPDR_PUPDR8_Msk	stm32f051x8.h	2642;"	d
GPIO_PUPDR_PUPDR8_Pos	stm32f051x8.h	2641;"	d
GPIO_PUPDR_PUPDR9	stm32f051x8.h	2648;"	d
GPIO_PUPDR_PUPDR9_0	stm32f051x8.h	2649;"	d
GPIO_PUPDR_PUPDR9_1	stm32f051x8.h	2650;"	d
GPIO_PUPDR_PUPDR9_Msk	stm32f051x8.h	2647;"	d
GPIO_PUPDR_PUPDR9_Pos	stm32f051x8.h	2646;"	d
GPIO_TypeDef	stm32f051x8.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon20
GTPR	stm32f051x8.h	/^  __IO uint32_t GTPR;   \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	m	struct:__anon30
HCLK_Frequency	stm32f0xx_ll_rcc.h	/^  uint32_t HCLK_Frequency;          \/*!< HCLK clock frequency *\/$/;"	m	struct:__anon65
HSE_VALUE	stm32f0xx_ll_rcc.h	142;"	d
HSI48_VALUE	stm32f0xx_ll_rcc.h	159;"	d
HSI_VALUE	stm32f0xx_ll_rcc.h	146;"	d
HardFault_IRQn	stm32f051x8.h	/^  HardFault_IRQn              = -13,    \/*!< 3 Cortex-M0 Hard Fault Interrupt                                *\/$/;"	e	enum:__anon5
HardwareFlowControl	stm32f0xx_ll_usart.h	/^  uint32_t HardwareFlowControl;       \/*!< Specifies whether the hardware flow control mode is enabled or disabled.$/;"	m	struct:__anon61
HourFormat	stm32f0xx_ll_rtc.h	/^  uint32_t HourFormat;   \/*!< Specifies the RTC Hours Format.$/;"	m	struct:__anon57
Hours	stm32f0xx_ll_rtc.h	/^  uint8_t Hours;       \/*!< Specifies the RTC Time Hours.$/;"	m	struct:__anon58
I2C1	stm32f051x8.h	613;"	d
I2C1_BASE	stm32f051x8.h	554;"	d
I2C1_IRQn	stm32f051x8.h	/^  I2C1_IRQn                   = 23,     \/*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup)      *\/$/;"	e	enum:__anon5
I2C2	stm32f051x8.h	614;"	d
I2C2_BASE	stm32f051x8.h	555;"	d
I2C2_IRQn	stm32f051x8.h	/^  I2C2_IRQn                   = 24,     \/*!< I2C2 Event Interrupt                                            *\/$/;"	e	enum:__anon5
I2C_CR1_ADDRIE	stm32f051x8.h	2945;"	d
I2C_CR1_ADDRIE_Msk	stm32f051x8.h	2944;"	d
I2C_CR1_ADDRIE_Pos	stm32f051x8.h	2943;"	d
I2C_CR1_ALERTEN	stm32f051x8.h	2993;"	d
I2C_CR1_ALERTEN_Msk	stm32f051x8.h	2992;"	d
I2C_CR1_ALERTEN_Pos	stm32f051x8.h	2991;"	d
I2C_CR1_ANFOFF	stm32f051x8.h	2963;"	d
I2C_CR1_ANFOFF_Msk	stm32f051x8.h	2962;"	d
I2C_CR1_ANFOFF_Pos	stm32f051x8.h	2961;"	d
I2C_CR1_DNF	stm32f051x8.h	2960;"	d
I2C_CR1_DNF_Msk	stm32f051x8.h	2959;"	d
I2C_CR1_DNF_Pos	stm32f051x8.h	2958;"	d
I2C_CR1_ERRIE	stm32f051x8.h	2957;"	d
I2C_CR1_ERRIE_Msk	stm32f051x8.h	2956;"	d
I2C_CR1_ERRIE_Pos	stm32f051x8.h	2955;"	d
I2C_CR1_GCEN	stm32f051x8.h	2984;"	d
I2C_CR1_GCEN_Msk	stm32f051x8.h	2983;"	d
I2C_CR1_GCEN_Pos	stm32f051x8.h	2982;"	d
I2C_CR1_NACKIE	stm32f051x8.h	2948;"	d
I2C_CR1_NACKIE_Msk	stm32f051x8.h	2947;"	d
I2C_CR1_NACKIE_Pos	stm32f051x8.h	2946;"	d
I2C_CR1_NOSTRETCH	stm32f051x8.h	2978;"	d
I2C_CR1_NOSTRETCH_Msk	stm32f051x8.h	2977;"	d
I2C_CR1_NOSTRETCH_Pos	stm32f051x8.h	2976;"	d
I2C_CR1_PE	stm32f051x8.h	2936;"	d
I2C_CR1_PECEN	stm32f051x8.h	2996;"	d
I2C_CR1_PECEN_Msk	stm32f051x8.h	2995;"	d
I2C_CR1_PECEN_Pos	stm32f051x8.h	2994;"	d
I2C_CR1_PE_Msk	stm32f051x8.h	2935;"	d
I2C_CR1_PE_Pos	stm32f051x8.h	2934;"	d
I2C_CR1_RXDMAEN	stm32f051x8.h	2972;"	d
I2C_CR1_RXDMAEN_Msk	stm32f051x8.h	2971;"	d
I2C_CR1_RXDMAEN_Pos	stm32f051x8.h	2970;"	d
I2C_CR1_RXIE	stm32f051x8.h	2942;"	d
I2C_CR1_RXIE_Msk	stm32f051x8.h	2941;"	d
I2C_CR1_RXIE_Pos	stm32f051x8.h	2940;"	d
I2C_CR1_SBC	stm32f051x8.h	2975;"	d
I2C_CR1_SBC_Msk	stm32f051x8.h	2974;"	d
I2C_CR1_SBC_Pos	stm32f051x8.h	2973;"	d
I2C_CR1_SMBDEN	stm32f051x8.h	2990;"	d
I2C_CR1_SMBDEN_Msk	stm32f051x8.h	2989;"	d
I2C_CR1_SMBDEN_Pos	stm32f051x8.h	2988;"	d
I2C_CR1_SMBHEN	stm32f051x8.h	2987;"	d
I2C_CR1_SMBHEN_Msk	stm32f051x8.h	2986;"	d
I2C_CR1_SMBHEN_Pos	stm32f051x8.h	2985;"	d
I2C_CR1_STOPIE	stm32f051x8.h	2951;"	d
I2C_CR1_STOPIE_Msk	stm32f051x8.h	2950;"	d
I2C_CR1_STOPIE_Pos	stm32f051x8.h	2949;"	d
I2C_CR1_SWRST	stm32f051x8.h	2966;"	d
I2C_CR1_SWRST_Msk	stm32f051x8.h	2965;"	d
I2C_CR1_SWRST_Pos	stm32f051x8.h	2964;"	d
I2C_CR1_TCIE	stm32f051x8.h	2954;"	d
I2C_CR1_TCIE_Msk	stm32f051x8.h	2953;"	d
I2C_CR1_TCIE_Pos	stm32f051x8.h	2952;"	d
I2C_CR1_TXDMAEN	stm32f051x8.h	2969;"	d
I2C_CR1_TXDMAEN_Msk	stm32f051x8.h	2968;"	d
I2C_CR1_TXDMAEN_Pos	stm32f051x8.h	2967;"	d
I2C_CR1_TXIE	stm32f051x8.h	2939;"	d
I2C_CR1_TXIE_Msk	stm32f051x8.h	2938;"	d
I2C_CR1_TXIE_Pos	stm32f051x8.h	2937;"	d
I2C_CR1_WUPEN	stm32f051x8.h	2981;"	d
I2C_CR1_WUPEN_Msk	stm32f051x8.h	2980;"	d
I2C_CR1_WUPEN_Pos	stm32f051x8.h	2979;"	d
I2C_CR2_ADD10	stm32f051x8.h	3007;"	d
I2C_CR2_ADD10_Msk	stm32f051x8.h	3006;"	d
I2C_CR2_ADD10_Pos	stm32f051x8.h	3005;"	d
I2C_CR2_AUTOEND	stm32f051x8.h	3028;"	d
I2C_CR2_AUTOEND_Msk	stm32f051x8.h	3027;"	d
I2C_CR2_AUTOEND_Pos	stm32f051x8.h	3026;"	d
I2C_CR2_HEAD10R	stm32f051x8.h	3010;"	d
I2C_CR2_HEAD10R_Msk	stm32f051x8.h	3009;"	d
I2C_CR2_HEAD10R_Pos	stm32f051x8.h	3008;"	d
I2C_CR2_NACK	stm32f051x8.h	3019;"	d
I2C_CR2_NACK_Msk	stm32f051x8.h	3018;"	d
I2C_CR2_NACK_Pos	stm32f051x8.h	3017;"	d
I2C_CR2_NBYTES	stm32f051x8.h	3022;"	d
I2C_CR2_NBYTES_Msk	stm32f051x8.h	3021;"	d
I2C_CR2_NBYTES_Pos	stm32f051x8.h	3020;"	d
I2C_CR2_PECBYTE	stm32f051x8.h	3031;"	d
I2C_CR2_PECBYTE_Msk	stm32f051x8.h	3030;"	d
I2C_CR2_PECBYTE_Pos	stm32f051x8.h	3029;"	d
I2C_CR2_RD_WRN	stm32f051x8.h	3004;"	d
I2C_CR2_RD_WRN_Msk	stm32f051x8.h	3003;"	d
I2C_CR2_RD_WRN_Pos	stm32f051x8.h	3002;"	d
I2C_CR2_RELOAD	stm32f051x8.h	3025;"	d
I2C_CR2_RELOAD_Msk	stm32f051x8.h	3024;"	d
I2C_CR2_RELOAD_Pos	stm32f051x8.h	3023;"	d
I2C_CR2_SADD	stm32f051x8.h	3001;"	d
I2C_CR2_SADD_Msk	stm32f051x8.h	3000;"	d
I2C_CR2_SADD_Pos	stm32f051x8.h	2999;"	d
I2C_CR2_START	stm32f051x8.h	3013;"	d
I2C_CR2_START_Msk	stm32f051x8.h	3012;"	d
I2C_CR2_START_Pos	stm32f051x8.h	3011;"	d
I2C_CR2_STOP	stm32f051x8.h	3016;"	d
I2C_CR2_STOP_Msk	stm32f051x8.h	3015;"	d
I2C_CR2_STOP_Pos	stm32f051x8.h	3014;"	d
I2C_ICR_ADDRCF	stm32f051x8.h	3167;"	d
I2C_ICR_ADDRCF_Msk	stm32f051x8.h	3166;"	d
I2C_ICR_ADDRCF_Pos	stm32f051x8.h	3165;"	d
I2C_ICR_ALERTCF	stm32f051x8.h	3191;"	d
I2C_ICR_ALERTCF_Msk	stm32f051x8.h	3190;"	d
I2C_ICR_ALERTCF_Pos	stm32f051x8.h	3189;"	d
I2C_ICR_ARLOCF	stm32f051x8.h	3179;"	d
I2C_ICR_ARLOCF_Msk	stm32f051x8.h	3178;"	d
I2C_ICR_ARLOCF_Pos	stm32f051x8.h	3177;"	d
I2C_ICR_BERRCF	stm32f051x8.h	3176;"	d
I2C_ICR_BERRCF_Msk	stm32f051x8.h	3175;"	d
I2C_ICR_BERRCF_Pos	stm32f051x8.h	3174;"	d
I2C_ICR_NACKCF	stm32f051x8.h	3170;"	d
I2C_ICR_NACKCF_Msk	stm32f051x8.h	3169;"	d
I2C_ICR_NACKCF_Pos	stm32f051x8.h	3168;"	d
I2C_ICR_OVRCF	stm32f051x8.h	3182;"	d
I2C_ICR_OVRCF_Msk	stm32f051x8.h	3181;"	d
I2C_ICR_OVRCF_Pos	stm32f051x8.h	3180;"	d
I2C_ICR_PECCF	stm32f051x8.h	3185;"	d
I2C_ICR_PECCF_Msk	stm32f051x8.h	3184;"	d
I2C_ICR_PECCF_Pos	stm32f051x8.h	3183;"	d
I2C_ICR_STOPCF	stm32f051x8.h	3173;"	d
I2C_ICR_STOPCF_Msk	stm32f051x8.h	3172;"	d
I2C_ICR_STOPCF_Pos	stm32f051x8.h	3171;"	d
I2C_ICR_TIMOUTCF	stm32f051x8.h	3188;"	d
I2C_ICR_TIMOUTCF_Msk	stm32f051x8.h	3187;"	d
I2C_ICR_TIMOUTCF_Pos	stm32f051x8.h	3186;"	d
I2C_ISR_ADDCODE	stm32f051x8.h	3162;"	d
I2C_ISR_ADDCODE_Msk	stm32f051x8.h	3161;"	d
I2C_ISR_ADDCODE_Pos	stm32f051x8.h	3160;"	d
I2C_ISR_ADDR	stm32f051x8.h	3123;"	d
I2C_ISR_ADDR_Msk	stm32f051x8.h	3122;"	d
I2C_ISR_ADDR_Pos	stm32f051x8.h	3121;"	d
I2C_ISR_ALERT	stm32f051x8.h	3153;"	d
I2C_ISR_ALERT_Msk	stm32f051x8.h	3152;"	d
I2C_ISR_ALERT_Pos	stm32f051x8.h	3151;"	d
I2C_ISR_ARLO	stm32f051x8.h	3141;"	d
I2C_ISR_ARLO_Msk	stm32f051x8.h	3140;"	d
I2C_ISR_ARLO_Pos	stm32f051x8.h	3139;"	d
I2C_ISR_BERR	stm32f051x8.h	3138;"	d
I2C_ISR_BERR_Msk	stm32f051x8.h	3137;"	d
I2C_ISR_BERR_Pos	stm32f051x8.h	3136;"	d
I2C_ISR_BUSY	stm32f051x8.h	3156;"	d
I2C_ISR_BUSY_Msk	stm32f051x8.h	3155;"	d
I2C_ISR_BUSY_Pos	stm32f051x8.h	3154;"	d
I2C_ISR_DIR	stm32f051x8.h	3159;"	d
I2C_ISR_DIR_Msk	stm32f051x8.h	3158;"	d
I2C_ISR_DIR_Pos	stm32f051x8.h	3157;"	d
I2C_ISR_NACKF	stm32f051x8.h	3126;"	d
I2C_ISR_NACKF_Msk	stm32f051x8.h	3125;"	d
I2C_ISR_NACKF_Pos	stm32f051x8.h	3124;"	d
I2C_ISR_OVR	stm32f051x8.h	3144;"	d
I2C_ISR_OVR_Msk	stm32f051x8.h	3143;"	d
I2C_ISR_OVR_Pos	stm32f051x8.h	3142;"	d
I2C_ISR_PECERR	stm32f051x8.h	3147;"	d
I2C_ISR_PECERR_Msk	stm32f051x8.h	3146;"	d
I2C_ISR_PECERR_Pos	stm32f051x8.h	3145;"	d
I2C_ISR_RXNE	stm32f051x8.h	3120;"	d
I2C_ISR_RXNE_Msk	stm32f051x8.h	3119;"	d
I2C_ISR_RXNE_Pos	stm32f051x8.h	3118;"	d
I2C_ISR_STOPF	stm32f051x8.h	3129;"	d
I2C_ISR_STOPF_Msk	stm32f051x8.h	3128;"	d
I2C_ISR_STOPF_Pos	stm32f051x8.h	3127;"	d
I2C_ISR_TC	stm32f051x8.h	3132;"	d
I2C_ISR_TCR	stm32f051x8.h	3135;"	d
I2C_ISR_TCR_Msk	stm32f051x8.h	3134;"	d
I2C_ISR_TCR_Pos	stm32f051x8.h	3133;"	d
I2C_ISR_TC_Msk	stm32f051x8.h	3131;"	d
I2C_ISR_TC_Pos	stm32f051x8.h	3130;"	d
I2C_ISR_TIMEOUT	stm32f051x8.h	3150;"	d
I2C_ISR_TIMEOUT_Msk	stm32f051x8.h	3149;"	d
I2C_ISR_TIMEOUT_Pos	stm32f051x8.h	3148;"	d
I2C_ISR_TXE	stm32f051x8.h	3114;"	d
I2C_ISR_TXE_Msk	stm32f051x8.h	3113;"	d
I2C_ISR_TXE_Pos	stm32f051x8.h	3112;"	d
I2C_ISR_TXIS	stm32f051x8.h	3117;"	d
I2C_ISR_TXIS_Msk	stm32f051x8.h	3116;"	d
I2C_ISR_TXIS_Pos	stm32f051x8.h	3115;"	d
I2C_OAR1_OA1	stm32f051x8.h	3036;"	d
I2C_OAR1_OA1EN	stm32f051x8.h	3042;"	d
I2C_OAR1_OA1EN_Msk	stm32f051x8.h	3041;"	d
I2C_OAR1_OA1EN_Pos	stm32f051x8.h	3040;"	d
I2C_OAR1_OA1MODE	stm32f051x8.h	3039;"	d
I2C_OAR1_OA1MODE_Msk	stm32f051x8.h	3038;"	d
I2C_OAR1_OA1MODE_Pos	stm32f051x8.h	3037;"	d
I2C_OAR1_OA1_Msk	stm32f051x8.h	3035;"	d
I2C_OAR1_OA1_Pos	stm32f051x8.h	3034;"	d
I2C_OAR2_OA2	stm32f051x8.h	3047;"	d
I2C_OAR2_OA2EN	stm32f051x8.h	3075;"	d
I2C_OAR2_OA2EN_Msk	stm32f051x8.h	3074;"	d
I2C_OAR2_OA2EN_Pos	stm32f051x8.h	3073;"	d
I2C_OAR2_OA2MASK01	stm32f051x8.h	3054;"	d
I2C_OAR2_OA2MASK01_Msk	stm32f051x8.h	3053;"	d
I2C_OAR2_OA2MASK01_Pos	stm32f051x8.h	3052;"	d
I2C_OAR2_OA2MASK02	stm32f051x8.h	3057;"	d
I2C_OAR2_OA2MASK02_Msk	stm32f051x8.h	3056;"	d
I2C_OAR2_OA2MASK02_Pos	stm32f051x8.h	3055;"	d
I2C_OAR2_OA2MASK03	stm32f051x8.h	3060;"	d
I2C_OAR2_OA2MASK03_Msk	stm32f051x8.h	3059;"	d
I2C_OAR2_OA2MASK03_Pos	stm32f051x8.h	3058;"	d
I2C_OAR2_OA2MASK04	stm32f051x8.h	3063;"	d
I2C_OAR2_OA2MASK04_Msk	stm32f051x8.h	3062;"	d
I2C_OAR2_OA2MASK04_Pos	stm32f051x8.h	3061;"	d
I2C_OAR2_OA2MASK05	stm32f051x8.h	3066;"	d
I2C_OAR2_OA2MASK05_Msk	stm32f051x8.h	3065;"	d
I2C_OAR2_OA2MASK05_Pos	stm32f051x8.h	3064;"	d
I2C_OAR2_OA2MASK06	stm32f051x8.h	3069;"	d
I2C_OAR2_OA2MASK06_Msk	stm32f051x8.h	3068;"	d
I2C_OAR2_OA2MASK06_Pos	stm32f051x8.h	3067;"	d
I2C_OAR2_OA2MASK07	stm32f051x8.h	3072;"	d
I2C_OAR2_OA2MASK07_Msk	stm32f051x8.h	3071;"	d
I2C_OAR2_OA2MASK07_Pos	stm32f051x8.h	3070;"	d
I2C_OAR2_OA2MSK	stm32f051x8.h	3050;"	d
I2C_OAR2_OA2MSK_Msk	stm32f051x8.h	3049;"	d
I2C_OAR2_OA2MSK_Pos	stm32f051x8.h	3048;"	d
I2C_OAR2_OA2NOMASK	stm32f051x8.h	3051;"	d
I2C_OAR2_OA2_Msk	stm32f051x8.h	3046;"	d
I2C_OAR2_OA2_Pos	stm32f051x8.h	3045;"	d
I2C_PECR_PEC	stm32f051x8.h	3196;"	d
I2C_PECR_PEC_Msk	stm32f051x8.h	3195;"	d
I2C_PECR_PEC_Pos	stm32f051x8.h	3194;"	d
I2C_POSITION_CR1_DNF	stm32f0xx_ll_i2c.h	67;"	d
I2C_POSITION_CR2_NBYTES	stm32f0xx_ll_i2c.h	68;"	d
I2C_POSITION_ISR_ADDCODE	stm32f0xx_ll_i2c.h	74;"	d
I2C_POSITION_TIMEOUTR_TIMEOUTB	stm32f0xx_ll_i2c.h	75;"	d
I2C_POSITION_TIMINGR_PRESC	stm32f0xx_ll_i2c.h	69;"	d
I2C_POSITION_TIMINGR_SCLDEL	stm32f0xx_ll_i2c.h	70;"	d
I2C_POSITION_TIMINGR_SCLH	stm32f0xx_ll_i2c.h	72;"	d
I2C_POSITION_TIMINGR_SCLL	stm32f0xx_ll_i2c.h	73;"	d
I2C_POSITION_TIMINGR_SDADEL	stm32f0xx_ll_i2c.h	71;"	d
I2C_RXDR_RXDATA	stm32f051x8.h	3201;"	d
I2C_RXDR_RXDATA_Msk	stm32f051x8.h	3200;"	d
I2C_RXDR_RXDATA_Pos	stm32f051x8.h	3199;"	d
I2C_TIMEOUTR_TEXTEN	stm32f051x8.h	3109;"	d
I2C_TIMEOUTR_TEXTEN_Msk	stm32f051x8.h	3108;"	d
I2C_TIMEOUTR_TEXTEN_Pos	stm32f051x8.h	3107;"	d
I2C_TIMEOUTR_TIDLE	stm32f051x8.h	3100;"	d
I2C_TIMEOUTR_TIDLE_Msk	stm32f051x8.h	3099;"	d
I2C_TIMEOUTR_TIDLE_Pos	stm32f051x8.h	3098;"	d
I2C_TIMEOUTR_TIMEOUTA	stm32f051x8.h	3097;"	d
I2C_TIMEOUTR_TIMEOUTA_Msk	stm32f051x8.h	3096;"	d
I2C_TIMEOUTR_TIMEOUTA_Pos	stm32f051x8.h	3095;"	d
I2C_TIMEOUTR_TIMEOUTB	stm32f051x8.h	3106;"	d
I2C_TIMEOUTR_TIMEOUTB_Msk	stm32f051x8.h	3105;"	d
I2C_TIMEOUTR_TIMEOUTB_Pos	stm32f051x8.h	3104;"	d
I2C_TIMEOUTR_TIMOUTEN	stm32f051x8.h	3103;"	d
I2C_TIMEOUTR_TIMOUTEN_Msk	stm32f051x8.h	3102;"	d
I2C_TIMEOUTR_TIMOUTEN_Pos	stm32f051x8.h	3101;"	d
I2C_TIMINGR_PRESC	stm32f051x8.h	3092;"	d
I2C_TIMINGR_PRESC_Msk	stm32f051x8.h	3091;"	d
I2C_TIMINGR_PRESC_Pos	stm32f051x8.h	3090;"	d
I2C_TIMINGR_SCLDEL	stm32f051x8.h	3089;"	d
I2C_TIMINGR_SCLDEL_Msk	stm32f051x8.h	3088;"	d
I2C_TIMINGR_SCLDEL_Pos	stm32f051x8.h	3087;"	d
I2C_TIMINGR_SCLH	stm32f051x8.h	3083;"	d
I2C_TIMINGR_SCLH_Msk	stm32f051x8.h	3082;"	d
I2C_TIMINGR_SCLH_Pos	stm32f051x8.h	3081;"	d
I2C_TIMINGR_SCLL	stm32f051x8.h	3080;"	d
I2C_TIMINGR_SCLL_Msk	stm32f051x8.h	3079;"	d
I2C_TIMINGR_SCLL_Pos	stm32f051x8.h	3078;"	d
I2C_TIMINGR_SDADEL	stm32f051x8.h	3086;"	d
I2C_TIMINGR_SDADEL_Msk	stm32f051x8.h	3085;"	d
I2C_TIMINGR_SDADEL_Pos	stm32f051x8.h	3084;"	d
I2C_TXDR_TXDATA	stm32f051x8.h	3206;"	d
I2C_TXDR_TXDATA_Msk	stm32f051x8.h	3205;"	d
I2C_TXDR_TXDATA_Pos	stm32f051x8.h	3204;"	d
I2C_TypeDef	stm32f051x8.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon22
I2SCFGR	stm32f051x8.h	/^  __IO uint32_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address offset: 0x1C *\/$/;"	m	struct:__anon27
I2SPR	stm32f051x8.h	/^  __IO uint32_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address offset: 0x20 *\/$/;"	m	struct:__anon27
IC1ActiveInput	stm32f0xx_ll_tim.h	/^  uint32_t IC1ActiveInput;  \/*!< Specifies the TI1 input source$/;"	m	struct:__anon38
IC1Filter	stm32f0xx_ll_tim.h	/^  uint32_t IC1Filter;          \/*!< Specifies the TI1 input filter.$/;"	m	struct:__anon39
IC1Filter	stm32f0xx_ll_tim.h	/^  uint32_t IC1Filter;       \/*!< Specifies the TI1 input filter.$/;"	m	struct:__anon38
IC1Polarity	stm32f0xx_ll_tim.h	/^  uint32_t IC1Polarity;        \/*!< Specifies the active edge of TI1 input.$/;"	m	struct:__anon39
IC1Polarity	stm32f0xx_ll_tim.h	/^  uint32_t IC1Polarity;     \/*!< Specifies the active edge of TI1 input.$/;"	m	struct:__anon38
IC1Prescaler	stm32f0xx_ll_tim.h	/^  uint32_t IC1Prescaler;       \/*!< Specifies the TI1 input prescaler value.$/;"	m	struct:__anon39
IC1Prescaler	stm32f0xx_ll_tim.h	/^  uint32_t IC1Prescaler;    \/*!< Specifies the TI1 input prescaler value.$/;"	m	struct:__anon38
IC2ActiveInput	stm32f0xx_ll_tim.h	/^  uint32_t IC2ActiveInput;  \/*!< Specifies the TI2 input source$/;"	m	struct:__anon38
IC2Filter	stm32f0xx_ll_tim.h	/^  uint32_t IC2Filter;       \/*!< Specifies the TI2 input filter.$/;"	m	struct:__anon38
IC2Polarity	stm32f0xx_ll_tim.h	/^  uint32_t IC2Polarity;      \/*!< Specifies the active edge of TI2 input.$/;"	m	struct:__anon38
IC2Prescaler	stm32f0xx_ll_tim.h	/^  uint32_t IC2Prescaler;    \/*!< Specifies the TI2 input prescaler value.$/;"	m	struct:__anon38
ICActiveInput	stm32f0xx_ll_tim.h	/^  uint32_t ICActiveInput; \/*!< Specifies the input.$/;"	m	struct:__anon37
ICER	core_cm0.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon48
ICFilter	stm32f0xx_ll_tim.h	/^  uint32_t ICFilter;      \/*!< Specifies the input capture filter.$/;"	m	struct:__anon37
ICPR	core_cm0.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon48
ICPolarity	stm32f0xx_ll_tim.h	/^  uint32_t ICPolarity;    \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon37
ICPrescaler	stm32f0xx_ll_tim.h	/^  uint32_t ICPrescaler;   \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon37
ICR	stm32f051x8.h	/^  __IO uint32_t ICR;       \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/$/;"	m	struct:__anon29
ICR	stm32f051x8.h	/^  __IO uint32_t ICR;      \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon22
ICR	stm32f051x8.h	/^  __IO uint32_t ICR;    \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	m	struct:__anon30
ICSR	core_cm0.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon49
IDCODE	stm32f051x8.h	/^  __IO uint32_t IDCODE;       \/*!< MCU device ID code,                          Address offset: 0x00 *\/$/;"	m	struct:__anon14
IDR	stm32f051x8.h	/^  __IO uint32_t IDR;          \/*!< GPIO port input data register,               Address offset: 0x10      *\/$/;"	m	struct:__anon20
IDR	stm32f051x8.h	/^  __IO uint8_t  IDR;         \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	m	struct:__anon12
IER	stm32f051x8.h	/^  __IO uint32_t IER;          \/*!< ADC interrupt enable register,                 Address offset: 0x04 *\/$/;"	m	struct:__anon6
IER	stm32f051x8.h	/^  __IO uint32_t IER;          \/*!< CEC interrupt enable register,                              Address offset:0x14 *\/$/;"	m	struct:__anon8
IER	stm32f051x8.h	/^  __IO uint32_t IER;       \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon29
IFCR	stm32f051x8.h	/^  __IO uint32_t IFCR;         \/*!< DMA interrupt flag clear register,           Address offset: 0x04 *\/$/;"	m	struct:__anon16
IMR	stm32f051x8.h	/^  __IO uint32_t IMR;          \/*!<EXTI Interrupt mask register,                 Address offset: 0x00 *\/$/;"	m	struct:__anon17
INIT	stm32f051x8.h	/^  __IO uint32_t INIT;        \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	m	struct:__anon12
IOASCR	stm32f051x8.h	/^  __IO uint32_t IOASCR;    \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon29
IOCCR	stm32f051x8.h	/^  __IO uint32_t IOCCR;     \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	m	struct:__anon29
IOGCSR	stm32f051x8.h	/^  __IO uint32_t IOGCSR;    \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	m	struct:__anon29
IOGXCR	stm32f051x8.h	/^  __IO uint32_t IOGXCR[8]; \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-50 *\/$/;"	m	struct:__anon29
IOHCR	stm32f051x8.h	/^  __IO uint32_t IOHCR;     \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	m	struct:__anon29
IOSCR	stm32f051x8.h	/^  __IO uint32_t IOSCR;     \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	m	struct:__anon29
IP	core_cm0.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register *\/$/;"	m	struct:__anon48
IPSR_ISR_Msk	core_cm0.h	288;"	d
IPSR_ISR_Pos	core_cm0.h	287;"	d
IPSR_Type	core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon42
IRQn_Type	stm32f051x8.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon5
ISER	core_cm0.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon48
ISPR	core_cm0.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon48
ISR	core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon42::__anon43
ISR	core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon44::__anon45
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< ADC interrupt and status register,             Address offset: 0x00 *\/$/;"	m	struct:__anon6
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< CEC Interrupt and Status Register,                          Address offset:0x10 *\/$/;"	m	struct:__anon8
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< DMA interrupt status register,               Address offset: 0x00 *\/$/;"	m	struct:__anon16
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;        \/*!< RTC initialization and status register,                    Address offset: 0x0C *\/$/;"	m	struct:__anon26
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;       \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	m	struct:__anon29
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;      \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon22
ISR	stm32f051x8.h	/^  __IO uint32_t ISR;    \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	m	struct:__anon30
IS_ADC_ALL_INSTANCE	stm32f051x8.h	6423;"	d
IS_ADC_COMMON_INSTANCE	stm32f051x8.h	6425;"	d
IS_CEC_ALL_INSTANCE	stm32f051x8.h	6438;"	d
IS_COMP_ALL_INSTANCE	stm32f051x8.h	6428;"	d
IS_COMP_COMMON_INSTANCE	stm32f051x8.h	6431;"	d
IS_COMP_DAC1SWITCH_INSTANCE	stm32f051x8.h	6433;"	d
IS_COMP_WINDOWMODE_INSTANCE	stm32f051x8.h	6435;"	d
IS_CRC_ALL_INSTANCE	stm32f051x8.h	6441;"	d
IS_DAC_ALL_INSTANCE	stm32f051x8.h	6444;"	d
IS_DMA_ALL_INSTANCE	stm32f051x8.h	6447;"	d
IS_FUNCTIONAL_STATE	stm32f0xx.h	186;"	d
IS_GPIO_AF_INSTANCE	stm32f051x8.h	6461;"	d
IS_GPIO_ALL_INSTANCE	stm32f051x8.h	6454;"	d
IS_GPIO_LOCK_INSTANCE	stm32f051x8.h	6465;"	d
IS_I2C_ALL_INSTANCE	stm32f051x8.h	6469;"	d
IS_I2C_WAKEUP_FROMSTOP_INSTANCE	stm32f051x8.h	6473;"	d
IS_I2S_ALL_INSTANCE	stm32f051x8.h	6476;"	d
IS_IRDA_INSTANCE	stm32f051x8.h	6701;"	d
IS_IWDG_ALL_INSTANCE	stm32f051x8.h	6480;"	d
IS_RTC_ALL_INSTANCE	stm32f051x8.h	6483;"	d
IS_SMARTCARD_INSTANCE	stm32f051x8.h	6704;"	d
IS_SMBUS_ALL_INSTANCE	stm32f051x8.h	6486;"	d
IS_SPI_ALL_INSTANCE	stm32f051x8.h	6489;"	d
IS_TIM_32B_COUNTER_INSTANCE	stm32f051x8.h	6584;"	d
IS_TIM_ADVANCED_INSTANCE	stm32f051x8.h	6694;"	d
IS_TIM_BREAK_INSTANCE	stm32f051x8.h	6595;"	d
IS_TIM_CC1_INSTANCE	stm32f051x8.h	6503;"	d
IS_TIM_CC2_INSTANCE	stm32f051x8.h	6512;"	d
IS_TIM_CC3_INSTANCE	stm32f051x8.h	6518;"	d
IS_TIM_CC4_INSTANCE	stm32f051x8.h	6523;"	d
IS_TIM_CCXN_INSTANCE	stm32f051x8.h	6633;"	d
IS_TIM_CCX_INSTANCE	stm32f051x8.h	6601;"	d
IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE	stm32f051x8.h	6528;"	d
IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE	stm32f051x8.h	6533;"	d
IS_TIM_CLOCKSOURCE_ITRX_INSTANCE	stm32f051x8.h	6544;"	d
IS_TIM_CLOCKSOURCE_TIX_INSTANCE	stm32f051x8.h	6538;"	d
IS_TIM_CLOCK_DIVISION_INSTANCE	stm32f051x8.h	6659;"	d
IS_TIM_COMMUTATION_EVENT_INSTANCE	stm32f051x8.h	6685;"	d
IS_TIM_COUNTER_MODE_SELECT_INSTANCE	stm32f051x8.h	6648;"	d
IS_TIM_DMABURST_INSTANCE	stm32f051x8.h	6587;"	d
IS_TIM_DMA_CC_INSTANCE	stm32f051x8.h	6677;"	d
IS_TIM_DMA_INSTANCE	stm32f051x8.h	6668;"	d
IS_TIM_ENCODER_INTERFACE_INSTANCE	stm32f051x8.h	6555;"	d
IS_TIM_HALL_INTERFACE_INSTANCE	stm32f051x8.h	6560;"	d
IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE	stm32f051x8.h	6563;"	d
IS_TIM_INSTANCE	stm32f051x8.h	6493;"	d
IS_TIM_MASTER_INSTANCE	stm32f051x8.h	6571;"	d
IS_TIM_OCXREF_CLEAR_INSTANCE	stm32f051x8.h	6550;"	d
IS_TIM_REMAP_INSTANCE	stm32f051x8.h	6691;"	d
IS_TIM_REPETITION_COUNTER_INSTANCE	stm32f051x8.h	6653;"	d
IS_TIM_SLAVE_INSTANCE	stm32f051x8.h	6578;"	d
IS_TIM_XOR_INSTANCE	stm32f051x8.h	6566;"	d
IS_TSC_ALL_INSTANCE	stm32f051x8.h	6698;"	d
IS_UART_DRIVER_ENABLE_INSTANCE	stm32f051x8.h	6734;"	d
IS_UART_HALFDUPLEX_INSTANCE	stm32f051x8.h	6718;"	d
IS_UART_HWFLOW_INSTANCE	stm32f051x8.h	6722;"	d
IS_UART_INSTANCE	stm32f051x8.h	6714;"	d
IS_UART_LIN_INSTANCE	stm32f051x8.h	6726;"	d
IS_UART_WAKEUP_FROMSTOP_INSTANCE	stm32f051x8.h	6729;"	d
IS_UART_WAKEUP_INSTANCE	stm32f051x8.h	6731;"	d
IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE	stm32f051x8.h	6711;"	d
IS_USART_INSTANCE	stm32f051x8.h	6707;"	d
IS_WWDG_ALL_INSTANCE	stm32f051x8.h	6738;"	d
ITStatus	stm32f0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon53
IWDG	stm32f051x8.h	611;"	d
IWDG_BASE	stm32f051x8.h	551;"	d
IWDG_KR_KEY	stm32f051x8.h	3216;"	d
IWDG_KR_KEY_Msk	stm32f051x8.h	3215;"	d
IWDG_KR_KEY_Pos	stm32f051x8.h	3214;"	d
IWDG_PR_PR	stm32f051x8.h	3221;"	d
IWDG_PR_PR_0	stm32f051x8.h	3222;"	d
IWDG_PR_PR_1	stm32f051x8.h	3223;"	d
IWDG_PR_PR_2	stm32f051x8.h	3224;"	d
IWDG_PR_PR_Msk	stm32f051x8.h	3220;"	d
IWDG_PR_PR_Pos	stm32f051x8.h	3219;"	d
IWDG_RLR_RL	stm32f051x8.h	3229;"	d
IWDG_RLR_RL_Msk	stm32f051x8.h	3228;"	d
IWDG_RLR_RL_Pos	stm32f051x8.h	3227;"	d
IWDG_SR_PVU	stm32f051x8.h	3234;"	d
IWDG_SR_PVU_Msk	stm32f051x8.h	3233;"	d
IWDG_SR_PVU_Pos	stm32f051x8.h	3232;"	d
IWDG_SR_RVU	stm32f051x8.h	3237;"	d
IWDG_SR_RVU_Msk	stm32f051x8.h	3236;"	d
IWDG_SR_RVU_Pos	stm32f051x8.h	3235;"	d
IWDG_SR_WVU	stm32f051x8.h	3240;"	d
IWDG_SR_WVU_Msk	stm32f051x8.h	3239;"	d
IWDG_SR_WVU_Pos	stm32f051x8.h	3238;"	d
IWDG_TypeDef	stm32f051x8.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon23
IWDG_WINR_WIN	stm32f051x8.h	3245;"	d
IWDG_WINR_WIN_Msk	stm32f051x8.h	3244;"	d
IWDG_WINR_WIN_Pos	stm32f051x8.h	3243;"	d
InputHysteresis	stm32f0xx_ll_comp.h	/^  uint32_t InputHysteresis;             \/*!< Set comparator hysteresis mode of the input minus.$/;"	m	struct:__anon51
InputMinus	stm32f0xx_ll_comp.h	/^  uint32_t InputMinus;                  \/*!< Set comparator input minus (inverting input).$/;"	m	struct:__anon51
InputPlus	stm32f0xx_ll_comp.h	/^  uint32_t InputPlus;                   \/*!< Set comparator input plus (non-inverting input).$/;"	m	struct:__anon51
KEYR	stm32f051x8.h	/^  __IO uint32_t KEYR;         \/*!<FLASH key register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon18
KR	stm32f051x8.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon23
LCKR	stm32f051x8.h	/^  __IO uint32_t LCKR;         \/*!< GPIO port configuration lock register,       Address offset: 0x1C      *\/$/;"	m	struct:__anon20
LL_ADC_AWD1	stm32f0xx_ll_adc.h	577;"	d
LL_ADC_AWD_ALL_CHANNELS_REG	stm32f0xx_ll_adc.h	586;"	d
LL_ADC_AWD_CHANNEL_0_REG	stm32f0xx_ll_adc.h	587;"	d
LL_ADC_AWD_CHANNEL_10_REG	stm32f0xx_ll_adc.h	597;"	d
LL_ADC_AWD_CHANNEL_11_REG	stm32f0xx_ll_adc.h	598;"	d
LL_ADC_AWD_CHANNEL_12_REG	stm32f0xx_ll_adc.h	599;"	d
LL_ADC_AWD_CHANNEL_13_REG	stm32f0xx_ll_adc.h	600;"	d
LL_ADC_AWD_CHANNEL_14_REG	stm32f0xx_ll_adc.h	601;"	d
LL_ADC_AWD_CHANNEL_15_REG	stm32f0xx_ll_adc.h	602;"	d
LL_ADC_AWD_CHANNEL_16_REG	stm32f0xx_ll_adc.h	603;"	d
LL_ADC_AWD_CHANNEL_17_REG	stm32f0xx_ll_adc.h	604;"	d
LL_ADC_AWD_CHANNEL_18_REG	stm32f0xx_ll_adc.h	608;"	d
LL_ADC_AWD_CHANNEL_1_REG	stm32f0xx_ll_adc.h	588;"	d
LL_ADC_AWD_CHANNEL_2_REG	stm32f0xx_ll_adc.h	589;"	d
LL_ADC_AWD_CHANNEL_3_REG	stm32f0xx_ll_adc.h	590;"	d
LL_ADC_AWD_CHANNEL_4_REG	stm32f0xx_ll_adc.h	591;"	d
LL_ADC_AWD_CHANNEL_5_REG	stm32f0xx_ll_adc.h	592;"	d
LL_ADC_AWD_CHANNEL_6_REG	stm32f0xx_ll_adc.h	593;"	d
LL_ADC_AWD_CHANNEL_7_REG	stm32f0xx_ll_adc.h	594;"	d
LL_ADC_AWD_CHANNEL_8_REG	stm32f0xx_ll_adc.h	595;"	d
LL_ADC_AWD_CHANNEL_9_REG	stm32f0xx_ll_adc.h	596;"	d
LL_ADC_AWD_CH_TEMPSENSOR_REG	stm32f0xx_ll_adc.h	606;"	d
LL_ADC_AWD_CH_VBAT_REG	stm32f0xx_ll_adc.h	609;"	d
LL_ADC_AWD_CH_VREFINT_REG	stm32f0xx_ll_adc.h	605;"	d
LL_ADC_AWD_DISABLE	stm32f0xx_ll_adc.h	585;"	d
LL_ADC_AWD_THRESHOLDS_HIGH_LOW	stm32f0xx_ll_adc.h	620;"	d
LL_ADC_AWD_THRESHOLD_HIGH	stm32f0xx_ll_adc.h	618;"	d
LL_ADC_AWD_THRESHOLD_LOW	stm32f0xx_ll_adc.h	619;"	d
LL_ADC_CHANNEL_0	stm32f0xx_ll_adc.h	462;"	d
LL_ADC_CHANNEL_1	stm32f0xx_ll_adc.h	463;"	d
LL_ADC_CHANNEL_10	stm32f0xx_ll_adc.h	472;"	d
LL_ADC_CHANNEL_11	stm32f0xx_ll_adc.h	473;"	d
LL_ADC_CHANNEL_12	stm32f0xx_ll_adc.h	474;"	d
LL_ADC_CHANNEL_13	stm32f0xx_ll_adc.h	475;"	d
LL_ADC_CHANNEL_14	stm32f0xx_ll_adc.h	476;"	d
LL_ADC_CHANNEL_15	stm32f0xx_ll_adc.h	477;"	d
LL_ADC_CHANNEL_16	stm32f0xx_ll_adc.h	478;"	d
LL_ADC_CHANNEL_17	stm32f0xx_ll_adc.h	479;"	d
LL_ADC_CHANNEL_18	stm32f0xx_ll_adc.h	483;"	d
LL_ADC_CHANNEL_2	stm32f0xx_ll_adc.h	464;"	d
LL_ADC_CHANNEL_3	stm32f0xx_ll_adc.h	465;"	d
LL_ADC_CHANNEL_4	stm32f0xx_ll_adc.h	466;"	d
LL_ADC_CHANNEL_5	stm32f0xx_ll_adc.h	467;"	d
LL_ADC_CHANNEL_6	stm32f0xx_ll_adc.h	468;"	d
LL_ADC_CHANNEL_7	stm32f0xx_ll_adc.h	469;"	d
LL_ADC_CHANNEL_8	stm32f0xx_ll_adc.h	470;"	d
LL_ADC_CHANNEL_9	stm32f0xx_ll_adc.h	471;"	d
LL_ADC_CHANNEL_TEMPSENSOR	stm32f0xx_ll_adc.h	481;"	d
LL_ADC_CHANNEL_VBAT	stm32f0xx_ll_adc.h	484;"	d
LL_ADC_CHANNEL_VREFINT	stm32f0xx_ll_adc.h	480;"	d
LL_ADC_CLOCK_ASYNC	stm32f0xx_ll_adc.h	415;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV2	stm32f0xx_ll_adc.h	414;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV4	stm32f0xx_ll_adc.h	413;"	d
LL_ADC_ClearFlag_ADRDY	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_AWD1	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOC	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOS	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOSMP	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_OVR	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ConfigAnalogWDThresholds	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)$/;"	f
LL_ADC_DATA_ALIGN_LEFT	stm32f0xx_ll_adc.h	435;"	d
LL_ADC_DATA_ALIGN_RIGHT	stm32f0xx_ll_adc.h	434;"	d
LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES	stm32f0xx_ll_adc.h	672;"	d
LL_ADC_DELAY_TEMPSENSOR_STAB_US	stm32f0xx_ll_adc.h	663;"	d
LL_ADC_DELAY_VREFINT_STAB_US	stm32f0xx_ll_adc.h	657;"	d
LL_ADC_DMA_GetRegAddr	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)$/;"	f
LL_ADC_DMA_REG_REGULAR_DATA	stm32f0xx_ll_adc.h	387;"	d
LL_ADC_Disable	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_ADRDY	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_AWD1	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOC	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOS	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOSMP	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_OVR	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_Enable	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_ADRDY	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_AWD1	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOC	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOS	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOSMP	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_OVR	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_FLAG_ADRDY	stm32f0xx_ll_adc.h	357;"	d
LL_ADC_FLAG_AWD1	stm32f0xx_ll_adc.h	362;"	d
LL_ADC_FLAG_EOC	stm32f0xx_ll_adc.h	358;"	d
LL_ADC_FLAG_EOS	stm32f0xx_ll_adc.h	359;"	d
LL_ADC_FLAG_EOSMP	stm32f0xx_ll_adc.h	361;"	d
LL_ADC_FLAG_OVR	stm32f0xx_ll_adc.h	360;"	d
LL_ADC_GROUP_REGULAR	stm32f0xx_ll_adc.h	454;"	d
LL_ADC_GetAnalogWDMonitChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetAnalogWDThresholds	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)$/;"	f
LL_ADC_GetClock	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetCommonPathInternalCh	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f
LL_ADC_GetDataAlignment	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetLowPowerMode	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetResolution	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetSamplingTimeCommonChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IT_ADRDY	stm32f0xx_ll_adc.h	371;"	d
LL_ADC_IT_AWD1	stm32f0xx_ll_adc.h	376;"	d
LL_ADC_IT_EOC	stm32f0xx_ll_adc.h	372;"	d
LL_ADC_IT_EOS	stm32f0xx_ll_adc.h	373;"	d
LL_ADC_IT_EOSMP	stm32f0xx_ll_adc.h	375;"	d
LL_ADC_IT_OVR	stm32f0xx_ll_adc.h	374;"	d
LL_ADC_InitTypeDef	stm32f0xx_ll_adc.h	/^} LL_ADC_InitTypeDef;$/;"	t	typeref:struct:__anon63
LL_ADC_IsActiveFlag_ADRDY	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_AWD1	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOC	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOS	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOSMP	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_OVR	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsCalibrationOnGoing	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsDisableOngoing	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabled	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_ADRDY	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_AWD1	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOC	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOS	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOSMP	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_OVR	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_LP_AUTOPOWEROFF	stm32f0xx_ll_adc.h	445;"	d
LL_ADC_LP_AUTOWAIT	stm32f0xx_ll_adc.h	444;"	d
LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF	stm32f0xx_ll_adc.h	446;"	d
LL_ADC_LP_MODE_NONE	stm32f0xx_ll_adc.h	443;"	d
LL_ADC_PATH_INTERNAL_NONE	stm32f0xx_ll_adc.h	400;"	d
LL_ADC_PATH_INTERNAL_TEMPSENSOR	stm32f0xx_ll_adc.h	402;"	d
LL_ADC_PATH_INTERNAL_VBAT	stm32f0xx_ll_adc.h	404;"	d
LL_ADC_PATH_INTERNAL_VREFINT	stm32f0xx_ll_adc.h	401;"	d
LL_ADC_REG_CONV_CONTINUOUS	stm32f0xx_ll_adc.h	517;"	d
LL_ADC_REG_CONV_SINGLE	stm32f0xx_ll_adc.h	516;"	d
LL_ADC_REG_DMA_TRANSFER_LIMITED	stm32f0xx_ll_adc.h	526;"	d
LL_ADC_REG_DMA_TRANSFER_NONE	stm32f0xx_ll_adc.h	525;"	d
LL_ADC_REG_DMA_TRANSFER_UNLIMITED	stm32f0xx_ll_adc.h	527;"	d
LL_ADC_REG_GetContinuousMode	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetDMATransfer	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetOverrun	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerDiscont	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerScanDirection	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetTriggerEdge	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetTriggerSource	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_InitTypeDef	stm32f0xx_ll_adc.h	/^} LL_ADC_REG_InitTypeDef;$/;"	t	typeref:struct:__anon64
LL_ADC_REG_IsConversionOngoing	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_IsStopConversionOngoing	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_IsTriggerSourceSWStart	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_OVR_DATA_OVERWRITTEN	stm32f0xx_ll_adc.h	536;"	d
LL_ADC_REG_OVR_DATA_PRESERVED	stm32f0xx_ll_adc.h	535;"	d
LL_ADC_REG_ReadConversionData10	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData12	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData32	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData6	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData8	stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_SEQ_DISCONT_1RANK	stm32f0xx_ll_adc.h	554;"	d
LL_ADC_REG_SEQ_DISCONT_DISABLE	stm32f0xx_ll_adc.h	553;"	d
LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD	stm32f0xx_ll_adc.h	545;"	d
LL_ADC_REG_SEQ_SCAN_DIR_FORWARD	stm32f0xx_ll_adc.h	544;"	d
LL_ADC_REG_SetContinuousMode	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)$/;"	f
LL_ADC_REG_SetDMATransfer	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)$/;"	f
LL_ADC_REG_SetOverrun	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)$/;"	f
LL_ADC_REG_SetSequencerChAdd	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerChRem	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerDiscont	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)$/;"	f
LL_ADC_REG_SetSequencerScanDirection	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)$/;"	f
LL_ADC_REG_SetTriggerEdge	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)$/;"	f
LL_ADC_REG_SetTriggerSource	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)$/;"	f
LL_ADC_REG_StartConversion	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_StopConversion	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_TRIG_EXT_FALLING	stm32f0xx_ll_adc.h	507;"	d
LL_ADC_REG_TRIG_EXT_RISING	stm32f0xx_ll_adc.h	506;"	d
LL_ADC_REG_TRIG_EXT_RISINGFALLING	stm32f0xx_ll_adc.h	508;"	d
LL_ADC_REG_TRIG_EXT_TIM15_TRGO	stm32f0xx_ll_adc.h	498;"	d
LL_ADC_REG_TRIG_EXT_TIM1_CH4	stm32f0xx_ll_adc.h	495;"	d
LL_ADC_REG_TRIG_EXT_TIM1_TRGO	stm32f0xx_ll_adc.h	494;"	d
LL_ADC_REG_TRIG_EXT_TIM2_TRGO	stm32f0xx_ll_adc.h	496;"	d
LL_ADC_REG_TRIG_EXT_TIM3_TRGO	stm32f0xx_ll_adc.h	497;"	d
LL_ADC_REG_TRIG_SOFTWARE	stm32f0xx_ll_adc.h	493;"	d
LL_ADC_RESOLUTION_10B	stm32f0xx_ll_adc.h	424;"	d
LL_ADC_RESOLUTION_12B	stm32f0xx_ll_adc.h	423;"	d
LL_ADC_RESOLUTION_6B	stm32f0xx_ll_adc.h	426;"	d
LL_ADC_RESOLUTION_8B	stm32f0xx_ll_adc.h	425;"	d
LL_ADC_ReadReg	stm32f0xx_ll_adc.h	707;"	d
LL_ADC_SAMPLINGTIME_13CYCLES_5	stm32f0xx_ll_adc.h	564;"	d
LL_ADC_SAMPLINGTIME_1CYCLE_5	stm32f0xx_ll_adc.h	562;"	d
LL_ADC_SAMPLINGTIME_239CYCLES_5	stm32f0xx_ll_adc.h	569;"	d
LL_ADC_SAMPLINGTIME_28CYCLES_5	stm32f0xx_ll_adc.h	565;"	d
LL_ADC_SAMPLINGTIME_41CYCLES_5	stm32f0xx_ll_adc.h	566;"	d
LL_ADC_SAMPLINGTIME_55CYCLES_5	stm32f0xx_ll_adc.h	567;"	d
LL_ADC_SAMPLINGTIME_71CYCLES_5	stm32f0xx_ll_adc.h	568;"	d
LL_ADC_SAMPLINGTIME_7CYCLES_5	stm32f0xx_ll_adc.h	563;"	d
LL_ADC_SetAnalogWDMonitChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)$/;"	f
LL_ADC_SetAnalogWDThresholds	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)$/;"	f
LL_ADC_SetClock	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)$/;"	f
LL_ADC_SetCommonPathInternalCh	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)$/;"	f
LL_ADC_SetDataAlignment	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)$/;"	f
LL_ADC_SetLowPowerMode	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)$/;"	f
LL_ADC_SetResolution	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)$/;"	f
LL_ADC_SetSamplingTimeCommonChannels	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)$/;"	f
LL_ADC_StartCalibration	stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_WriteReg	stm32f0xx_ll_adc.h	699;"	d
LL_AHB1_GRP1_DisableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_EnableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_ForceReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_IsEnabledClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_PERIPH_ALL	stm32f0xx_ll_bus.h	92;"	d
LL_AHB1_GRP1_PERIPH_CRC	stm32f0xx_ll_bus.h	99;"	d
LL_AHB1_GRP1_PERIPH_DMA1	stm32f0xx_ll_bus.h	93;"	d
LL_AHB1_GRP1_PERIPH_DMA2	stm32f0xx_ll_bus.h	95;"	d
LL_AHB1_GRP1_PERIPH_FLASH	stm32f0xx_ll_bus.h	98;"	d
LL_AHB1_GRP1_PERIPH_GPIOA	stm32f0xx_ll_bus.h	100;"	d
LL_AHB1_GRP1_PERIPH_GPIOB	stm32f0xx_ll_bus.h	101;"	d
LL_AHB1_GRP1_PERIPH_GPIOC	stm32f0xx_ll_bus.h	102;"	d
LL_AHB1_GRP1_PERIPH_GPIOD	stm32f0xx_ll_bus.h	104;"	d
LL_AHB1_GRP1_PERIPH_GPIOE	stm32f0xx_ll_bus.h	107;"	d
LL_AHB1_GRP1_PERIPH_GPIOF	stm32f0xx_ll_bus.h	109;"	d
LL_AHB1_GRP1_PERIPH_SRAM	stm32f0xx_ll_bus.h	97;"	d
LL_AHB1_GRP1_PERIPH_TSC	stm32f0xx_ll_bus.h	111;"	d
LL_AHB1_GRP1_ReleaseReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_DisableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_EnableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_ForceReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_IsEnabledClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_PERIPH_ALL	stm32f0xx_ll_bus.h	120;"	d
LL_APB1_GRP1_PERIPH_CAN	stm32f0xx_ll_bus.h	156;"	d
LL_APB1_GRP1_PERIPH_CEC	stm32f0xx_ll_bus.h	166;"	d
LL_APB1_GRP1_PERIPH_CRS	stm32f0xx_ll_bus.h	159;"	d
LL_APB1_GRP1_PERIPH_DAC1	stm32f0xx_ll_bus.h	163;"	d
LL_APB1_GRP1_PERIPH_I2C1	stm32f0xx_ll_bus.h	148;"	d
LL_APB1_GRP1_PERIPH_I2C2	stm32f0xx_ll_bus.h	150;"	d
LL_APB1_GRP1_PERIPH_PWR	stm32f0xx_ll_bus.h	161;"	d
LL_APB1_GRP1_PERIPH_SPI2	stm32f0xx_ll_bus.h	134;"	d
LL_APB1_GRP1_PERIPH_TIM14	stm32f0xx_ll_bus.h	131;"	d
LL_APB1_GRP1_PERIPH_TIM2	stm32f0xx_ll_bus.h	122;"	d
LL_APB1_GRP1_PERIPH_TIM3	stm32f0xx_ll_bus.h	124;"	d
LL_APB1_GRP1_PERIPH_TIM6	stm32f0xx_ll_bus.h	126;"	d
LL_APB1_GRP1_PERIPH_TIM7	stm32f0xx_ll_bus.h	129;"	d
LL_APB1_GRP1_PERIPH_USART2	stm32f0xx_ll_bus.h	137;"	d
LL_APB1_GRP1_PERIPH_USART3	stm32f0xx_ll_bus.h	140;"	d
LL_APB1_GRP1_PERIPH_USART4	stm32f0xx_ll_bus.h	143;"	d
LL_APB1_GRP1_PERIPH_USART5	stm32f0xx_ll_bus.h	146;"	d
LL_APB1_GRP1_PERIPH_USB	stm32f0xx_ll_bus.h	153;"	d
LL_APB1_GRP1_PERIPH_WWDG	stm32f0xx_ll_bus.h	132;"	d
LL_APB1_GRP1_ReleaseReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_DisableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_EnableClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_ForceReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_IsEnabledClock	stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_PERIPH_ADC1	stm32f0xx_ll_bus.h	177;"	d
LL_APB1_GRP2_PERIPH_ALL	stm32f0xx_ll_bus.h	175;"	d
LL_APB1_GRP2_PERIPH_DBGMCU	stm32f0xx_ll_bus.h	195;"	d
LL_APB1_GRP2_PERIPH_SPI1	stm32f0xx_ll_bus.h	188;"	d
LL_APB1_GRP2_PERIPH_SYSCFG	stm32f0xx_ll_bus.h	176;"	d
LL_APB1_GRP2_PERIPH_TIM1	stm32f0xx_ll_bus.h	187;"	d
LL_APB1_GRP2_PERIPH_TIM15	stm32f0xx_ll_bus.h	191;"	d
LL_APB1_GRP2_PERIPH_TIM16	stm32f0xx_ll_bus.h	193;"	d
LL_APB1_GRP2_PERIPH_TIM17	stm32f0xx_ll_bus.h	194;"	d
LL_APB1_GRP2_PERIPH_USART1	stm32f0xx_ll_bus.h	189;"	d
LL_APB1_GRP2_PERIPH_USART6	stm32f0xx_ll_bus.h	185;"	d
LL_APB1_GRP2_PERIPH_USART7	stm32f0xx_ll_bus.h	182;"	d
LL_APB1_GRP2_PERIPH_USART8	stm32f0xx_ll_bus.h	179;"	d
LL_APB1_GRP2_ReleaseReset	stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)$/;"	f
LL_COMP_ConfigInputs	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_ConfigInputs(COMP_TypeDef *COMPx, uint32_t InputMinus, uint32_t InputPlus)$/;"	f
LL_COMP_DELAY_STARTUP_US	stm32f0xx_ll_comp.h	273;"	d
LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US	stm32f0xx_ll_comp.h	280;"	d
LL_COMP_Disable	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Disable(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_Enable	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetCommonWindowMode	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON)$/;"	f
LL_COMP_GetInputHysteresis	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputHysteresis(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetInputMinus	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetInputPlus	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputPlus(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetOutputPolarity	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetOutputPolarity(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetOutputSelection	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetOutputSelection(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetPowerMode	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetPowerMode(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_HYSTERESIS_HIGH	stm32f0xx_ll_comp.h	221;"	d
LL_COMP_HYSTERESIS_LOW	stm32f0xx_ll_comp.h	219;"	d
LL_COMP_HYSTERESIS_MEDIUM	stm32f0xx_ll_comp.h	220;"	d
LL_COMP_HYSTERESIS_NONE	stm32f0xx_ll_comp.h	218;"	d
LL_COMP_INPUT_MINUS_1_2VREFINT	stm32f0xx_ll_comp.h	205;"	d
LL_COMP_INPUT_MINUS_1_4VREFINT	stm32f0xx_ll_comp.h	204;"	d
LL_COMP_INPUT_MINUS_3_4VREFINT	stm32f0xx_ll_comp.h	206;"	d
LL_COMP_INPUT_MINUS_DAC1_CH1	stm32f0xx_ll_comp.h	208;"	d
LL_COMP_INPUT_MINUS_DAC1_CH2	stm32f0xx_ll_comp.h	209;"	d
LL_COMP_INPUT_MINUS_IO1	stm32f0xx_ll_comp.h	210;"	d
LL_COMP_INPUT_MINUS_VREFINT	stm32f0xx_ll_comp.h	207;"	d
LL_COMP_INPUT_PLUS_DAC1_CH1	stm32f0xx_ll_comp.h	196;"	d
LL_COMP_INPUT_PLUS_IO1	stm32f0xx_ll_comp.h	195;"	d
LL_COMP_InitTypeDef	stm32f0xx_ll_comp.h	/^} LL_COMP_InitTypeDef;$/;"	t	typeref:struct:__anon51
LL_COMP_IsEnabled	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_IsEnabled(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_IsLocked	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_IsLocked(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_Lock	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_OUTPUTPOL_INVERTED	stm32f0xx_ll_comp.h	246;"	d
LL_COMP_OUTPUTPOL_NONINVERTED	stm32f0xx_ll_comp.h	245;"	d
LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS	stm32f0xx_ll_comp.h	73;"	d
LL_COMP_OUTPUT_LEVEL_HIGH	stm32f0xx_ll_comp.h	255;"	d
LL_COMP_OUTPUT_LEVEL_LOW	stm32f0xx_ll_comp.h	254;"	d
LL_COMP_OUTPUT_NONE	stm32f0xx_ll_comp.h	230;"	d
LL_COMP_OUTPUT_TIM1_BKIN	stm32f0xx_ll_comp.h	231;"	d
LL_COMP_OUTPUT_TIM1_IC1	stm32f0xx_ll_comp.h	232;"	d
LL_COMP_OUTPUT_TIM1_OCCLR	stm32f0xx_ll_comp.h	233;"	d
LL_COMP_OUTPUT_TIM2_IC4	stm32f0xx_ll_comp.h	234;"	d
LL_COMP_OUTPUT_TIM2_OCCLR	stm32f0xx_ll_comp.h	235;"	d
LL_COMP_OUTPUT_TIM3_IC1	stm32f0xx_ll_comp.h	236;"	d
LL_COMP_OUTPUT_TIM3_OCCLR	stm32f0xx_ll_comp.h	237;"	d
LL_COMP_POWERMODE_HIGHSPEED	stm32f0xx_ll_comp.h	184;"	d
LL_COMP_POWERMODE_LOWPOWER	stm32f0xx_ll_comp.h	186;"	d
LL_COMP_POWERMODE_MEDIUMSPEED	stm32f0xx_ll_comp.h	185;"	d
LL_COMP_POWERMODE_ULTRALOWPOWER	stm32f0xx_ll_comp.h	187;"	d
LL_COMP_ReadOutputLevel	stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_ReadOutputLevel(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_ReadReg	stm32f0xx_ll_comp.h	314;"	d
LL_COMP_SetCommonWindowMode	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowMode)$/;"	f
LL_COMP_SetInputHysteresis	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputHysteresis(COMP_TypeDef *COMPx, uint32_t InputHysteresis)$/;"	f
LL_COMP_SetInputMinus	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputMinus(COMP_TypeDef *COMPx, uint32_t InputMinus)$/;"	f
LL_COMP_SetInputPlus	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputPlus(COMP_TypeDef *COMPx, uint32_t InputPlus)$/;"	f
LL_COMP_SetOutputPolarity	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetOutputPolarity(COMP_TypeDef *COMPx, uint32_t OutputPolarity)$/;"	f
LL_COMP_SetOutputSelection	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetOutputSelection(COMP_TypeDef *COMPx, uint32_t OutputSelection)$/;"	f
LL_COMP_SetPowerMode	stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetPowerMode(COMP_TypeDef *COMPx, uint32_t PowerMode)$/;"	f
LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON	stm32f0xx_ll_comp.h	176;"	d
LL_COMP_WINDOWMODE_DISABLE	stm32f0xx_ll_comp.h	175;"	d
LL_COMP_WriteReg	stm32f0xx_ll_comp.h	306;"	d
LL_CPUID_GetArchitecture	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(void)$/;"	f
LL_CPUID_GetImplementer	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void)$/;"	f
LL_CPUID_GetParNo	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void)$/;"	f
LL_CPUID_GetRevision	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void)$/;"	f
LL_CPUID_GetVariant	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void)$/;"	f
LL_CRC_DEFAULT_CRC32_POLY	stm32f0xx_ll_crc.h	109;"	d
LL_CRC_DEFAULT_CRC_INITVALUE	stm32f0xx_ll_crc.h	118;"	d
LL_CRC_FeedData16	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData)$/;"	f
LL_CRC_FeedData32	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData)$/;"	f
LL_CRC_FeedData8	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData)$/;"	f
LL_CRC_GetInitialData	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetInputDataReverseMode	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetOutputDataReverseMode	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetPolynomialCoef	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetPolynomialSize	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_INDATA_REVERSE_BYTE	stm32f0xx_ll_crc.h	87;"	d
LL_CRC_INDATA_REVERSE_HALFWORD	stm32f0xx_ll_crc.h	88;"	d
LL_CRC_INDATA_REVERSE_NONE	stm32f0xx_ll_crc.h	86;"	d
LL_CRC_INDATA_REVERSE_WORD	stm32f0xx_ll_crc.h	89;"	d
LL_CRC_OUTDATA_REVERSE_BIT	stm32f0xx_ll_crc.h	98;"	d
LL_CRC_OUTDATA_REVERSE_NONE	stm32f0xx_ll_crc.h	97;"	d
LL_CRC_POLYLENGTH_16B	stm32f0xx_ll_crc.h	75;"	d
LL_CRC_POLYLENGTH_32B	stm32f0xx_ll_crc.h	74;"	d
LL_CRC_POLYLENGTH_7B	stm32f0xx_ll_crc.h	77;"	d
LL_CRC_POLYLENGTH_8B	stm32f0xx_ll_crc.h	76;"	d
LL_CRC_ReadData16	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData32	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData7	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData8	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadReg	stm32f0xx_ll_crc.h	151;"	d
LL_CRC_Read_IDR	stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ResetCRCCalculationUnit	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_SetInitialData	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc)$/;"	f
LL_CRC_SetInputDataReverseMode	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)$/;"	f
LL_CRC_SetOutputDataReverseMode	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)$/;"	f
LL_CRC_SetPolynomialCoef	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef)$/;"	f
LL_CRC_SetPolynomialSize	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize)$/;"	f
LL_CRC_WriteReg	stm32f0xx_ll_crc.h	143;"	d
LL_CRC_Write_IDR	stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData)$/;"	f
LL_CRS_CR_ERRIE	stm32f0xx_ll_crs.h	106;"	d
LL_CRS_CR_ESYNCIE	stm32f0xx_ll_crs.h	107;"	d
LL_CRS_CR_SYNCOKIE	stm32f0xx_ll_crs.h	104;"	d
LL_CRS_CR_SYNCWARNIE	stm32f0xx_ll_crs.h	105;"	d
LL_CRS_ClearFlag_ERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void)$/;"	f
LL_CRS_ClearFlag_ESYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void)$/;"	f
LL_CRS_ClearFlag_SYNCOK	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void)$/;"	f
LL_CRS_ClearFlag_SYNCWARN	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void)$/;"	f
LL_CRS_ConfigSynchronization	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings)$/;"	f
LL_CRS_DisableAutoTrimming	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void)$/;"	f
LL_CRS_DisableFreqErrorCounter	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void)$/;"	f
LL_CRS_DisableIT_ERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_ERR(void)$/;"	f
LL_CRS_DisableIT_ESYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void)$/;"	f
LL_CRS_DisableIT_SYNCOK	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void)$/;"	f
LL_CRS_DisableIT_SYNCWARN	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void)$/;"	f
LL_CRS_ERRORLIMIT_DEFAULT	stm32f0xx_ll_crs.h	168;"	d
LL_CRS_EnableAutoTrimming	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void)$/;"	f
LL_CRS_EnableFreqErrorCounter	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void)$/;"	f
LL_CRS_EnableIT_ERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_ERR(void)$/;"	f
LL_CRS_EnableIT_ESYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void)$/;"	f
LL_CRS_EnableIT_SYNCOK	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void)$/;"	f
LL_CRS_EnableIT_SYNCWARN	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void)$/;"	f
LL_CRS_FREQ_ERROR_DIR_DOWN	stm32f0xx_ll_crs.h	150;"	d
LL_CRS_FREQ_ERROR_DIR_UP	stm32f0xx_ll_crs.h	149;"	d
LL_CRS_GenerateEvent_SWSYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void)$/;"	f
LL_CRS_GetFreqErrorCapture	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void)$/;"	f
LL_CRS_GetFreqErrorDirection	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void)$/;"	f
LL_CRS_GetFreqErrorLimit	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void)$/;"	f
LL_CRS_GetHSI48SmoothTrimming	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void)$/;"	f
LL_CRS_GetReloadCounter	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void)$/;"	f
LL_CRS_GetSyncDivider	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void)$/;"	f
LL_CRS_GetSyncPolarity	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void)$/;"	f
LL_CRS_GetSyncSignalSource	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void)$/;"	f
LL_CRS_HSI48CALIBRATION_DEFAULT	stm32f0xx_ll_crs.h	176;"	d
LL_CRS_ISR_ERRF	stm32f0xx_ll_crs.h	91;"	d
LL_CRS_ISR_ESYNCF	stm32f0xx_ll_crs.h	92;"	d
LL_CRS_ISR_SYNCERR	stm32f0xx_ll_crs.h	93;"	d
LL_CRS_ISR_SYNCMISS	stm32f0xx_ll_crs.h	94;"	d
LL_CRS_ISR_SYNCOKF	stm32f0xx_ll_crs.h	89;"	d
LL_CRS_ISR_SYNCWARNF	stm32f0xx_ll_crs.h	90;"	d
LL_CRS_ISR_TRIMOVF	stm32f0xx_ll_crs.h	95;"	d
LL_CRS_IsActiveFlag_ERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void)$/;"	f
LL_CRS_IsActiveFlag_ESYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCMISS	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCOK	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCWARN	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void)$/;"	f
LL_CRS_IsActiveFlag_TRIMOVF	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void)$/;"	f
LL_CRS_IsEnabledAutoTrimming	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void)$/;"	f
LL_CRS_IsEnabledFreqErrorCounter	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void)$/;"	f
LL_CRS_IsEnabledIT_ERR	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void)$/;"	f
LL_CRS_IsEnabledIT_ESYNC	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void)$/;"	f
LL_CRS_IsEnabledIT_SYNCOK	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void)$/;"	f
LL_CRS_IsEnabledIT_SYNCWARN	stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void)$/;"	f
LL_CRS_RELOADVALUE_DEFAULT	stm32f0xx_ll_crs.h	163;"	d
LL_CRS_ReadReg	stm32f0xx_ll_crs.h	209;"	d
LL_CRS_SYNC_DIV_1	stm32f0xx_ll_crs.h	115;"	d
LL_CRS_SYNC_DIV_128	stm32f0xx_ll_crs.h	122;"	d
LL_CRS_SYNC_DIV_16	stm32f0xx_ll_crs.h	119;"	d
LL_CRS_SYNC_DIV_2	stm32f0xx_ll_crs.h	116;"	d
LL_CRS_SYNC_DIV_32	stm32f0xx_ll_crs.h	120;"	d
LL_CRS_SYNC_DIV_4	stm32f0xx_ll_crs.h	117;"	d
LL_CRS_SYNC_DIV_64	stm32f0xx_ll_crs.h	121;"	d
LL_CRS_SYNC_DIV_8	stm32f0xx_ll_crs.h	118;"	d
LL_CRS_SYNC_POLARITY_FALLING	stm32f0xx_ll_crs.h	141;"	d
LL_CRS_SYNC_POLARITY_RISING	stm32f0xx_ll_crs.h	140;"	d
LL_CRS_SYNC_SOURCE_GPIO	stm32f0xx_ll_crs.h	130;"	d
LL_CRS_SYNC_SOURCE_LSE	stm32f0xx_ll_crs.h	131;"	d
LL_CRS_SYNC_SOURCE_USB	stm32f0xx_ll_crs.h	132;"	d
LL_CRS_SetFreqErrorLimit	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value)$/;"	f
LL_CRS_SetHSI48SmoothTrimming	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value)$/;"	f
LL_CRS_SetReloadCounter	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value)$/;"	f
LL_CRS_SetSyncDivider	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider)$/;"	f
LL_CRS_SetSyncPolarity	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity)$/;"	f
LL_CRS_SetSyncSignalSource	stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source)$/;"	f
LL_CRS_WriteReg	stm32f0xx_ll_crs.h	201;"	d
LL_DAC_CHANNEL_1	stm32f0xx_ll_dac.h	226;"	d
LL_DAC_CHANNEL_2	stm32f0xx_ll_dac.h	228;"	d
LL_DAC_ClearFlag_DMAUDR1	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_ClearFlag_DMAUDR2	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_ConvertData12LeftAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertData12RightAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertData8RightAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData8RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertDualData12LeftAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData12LeftAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_ConvertDualData12RightAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData12RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_ConvertDualData8RightAligned	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData8RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US	stm32f0xx_ll_dac.h	349;"	d
LL_DAC_DELAY_VOLTAGE_SETTLING_US	stm32f0xx_ll_dac.h	362;"	d
LL_DAC_DMA_GetRegAddr	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)$/;"	f
LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED	stm32f0xx_ll_dac.h	323;"	d
LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED	stm32f0xx_ll_dac.h	322;"	d
LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED	stm32f0xx_ll_dac.h	324;"	d
LL_DAC_Disable	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_DisableDMAReq	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_DisableIT_DMAUDR1	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_DisableIT_DMAUDR2	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_DisableTrigger	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_Enable	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_EnableDMAReq	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_EnableIT_DMAUDR1	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_EnableIT_DMAUDR2	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_EnableTrigger	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_FLAG_DMAUDR1	stm32f0xx_ll_dac.h	201;"	d
LL_DAC_FLAG_DMAUDR2	stm32f0xx_ll_dac.h	205;"	d
LL_DAC_GetOutputBuffer	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetTriggerSource	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveAutoGeneration	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveNoiseLFSR	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveTriangleAmplitude	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IT_DMAUDRIE1	stm32f0xx_ll_dac.h	215;"	d
LL_DAC_IT_DMAUDRIE2	stm32f0xx_ll_dac.h	217;"	d
LL_DAC_InitTypeDef	stm32f0xx_ll_dac.h	/^} LL_DAC_InitTypeDef;$/;"	t	typeref:struct:__anon52
LL_DAC_IsActiveFlag_DMAUDR1	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsActiveFlag_DMAUDR2	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsDMAReqEnabled	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IsEnabled	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IsEnabledIT_DMAUDR1	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsEnabledIT_DMAUDR2	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsTriggerEnabled	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_NOISE_LFSR_UNMASK_BIT0	stm32f0xx_ll_dac.h	262;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS10_0	stm32f0xx_ll_dac.h	272;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS11_0	stm32f0xx_ll_dac.h	273;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS1_0	stm32f0xx_ll_dac.h	263;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS2_0	stm32f0xx_ll_dac.h	264;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS3_0	stm32f0xx_ll_dac.h	265;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS4_0	stm32f0xx_ll_dac.h	266;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS5_0	stm32f0xx_ll_dac.h	267;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS6_0	stm32f0xx_ll_dac.h	268;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS7_0	stm32f0xx_ll_dac.h	269;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS8_0	stm32f0xx_ll_dac.h	270;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS9_0	stm32f0xx_ll_dac.h	271;"	d
LL_DAC_OUTPUT_BUFFER_DISABLE	stm32f0xx_ll_dac.h	301;"	d
LL_DAC_OUTPUT_BUFFER_ENABLE	stm32f0xx_ll_dac.h	300;"	d
LL_DAC_RESOLUTION_12B	stm32f0xx_ll_dac.h	310;"	d
LL_DAC_RESOLUTION_8B	stm32f0xx_ll_dac.h	311;"	d
LL_DAC_ReadReg	stm32f0xx_ll_dac.h	395;"	d
LL_DAC_RetrieveOutputData	stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_SetOutputBuffer	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)$/;"	f
LL_DAC_SetTriggerSource	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)$/;"	f
LL_DAC_SetWaveAutoGeneration	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)$/;"	f
LL_DAC_SetWaveNoiseLFSR	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)$/;"	f
LL_DAC_SetWaveTriangleAmplitude	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)$/;"	f
LL_DAC_TRIANGLE_AMPLITUDE_1	stm32f0xx_ll_dac.h	281;"	d
LL_DAC_TRIANGLE_AMPLITUDE_1023	stm32f0xx_ll_dac.h	290;"	d
LL_DAC_TRIANGLE_AMPLITUDE_127	stm32f0xx_ll_dac.h	287;"	d
LL_DAC_TRIANGLE_AMPLITUDE_15	stm32f0xx_ll_dac.h	284;"	d
LL_DAC_TRIANGLE_AMPLITUDE_2047	stm32f0xx_ll_dac.h	291;"	d
LL_DAC_TRIANGLE_AMPLITUDE_255	stm32f0xx_ll_dac.h	288;"	d
LL_DAC_TRIANGLE_AMPLITUDE_3	stm32f0xx_ll_dac.h	282;"	d
LL_DAC_TRIANGLE_AMPLITUDE_31	stm32f0xx_ll_dac.h	285;"	d
LL_DAC_TRIANGLE_AMPLITUDE_4095	stm32f0xx_ll_dac.h	292;"	d
LL_DAC_TRIANGLE_AMPLITUDE_511	stm32f0xx_ll_dac.h	289;"	d
LL_DAC_TRIANGLE_AMPLITUDE_63	stm32f0xx_ll_dac.h	286;"	d
LL_DAC_TRIANGLE_AMPLITUDE_7	stm32f0xx_ll_dac.h	283;"	d
LL_DAC_TRIG_EXT_EXTI_LINE9	stm32f0xx_ll_dac.h	244;"	d
LL_DAC_TRIG_EXT_TIM15_TRGO	stm32f0xx_ll_dac.h	243;"	d
LL_DAC_TRIG_EXT_TIM2_TRGO	stm32f0xx_ll_dac.h	238;"	d
LL_DAC_TRIG_EXT_TIM3_TRGO	stm32f0xx_ll_dac.h	239;"	d
LL_DAC_TRIG_EXT_TIM4_TRGO	stm32f0xx_ll_dac.h	240;"	d
LL_DAC_TRIG_EXT_TIM6_TRGO	stm32f0xx_ll_dac.h	241;"	d
LL_DAC_TRIG_EXT_TIM7_TRGO	stm32f0xx_ll_dac.h	242;"	d
LL_DAC_TRIG_SOFTWARE	stm32f0xx_ll_dac.h	237;"	d
LL_DAC_TrigSWConversion	stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_WAVE_AUTO_GENERATION_NOISE	stm32f0xx_ll_dac.h	253;"	d
LL_DAC_WAVE_AUTO_GENERATION_NONE	stm32f0xx_ll_dac.h	252;"	d
LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE	stm32f0xx_ll_dac.h	254;"	d
LL_DAC_WriteReg	stm32f0xx_ll_dac.h	387;"	d
LL_DBGMCU_APB1_GRP1_CAN_STOP	stm32f0xx_ll_system.h	318;"	d
LL_DBGMCU_APB1_GRP1_FreezePeriph	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP1_I2C1_STOP	stm32f0xx_ll_system.h	316;"	d
LL_DBGMCU_APB1_GRP1_IWDG_STOP	stm32f0xx_ll_system.h	315;"	d
LL_DBGMCU_APB1_GRP1_RTC_STOP	stm32f0xx_ll_system.h	313;"	d
LL_DBGMCU_APB1_GRP1_TIM14_STOP	stm32f0xx_ll_system.h	312;"	d
LL_DBGMCU_APB1_GRP1_TIM2_STOP	stm32f0xx_ll_system.h	303;"	d
LL_DBGMCU_APB1_GRP1_TIM3_STOP	stm32f0xx_ll_system.h	305;"	d
LL_DBGMCU_APB1_GRP1_TIM6_STOP	stm32f0xx_ll_system.h	307;"	d
LL_DBGMCU_APB1_GRP1_TIM7_STOP	stm32f0xx_ll_system.h	310;"	d
LL_DBGMCU_APB1_GRP1_UnFreezePeriph	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP1_WWDG_STOP	stm32f0xx_ll_system.h	314;"	d
LL_DBGMCU_APB1_GRP2_FreezePeriph	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP2_TIM15_STOP	stm32f0xx_ll_system.h	329;"	d
LL_DBGMCU_APB1_GRP2_TIM16_STOP	stm32f0xx_ll_system.h	331;"	d
LL_DBGMCU_APB1_GRP2_TIM17_STOP	stm32f0xx_ll_system.h	332;"	d
LL_DBGMCU_APB1_GRP2_TIM1_STOP	stm32f0xx_ll_system.h	327;"	d
LL_DBGMCU_APB1_GRP2_UnFreezePeriph	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_DisableDBGStandbyMode	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)$/;"	f
LL_DBGMCU_DisableDBGStopMode	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)$/;"	f
LL_DBGMCU_EnableDBGStandbyMode	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)$/;"	f
LL_DBGMCU_EnableDBGStopMode	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)$/;"	f
LL_DBGMCU_GetDeviceID	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)$/;"	f
LL_DBGMCU_GetRevisionID	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)$/;"	f
LL_DMA_CCR_HTIE	stm32f0xx_ll_dma.h	274;"	d
LL_DMA_CCR_TCIE	stm32f0xx_ll_dma.h	273;"	d
LL_DMA_CCR_TEIE	stm32f0xx_ll_dma.h	275;"	d
LL_DMA_CHANNEL_1	stm32f0xx_ll_dma.h	283;"	d
LL_DMA_CHANNEL_2	stm32f0xx_ll_dma.h	284;"	d
LL_DMA_CHANNEL_3	stm32f0xx_ll_dma.h	285;"	d
LL_DMA_CHANNEL_4	stm32f0xx_ll_dma.h	286;"	d
LL_DMA_CHANNEL_5	stm32f0xx_ll_dma.h	287;"	d
LL_DMA_CHANNEL_6	stm32f0xx_ll_dma.h	289;"	d
LL_DMA_CHANNEL_7	stm32f0xx_ll_dma.h	292;"	d
LL_DMA_CHANNEL_ALL	stm32f0xx_ll_dma.h	295;"	d
LL_DMA_ClearFlag_GI1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ConfigAddresses	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,$/;"	f
LL_DMA_ConfigTransfer	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_DMA_DIRECTION_MEMORY_TO_MEMORY	stm32f0xx_ll_dma.h	306;"	d
LL_DMA_DIRECTION_MEMORY_TO_PERIPH	stm32f0xx_ll_dma.h	305;"	d
LL_DMA_DIRECTION_PERIPH_TO_MEMORY	stm32f0xx_ll_dma.h	304;"	d
LL_DMA_DisableChannel	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_HT	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_TC	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_TE	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableChannel	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_HT	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_TC	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_TE	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetChannelPriorityLevel	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetDataLength	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetDataTransferDirection	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetM2MDstAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetM2MSrcAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemoryAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemoryIncMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemorySize	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphIncMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphRequest	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphSize	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IFCR_CGIF1	stm32f0xx_ll_dma.h	193;"	d
LL_DMA_IFCR_CGIF2	stm32f0xx_ll_dma.h	197;"	d
LL_DMA_IFCR_CGIF3	stm32f0xx_ll_dma.h	201;"	d
LL_DMA_IFCR_CGIF4	stm32f0xx_ll_dma.h	205;"	d
LL_DMA_IFCR_CGIF5	stm32f0xx_ll_dma.h	209;"	d
LL_DMA_IFCR_CGIF6	stm32f0xx_ll_dma.h	214;"	d
LL_DMA_IFCR_CGIF7	stm32f0xx_ll_dma.h	220;"	d
LL_DMA_IFCR_CHTIF1	stm32f0xx_ll_dma.h	195;"	d
LL_DMA_IFCR_CHTIF2	stm32f0xx_ll_dma.h	199;"	d
LL_DMA_IFCR_CHTIF3	stm32f0xx_ll_dma.h	203;"	d
LL_DMA_IFCR_CHTIF4	stm32f0xx_ll_dma.h	207;"	d
LL_DMA_IFCR_CHTIF5	stm32f0xx_ll_dma.h	211;"	d
LL_DMA_IFCR_CHTIF6	stm32f0xx_ll_dma.h	216;"	d
LL_DMA_IFCR_CHTIF7	stm32f0xx_ll_dma.h	222;"	d
LL_DMA_IFCR_CTCIF1	stm32f0xx_ll_dma.h	194;"	d
LL_DMA_IFCR_CTCIF2	stm32f0xx_ll_dma.h	198;"	d
LL_DMA_IFCR_CTCIF3	stm32f0xx_ll_dma.h	202;"	d
LL_DMA_IFCR_CTCIF4	stm32f0xx_ll_dma.h	206;"	d
LL_DMA_IFCR_CTCIF5	stm32f0xx_ll_dma.h	210;"	d
LL_DMA_IFCR_CTCIF6	stm32f0xx_ll_dma.h	215;"	d
LL_DMA_IFCR_CTCIF7	stm32f0xx_ll_dma.h	221;"	d
LL_DMA_IFCR_CTEIF1	stm32f0xx_ll_dma.h	196;"	d
LL_DMA_IFCR_CTEIF2	stm32f0xx_ll_dma.h	200;"	d
LL_DMA_IFCR_CTEIF3	stm32f0xx_ll_dma.h	204;"	d
LL_DMA_IFCR_CTEIF4	stm32f0xx_ll_dma.h	208;"	d
LL_DMA_IFCR_CTEIF5	stm32f0xx_ll_dma.h	212;"	d
LL_DMA_IFCR_CTEIF6	stm32f0xx_ll_dma.h	217;"	d
LL_DMA_IFCR_CTEIF7	stm32f0xx_ll_dma.h	223;"	d
LL_DMA_ISR_GIF1	stm32f0xx_ll_dma.h	233;"	d
LL_DMA_ISR_GIF2	stm32f0xx_ll_dma.h	237;"	d
LL_DMA_ISR_GIF3	stm32f0xx_ll_dma.h	241;"	d
LL_DMA_ISR_GIF4	stm32f0xx_ll_dma.h	245;"	d
LL_DMA_ISR_GIF5	stm32f0xx_ll_dma.h	249;"	d
LL_DMA_ISR_GIF6	stm32f0xx_ll_dma.h	254;"	d
LL_DMA_ISR_GIF7	stm32f0xx_ll_dma.h	260;"	d
LL_DMA_ISR_HTIF1	stm32f0xx_ll_dma.h	235;"	d
LL_DMA_ISR_HTIF2	stm32f0xx_ll_dma.h	239;"	d
LL_DMA_ISR_HTIF3	stm32f0xx_ll_dma.h	243;"	d
LL_DMA_ISR_HTIF4	stm32f0xx_ll_dma.h	247;"	d
LL_DMA_ISR_HTIF5	stm32f0xx_ll_dma.h	251;"	d
LL_DMA_ISR_HTIF6	stm32f0xx_ll_dma.h	256;"	d
LL_DMA_ISR_HTIF7	stm32f0xx_ll_dma.h	262;"	d
LL_DMA_ISR_TCIF1	stm32f0xx_ll_dma.h	234;"	d
LL_DMA_ISR_TCIF2	stm32f0xx_ll_dma.h	238;"	d
LL_DMA_ISR_TCIF3	stm32f0xx_ll_dma.h	242;"	d
LL_DMA_ISR_TCIF4	stm32f0xx_ll_dma.h	246;"	d
LL_DMA_ISR_TCIF5	stm32f0xx_ll_dma.h	250;"	d
LL_DMA_ISR_TCIF6	stm32f0xx_ll_dma.h	255;"	d
LL_DMA_ISR_TCIF7	stm32f0xx_ll_dma.h	261;"	d
LL_DMA_ISR_TEIF1	stm32f0xx_ll_dma.h	236;"	d
LL_DMA_ISR_TEIF2	stm32f0xx_ll_dma.h	240;"	d
LL_DMA_ISR_TEIF3	stm32f0xx_ll_dma.h	244;"	d
LL_DMA_ISR_TEIF4	stm32f0xx_ll_dma.h	248;"	d
LL_DMA_ISR_TEIF5	stm32f0xx_ll_dma.h	252;"	d
LL_DMA_ISR_TEIF6	stm32f0xx_ll_dma.h	257;"	d
LL_DMA_ISR_TEIF7	stm32f0xx_ll_dma.h	263;"	d
LL_DMA_InitTypeDef	stm32f0xx_ll_dma.h	/^} LL_DMA_InitTypeDef;$/;"	t	typeref:struct:__anon4
LL_DMA_IsActiveFlag_GI1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE1	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE2	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE3	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE4	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE5	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE6	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE7	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsEnabledChannel	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_HT	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_TC	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_TE	stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_MDATAALIGN_BYTE	stm32f0xx_ll_dma.h	351;"	d
LL_DMA_MDATAALIGN_HALFWORD	stm32f0xx_ll_dma.h	352;"	d
LL_DMA_MDATAALIGN_WORD	stm32f0xx_ll_dma.h	353;"	d
LL_DMA_MEMORY_INCREMENT	stm32f0xx_ll_dma.h	332;"	d
LL_DMA_MEMORY_NOINCREMENT	stm32f0xx_ll_dma.h	333;"	d
LL_DMA_MODE_CIRCULAR	stm32f0xx_ll_dma.h	315;"	d
LL_DMA_MODE_NORMAL	stm32f0xx_ll_dma.h	314;"	d
LL_DMA_PDATAALIGN_BYTE	stm32f0xx_ll_dma.h	341;"	d
LL_DMA_PDATAALIGN_HALFWORD	stm32f0xx_ll_dma.h	342;"	d
LL_DMA_PDATAALIGN_WORD	stm32f0xx_ll_dma.h	343;"	d
LL_DMA_PERIPH_INCREMENT	stm32f0xx_ll_dma.h	323;"	d
LL_DMA_PERIPH_NOINCREMENT	stm32f0xx_ll_dma.h	324;"	d
LL_DMA_PRIORITY_HIGH	stm32f0xx_ll_dma.h	363;"	d
LL_DMA_PRIORITY_LOW	stm32f0xx_ll_dma.h	361;"	d
LL_DMA_PRIORITY_MEDIUM	stm32f0xx_ll_dma.h	362;"	d
LL_DMA_PRIORITY_VERYHIGH	stm32f0xx_ll_dma.h	364;"	d
LL_DMA_REQUEST_0	stm32f0xx_ll_dma.h	373;"	d
LL_DMA_REQUEST_1	stm32f0xx_ll_dma.h	374;"	d
LL_DMA_REQUEST_10	stm32f0xx_ll_dma.h	383;"	d
LL_DMA_REQUEST_11	stm32f0xx_ll_dma.h	384;"	d
LL_DMA_REQUEST_12	stm32f0xx_ll_dma.h	385;"	d
LL_DMA_REQUEST_13	stm32f0xx_ll_dma.h	386;"	d
LL_DMA_REQUEST_14	stm32f0xx_ll_dma.h	387;"	d
LL_DMA_REQUEST_15	stm32f0xx_ll_dma.h	388;"	d
LL_DMA_REQUEST_2	stm32f0xx_ll_dma.h	375;"	d
LL_DMA_REQUEST_3	stm32f0xx_ll_dma.h	376;"	d
LL_DMA_REQUEST_4	stm32f0xx_ll_dma.h	377;"	d
LL_DMA_REQUEST_5	stm32f0xx_ll_dma.h	378;"	d
LL_DMA_REQUEST_6	stm32f0xx_ll_dma.h	379;"	d
LL_DMA_REQUEST_7	stm32f0xx_ll_dma.h	380;"	d
LL_DMA_REQUEST_8	stm32f0xx_ll_dma.h	381;"	d
LL_DMA_REQUEST_9	stm32f0xx_ll_dma.h	382;"	d
LL_DMA_ReadReg	stm32f0xx_ll_dma.h	421;"	d
LL_DMA_SetChannelPriorityLevel	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)$/;"	f
LL_DMA_SetDataLength	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)$/;"	f
LL_DMA_SetDataTransferDirection	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)$/;"	f
LL_DMA_SetM2MDstAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetM2MSrcAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetMemoryAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetMemoryIncMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)$/;"	f
LL_DMA_SetMemorySize	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)$/;"	f
LL_DMA_SetMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)$/;"	f
LL_DMA_SetPeriphAddress	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)$/;"	f
LL_DMA_SetPeriphIncMode	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)$/;"	f
LL_DMA_SetPeriphRequest	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)$/;"	f
LL_DMA_SetPeriphSize	stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)$/;"	f
LL_DMA_WriteReg	stm32f0xx_ll_dma.h	413;"	d
LL_EXTI_ClearFlag_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableEvent_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableFallingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableIT_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableRisingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableEvent_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableFallingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableIT_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableRisingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_GenerateSWI_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_InitTypeDef	stm32f0xx_ll_exti.h	/^} LL_EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon1
LL_EXTI_IsActiveFlag_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledEvent_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledFallingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledIT_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledRisingTrig_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_LINE_0	stm32f0xx_ll_exti.h	105;"	d
LL_EXTI_LINE_1	stm32f0xx_ll_exti.h	106;"	d
LL_EXTI_LINE_10	stm32f0xx_ll_exti.h	115;"	d
LL_EXTI_LINE_11	stm32f0xx_ll_exti.h	116;"	d
LL_EXTI_LINE_12	stm32f0xx_ll_exti.h	117;"	d
LL_EXTI_LINE_13	stm32f0xx_ll_exti.h	118;"	d
LL_EXTI_LINE_14	stm32f0xx_ll_exti.h	119;"	d
LL_EXTI_LINE_15	stm32f0xx_ll_exti.h	120;"	d
LL_EXTI_LINE_16	stm32f0xx_ll_exti.h	122;"	d
LL_EXTI_LINE_17	stm32f0xx_ll_exti.h	124;"	d
LL_EXTI_LINE_18	stm32f0xx_ll_exti.h	126;"	d
LL_EXTI_LINE_19	stm32f0xx_ll_exti.h	128;"	d
LL_EXTI_LINE_2	stm32f0xx_ll_exti.h	107;"	d
LL_EXTI_LINE_20	stm32f0xx_ll_exti.h	130;"	d
LL_EXTI_LINE_21	stm32f0xx_ll_exti.h	133;"	d
LL_EXTI_LINE_22	stm32f0xx_ll_exti.h	136;"	d
LL_EXTI_LINE_23	stm32f0xx_ll_exti.h	138;"	d
LL_EXTI_LINE_24	stm32f0xx_ll_exti.h	140;"	d
LL_EXTI_LINE_25	stm32f0xx_ll_exti.h	143;"	d
LL_EXTI_LINE_26	stm32f0xx_ll_exti.h	146;"	d
LL_EXTI_LINE_27	stm32f0xx_ll_exti.h	149;"	d
LL_EXTI_LINE_28	stm32f0xx_ll_exti.h	152;"	d
LL_EXTI_LINE_29	stm32f0xx_ll_exti.h	155;"	d
LL_EXTI_LINE_3	stm32f0xx_ll_exti.h	108;"	d
LL_EXTI_LINE_30	stm32f0xx_ll_exti.h	158;"	d
LL_EXTI_LINE_31	stm32f0xx_ll_exti.h	161;"	d
LL_EXTI_LINE_4	stm32f0xx_ll_exti.h	109;"	d
LL_EXTI_LINE_5	stm32f0xx_ll_exti.h	110;"	d
LL_EXTI_LINE_6	stm32f0xx_ll_exti.h	111;"	d
LL_EXTI_LINE_7	stm32f0xx_ll_exti.h	112;"	d
LL_EXTI_LINE_8	stm32f0xx_ll_exti.h	113;"	d
LL_EXTI_LINE_9	stm32f0xx_ll_exti.h	114;"	d
LL_EXTI_LINE_ALL	stm32f0xx_ll_exti.h	166;"	d
LL_EXTI_LINE_ALL_0_31	stm32f0xx_ll_exti.h	163;"	d
LL_EXTI_LINE_NONE	stm32f0xx_ll_exti.h	169;"	d
LL_EXTI_MODE_EVENT	stm32f0xx_ll_exti.h	181;"	d
LL_EXTI_MODE_IT	stm32f0xx_ll_exti.h	180;"	d
LL_EXTI_MODE_IT_EVENT	stm32f0xx_ll_exti.h	182;"	d
LL_EXTI_ReadFlag_0_31	stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_ReadReg	stm32f0xx_ll_exti.h	229;"	d
LL_EXTI_TRIGGER_FALLING	stm32f0xx_ll_exti.h	192;"	d
LL_EXTI_TRIGGER_NONE	stm32f0xx_ll_exti.h	190;"	d
LL_EXTI_TRIGGER_RISING	stm32f0xx_ll_exti.h	191;"	d
LL_EXTI_TRIGGER_RISING_FALLING	stm32f0xx_ll_exti.h	193;"	d
LL_EXTI_WriteReg	stm32f0xx_ll_exti.h	222;"	d
LL_FLASH_DisablePrefetch	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_DisablePrefetch(void)$/;"	f
LL_FLASH_EnablePrefetch	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)$/;"	f
LL_FLASH_GetLatency	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)$/;"	f
LL_FLASH_IsPrefetchEnabled	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)$/;"	f
LL_FLASH_LATENCY_0	stm32f0xx_ll_system.h	340;"	d
LL_FLASH_LATENCY_1	stm32f0xx_ll_system.h	341;"	d
LL_FLASH_SetLatency	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)$/;"	f
LL_GPIO_AF_0	stm32f0xx_ll_gpio.h	198;"	d
LL_GPIO_AF_1	stm32f0xx_ll_gpio.h	199;"	d
LL_GPIO_AF_2	stm32f0xx_ll_gpio.h	200;"	d
LL_GPIO_AF_3	stm32f0xx_ll_gpio.h	201;"	d
LL_GPIO_AF_4	stm32f0xx_ll_gpio.h	202;"	d
LL_GPIO_AF_5	stm32f0xx_ll_gpio.h	203;"	d
LL_GPIO_AF_6	stm32f0xx_ll_gpio.h	204;"	d
LL_GPIO_AF_7	stm32f0xx_ll_gpio.h	205;"	d
LL_GPIO_GetAFPin_0_7	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetAFPin_8_15	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinMode	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinOutputType	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinPull	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinSpeed	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_InitTypeDef	stm32f0xx_ll_gpio.h	/^} LL_GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon32
LL_GPIO_IsAnyPinLocked	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_IsInputPinSet	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_IsOutputPinSet	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_IsPinLocked	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_LockPin	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_MODE_ALTERNATE	stm32f0xx_ll_gpio.h	157;"	d
LL_GPIO_MODE_ANALOG	stm32f0xx_ll_gpio.h	158;"	d
LL_GPIO_MODE_INPUT	stm32f0xx_ll_gpio.h	155;"	d
LL_GPIO_MODE_OUTPUT	stm32f0xx_ll_gpio.h	156;"	d
LL_GPIO_OUTPUT_OPENDRAIN	stm32f0xx_ll_gpio.h	167;"	d
LL_GPIO_OUTPUT_PUSHPULL	stm32f0xx_ll_gpio.h	166;"	d
LL_GPIO_PIN_0	stm32f0xx_ll_gpio.h	126;"	d
LL_GPIO_PIN_1	stm32f0xx_ll_gpio.h	127;"	d
LL_GPIO_PIN_10	stm32f0xx_ll_gpio.h	136;"	d
LL_GPIO_PIN_11	stm32f0xx_ll_gpio.h	137;"	d
LL_GPIO_PIN_12	stm32f0xx_ll_gpio.h	138;"	d
LL_GPIO_PIN_13	stm32f0xx_ll_gpio.h	139;"	d
LL_GPIO_PIN_14	stm32f0xx_ll_gpio.h	140;"	d
LL_GPIO_PIN_15	stm32f0xx_ll_gpio.h	141;"	d
LL_GPIO_PIN_2	stm32f0xx_ll_gpio.h	128;"	d
LL_GPIO_PIN_3	stm32f0xx_ll_gpio.h	129;"	d
LL_GPIO_PIN_4	stm32f0xx_ll_gpio.h	130;"	d
LL_GPIO_PIN_5	stm32f0xx_ll_gpio.h	131;"	d
LL_GPIO_PIN_6	stm32f0xx_ll_gpio.h	132;"	d
LL_GPIO_PIN_7	stm32f0xx_ll_gpio.h	133;"	d
LL_GPIO_PIN_8	stm32f0xx_ll_gpio.h	134;"	d
LL_GPIO_PIN_9	stm32f0xx_ll_gpio.h	135;"	d
LL_GPIO_PIN_ALL	stm32f0xx_ll_gpio.h	142;"	d
LL_GPIO_PULL_DOWN	stm32f0xx_ll_gpio.h	190;"	d
LL_GPIO_PULL_NO	stm32f0xx_ll_gpio.h	188;"	d
LL_GPIO_PULL_UP	stm32f0xx_ll_gpio.h	189;"	d
LL_GPIO_ReadInputPort	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_ReadOutputPort	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_ReadReg	stm32f0xx_ll_gpio.h	238;"	d
LL_GPIO_ResetOutputPin	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_SPEED_FREQ_HIGH	stm32f0xx_ll_gpio.h	177;"	d
LL_GPIO_SPEED_FREQ_LOW	stm32f0xx_ll_gpio.h	175;"	d
LL_GPIO_SPEED_FREQ_MEDIUM	stm32f0xx_ll_gpio.h	176;"	d
LL_GPIO_SPEED_HIGH	stm32f0xx_ll_gpio.h	183;"	d
LL_GPIO_SPEED_LOW	stm32f0xx_ll_gpio.h	181;"	d
LL_GPIO_SPEED_MEDIUM	stm32f0xx_ll_gpio.h	182;"	d
LL_GPIO_SetAFPin_0_7	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)$/;"	f
LL_GPIO_SetAFPin_8_15	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)$/;"	f
LL_GPIO_SetOutputPin	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_SetPinMode	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)$/;"	f
LL_GPIO_SetPinOutputType	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)$/;"	f
LL_GPIO_SetPinPull	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)$/;"	f
LL_GPIO_SetPinSpeed	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)$/;"	f
LL_GPIO_TogglePin	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_WriteOutputPort	stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)$/;"	f
LL_GPIO_WriteReg	stm32f0xx_ll_gpio.h	230;"	d
LL_GetFlashSize	stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetFlashSize(void)$/;"	f
LL_GetUID_Word0	stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word0(void)$/;"	f
LL_GetUID_Word1	stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word1(void)$/;"	f
LL_GetUID_Word2	stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word2(void)$/;"	f
LL_I2C_ACK	stm32f0xx_ll_i2c.h	254;"	d
LL_I2C_ADDRESSING_MODE_10BIT	stm32f0xx_ll_i2c.h	222;"	d
LL_I2C_ADDRESSING_MODE_7BIT	stm32f0xx_ll_i2c.h	221;"	d
LL_I2C_ADDRSLAVE_10BIT	stm32f0xx_ll_i2c.h	264;"	d
LL_I2C_ADDRSLAVE_7BIT	stm32f0xx_ll_i2c.h	263;"	d
LL_I2C_ANALOGFILTER_DISABLE	stm32f0xx_ll_i2c.h	213;"	d
LL_I2C_ANALOGFILTER_ENABLE	stm32f0xx_ll_i2c.h	212;"	d
LL_I2C_AcknowledgeNextData	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)$/;"	f
LL_I2C_CR1_ADDRIE	stm32f0xx_ll_i2c.h	189;"	d
LL_I2C_CR1_ERRIE	stm32f0xx_ll_i2c.h	193;"	d
LL_I2C_CR1_NACKIE	stm32f0xx_ll_i2c.h	190;"	d
LL_I2C_CR1_RXIE	stm32f0xx_ll_i2c.h	188;"	d
LL_I2C_CR1_STOPIE	stm32f0xx_ll_i2c.h	191;"	d
LL_I2C_CR1_TCIE	stm32f0xx_ll_i2c.h	192;"	d
LL_I2C_CR1_TXIE	stm32f0xx_ll_i2c.h	187;"	d
LL_I2C_ClearFlag_ADDR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_ARLO	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_BERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_NACK	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_OVR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_STOP	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_TXE	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_ALERT	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_PECERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_TIMEOUT	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ConfigFilters	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)$/;"	f
LL_I2C_ConfigSMBusTimeout	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode,$/;"	f
LL_I2C_DIRECTION_READ	stm32f0xx_ll_i2c.h	312;"	d
LL_I2C_DIRECTION_WRITE	stm32f0xx_ll_i2c.h	311;"	d
LL_I2C_DMA_GetRegAddr	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction)$/;"	f
LL_I2C_DMA_REG_DATA_RECEIVE	stm32f0xx_ll_i2c.h	321;"	d
LL_I2C_DMA_REG_DATA_TRANSMIT	stm32f0xx_ll_i2c.h	320;"	d
LL_I2C_Disable	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAnalogFilter	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAuto10BitRead	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAutoEndMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableClockStretching	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableDMAReq_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableDMAReq_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableGeneralCall	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_ADDR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_ERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_NACK	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_STOP	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_TC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableOwnAddress1	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableOwnAddress2	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableReloadMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusAlert	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusPEC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusTimeout	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_DisableSlaveByteControl	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableWakeUpFromStop	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_Enable	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAnalogFilter	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAuto10BitRead	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAutoEndMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableClockStretching	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableDMAReq_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableDMAReq_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableGeneralCall	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_ADDR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_ERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_NACK	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_STOP	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_TC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableOwnAddress1	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableOwnAddress2	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableReloadMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusAlert	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusPEC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusPECCompare	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusTimeout	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_EnableSlaveByteControl	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableWakeUpFromStop	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GENERATE_NOSTARTSTOP	stm32f0xx_ll_i2c.h	296;"	d
LL_I2C_GENERATE_RESTART_10BIT_READ	stm32f0xx_ll_i2c.h	302;"	d
LL_I2C_GENERATE_RESTART_10BIT_WRITE	stm32f0xx_ll_i2c.h	303;"	d
LL_I2C_GENERATE_RESTART_7BIT_READ	stm32f0xx_ll_i2c.h	300;"	d
LL_I2C_GENERATE_RESTART_7BIT_WRITE	stm32f0xx_ll_i2c.h	301;"	d
LL_I2C_GENERATE_START_READ	stm32f0xx_ll_i2c.h	298;"	d
LL_I2C_GENERATE_START_WRITE	stm32f0xx_ll_i2c.h	299;"	d
LL_I2C_GENERATE_STOP	stm32f0xx_ll_i2c.h	297;"	d
LL_I2C_GenerateStartCondition	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GenerateStopCondition	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetAddressMatchCode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetClockHighPeriod	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetClockLowPeriod	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDataHoldTime	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDataSetupTime	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDigitalFilter	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetMasterAddressingMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusPEC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutA	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutAMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutB	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSlaveAddr	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTimingPrescaler	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferDirection	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferRequest	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferSize	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_HandleTransfer	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,$/;"	f
LL_I2C_ICR_ADDRCF	stm32f0xx_ll_i2c.h	147;"	d
LL_I2C_ICR_ALERTCF	stm32f0xx_ll_i2c.h	155;"	d
LL_I2C_ICR_ARLOCF	stm32f0xx_ll_i2c.h	151;"	d
LL_I2C_ICR_BERRCF	stm32f0xx_ll_i2c.h	150;"	d
LL_I2C_ICR_NACKCF	stm32f0xx_ll_i2c.h	148;"	d
LL_I2C_ICR_OVRCF	stm32f0xx_ll_i2c.h	152;"	d
LL_I2C_ICR_PECCF	stm32f0xx_ll_i2c.h	153;"	d
LL_I2C_ICR_STOPCF	stm32f0xx_ll_i2c.h	149;"	d
LL_I2C_ICR_TIMOUTCF	stm32f0xx_ll_i2c.h	154;"	d
LL_I2C_ISR_ADDR	stm32f0xx_ll_i2c.h	167;"	d
LL_I2C_ISR_ALERT	stm32f0xx_ll_i2c.h	177;"	d
LL_I2C_ISR_ARLO	stm32f0xx_ll_i2c.h	173;"	d
LL_I2C_ISR_BERR	stm32f0xx_ll_i2c.h	172;"	d
LL_I2C_ISR_BUSY	stm32f0xx_ll_i2c.h	178;"	d
LL_I2C_ISR_NACKF	stm32f0xx_ll_i2c.h	168;"	d
LL_I2C_ISR_OVR	stm32f0xx_ll_i2c.h	174;"	d
LL_I2C_ISR_PECERR	stm32f0xx_ll_i2c.h	175;"	d
LL_I2C_ISR_RXNE	stm32f0xx_ll_i2c.h	166;"	d
LL_I2C_ISR_STOPF	stm32f0xx_ll_i2c.h	169;"	d
LL_I2C_ISR_TC	stm32f0xx_ll_i2c.h	170;"	d
LL_I2C_ISR_TCR	stm32f0xx_ll_i2c.h	171;"	d
LL_I2C_ISR_TIMEOUT	stm32f0xx_ll_i2c.h	176;"	d
LL_I2C_ISR_TXE	stm32f0xx_ll_i2c.h	164;"	d
LL_I2C_ISR_TXIS	stm32f0xx_ll_i2c.h	165;"	d
LL_I2C_InitTypeDef	stm32f0xx_ll_i2c.h	/^} LL_I2C_InitTypeDef;$/;"	t	typeref:struct:__anon56
LL_I2C_IsActiveFlag_ADDR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_ARLO	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_BERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_BUSY	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_NACK	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_OVR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_RXNE	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_STOP	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TCR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TXE	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TXIS	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_ALERT	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_PECERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_TIMEOUT	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabled	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAnalogFilter	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAuto10BitRead	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAutoEndMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledClockStretching	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledDMAReq_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledDMAReq_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledGeneralCall	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_ADDR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_ERR	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_NACK	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_RX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_STOP	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_TC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_TX	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledOwnAddress1	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledOwnAddress2	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledReloadMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusAlert	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusPEC	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusPECCompare	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusTimeout	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_IsEnabledSlaveByteControl	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledWakeUpFromStop	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_MODE_AUTOEND	stm32f0xx_ll_i2c.h	282;"	d
LL_I2C_MODE_I2C	stm32f0xx_ll_i2c.h	201;"	d
LL_I2C_MODE_RELOAD	stm32f0xx_ll_i2c.h	281;"	d
LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC	stm32f0xx_ll_i2c.h	285;"	d
LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC	stm32f0xx_ll_i2c.h	287;"	d
LL_I2C_MODE_SMBUS_DEVICE	stm32f0xx_ll_i2c.h	203;"	d
LL_I2C_MODE_SMBUS_DEVICE_ARP	stm32f0xx_ll_i2c.h	204;"	d
LL_I2C_MODE_SMBUS_HOST	stm32f0xx_ll_i2c.h	202;"	d
LL_I2C_MODE_SMBUS_RELOAD	stm32f0xx_ll_i2c.h	284;"	d
LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC	stm32f0xx_ll_i2c.h	286;"	d
LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC	stm32f0xx_ll_i2c.h	288;"	d
LL_I2C_MODE_SOFTEND	stm32f0xx_ll_i2c.h	283;"	d
LL_I2C_NACK	stm32f0xx_ll_i2c.h	255;"	d
LL_I2C_OWNADDRESS1_10BIT	stm32f0xx_ll_i2c.h	231;"	d
LL_I2C_OWNADDRESS1_7BIT	stm32f0xx_ll_i2c.h	230;"	d
LL_I2C_OWNADDRESS2_MASK01	stm32f0xx_ll_i2c.h	240;"	d
LL_I2C_OWNADDRESS2_MASK02	stm32f0xx_ll_i2c.h	241;"	d
LL_I2C_OWNADDRESS2_MASK03	stm32f0xx_ll_i2c.h	242;"	d
LL_I2C_OWNADDRESS2_MASK04	stm32f0xx_ll_i2c.h	243;"	d
LL_I2C_OWNADDRESS2_MASK05	stm32f0xx_ll_i2c.h	244;"	d
LL_I2C_OWNADDRESS2_MASK06	stm32f0xx_ll_i2c.h	245;"	d
LL_I2C_OWNADDRESS2_MASK07	stm32f0xx_ll_i2c.h	246;"	d
LL_I2C_OWNADDRESS2_NOMASK	stm32f0xx_ll_i2c.h	239;"	d
LL_I2C_REQUEST_READ	stm32f0xx_ll_i2c.h	273;"	d
LL_I2C_REQUEST_WRITE	stm32f0xx_ll_i2c.h	272;"	d
LL_I2C_ReadReg	stm32f0xx_ll_i2c.h	373;"	d
LL_I2C_ReceiveData8	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_SMBUS_ALL_TIMEOUT	stm32f0xx_ll_i2c.h	340;"	d
LL_I2C_SMBUS_TIMEOUTA	stm32f0xx_ll_i2c.h	338;"	d
LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW	stm32f0xx_ll_i2c.h	329;"	d
LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH	stm32f0xx_ll_i2c.h	330;"	d
LL_I2C_SMBUS_TIMEOUTB	stm32f0xx_ll_i2c.h	339;"	d
LL_I2C_SetDigitalFilter	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)$/;"	f
LL_I2C_SetMasterAddressingMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)$/;"	f
LL_I2C_SetMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)$/;"	f
LL_I2C_SetOwnAddress1	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)$/;"	f
LL_I2C_SetOwnAddress2	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)$/;"	f
LL_I2C_SetSMBusTimeoutA	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)$/;"	f
LL_I2C_SetSMBusTimeoutAMode	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)$/;"	f
LL_I2C_SetSMBusTimeoutB	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)$/;"	f
LL_I2C_SetSlaveAddr	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)$/;"	f
LL_I2C_SetTiming	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)$/;"	f
LL_I2C_SetTransferRequest	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)$/;"	f
LL_I2C_SetTransferSize	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)$/;"	f
LL_I2C_TransmitData8	stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)$/;"	f
LL_I2C_WriteReg	stm32f0xx_ll_i2c.h	365;"	d
LL_I2S_AUDIOFREQ_11K	stm32f0xx_ll_spi.h	1585;"	d
LL_I2S_AUDIOFREQ_16K	stm32f0xx_ll_spi.h	1584;"	d
LL_I2S_AUDIOFREQ_192K	stm32f0xx_ll_spi.h	1578;"	d
LL_I2S_AUDIOFREQ_22K	stm32f0xx_ll_spi.h	1583;"	d
LL_I2S_AUDIOFREQ_32K	stm32f0xx_ll_spi.h	1582;"	d
LL_I2S_AUDIOFREQ_44K	stm32f0xx_ll_spi.h	1581;"	d
LL_I2S_AUDIOFREQ_48K	stm32f0xx_ll_spi.h	1580;"	d
LL_I2S_AUDIOFREQ_8K	stm32f0xx_ll_spi.h	1586;"	d
LL_I2S_AUDIOFREQ_96K	stm32f0xx_ll_spi.h	1579;"	d
LL_I2S_AUDIOFREQ_DEFAULT	stm32f0xx_ll_spi.h	1587;"	d
LL_I2S_CR2_ERRIE	stm32f0xx_ll_spi.h	1506;"	d
LL_I2S_CR2_RXNEIE	stm32f0xx_ll_spi.h	1504;"	d
LL_I2S_CR2_TXEIE	stm32f0xx_ll_spi.h	1505;"	d
LL_I2S_ClearFlag_FRE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_ClearFlag_OVR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_ClearFlag_UDR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_UDR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DATAFORMAT_16B	stm32f0xx_ll_spi.h	1514;"	d
LL_I2S_DATAFORMAT_16B_EXTENDED	stm32f0xx_ll_spi.h	1515;"	d
LL_I2S_DATAFORMAT_24B	stm32f0xx_ll_spi.h	1516;"	d
LL_I2S_DATAFORMAT_32B	stm32f0xx_ll_spi.h	1517;"	d
LL_I2S_Disable	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_Disable(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableAsyncStart	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableMasterClock	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_Enable	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableAsyncStart	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableMasterClock	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetClockPolarity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetDataFormat	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetPrescalerLinear	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetPrescalerParity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetStandard	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetStandard(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetTransferMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_InitTypeDef	stm32f0xx_ll_spi.h	/^} LL_I2S_InitTypeDef;$/;"	t	typeref:struct:__anon34
LL_I2S_IsActiveFlag_BSY	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_CHSIDE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_FRE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_OVR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_UDR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabled	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabled(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledAsyncStart	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledMasterClock	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_MCLK_OUTPUT_DISABLE	stm32f0xx_ll_spi.h	1568;"	d
LL_I2S_MCLK_OUTPUT_ENABLE	stm32f0xx_ll_spi.h	1569;"	d
LL_I2S_MODE_MASTER_RX	stm32f0xx_ll_spi.h	1549;"	d
LL_I2S_MODE_MASTER_TX	stm32f0xx_ll_spi.h	1548;"	d
LL_I2S_MODE_SLAVE_RX	stm32f0xx_ll_spi.h	1547;"	d
LL_I2S_MODE_SLAVE_TX	stm32f0xx_ll_spi.h	1546;"	d
LL_I2S_POLARITY_HIGH	stm32f0xx_ll_spi.h	1526;"	d
LL_I2S_POLARITY_LOW	stm32f0xx_ll_spi.h	1525;"	d
LL_I2S_PRESCALER_PARITY_EVEN	stm32f0xx_ll_spi.h	1557;"	d
LL_I2S_PRESCALER_PARITY_ODD	stm32f0xx_ll_spi.h	1558;"	d
LL_I2S_ReadReg	stm32f0xx_ll_spi.h	1621;"	d
LL_I2S_ReceiveData16	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_SR_BSY	stm32f0xx_ll_spi.h	1492;"	d
LL_I2S_SR_FRE	stm32f0xx_ll_spi.h	1495;"	d
LL_I2S_SR_OVR	stm32f0xx_ll_spi.h	1494;"	d
LL_I2S_SR_RXNE	stm32f0xx_ll_spi.h	1490;"	d
LL_I2S_SR_TXE	stm32f0xx_ll_spi.h	1491;"	d
LL_I2S_SR_UDR	stm32f0xx_ll_spi.h	1493;"	d
LL_I2S_STANDARD_LSB	stm32f0xx_ll_spi.h	1536;"	d
LL_I2S_STANDARD_MSB	stm32f0xx_ll_spi.h	1535;"	d
LL_I2S_STANDARD_PCM_LONG	stm32f0xx_ll_spi.h	1538;"	d
LL_I2S_STANDARD_PCM_SHORT	stm32f0xx_ll_spi.h	1537;"	d
LL_I2S_STANDARD_PHILIPS	stm32f0xx_ll_spi.h	1534;"	d
LL_I2S_SetClockPolarity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)$/;"	f
LL_I2S_SetDataFormat	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetDataFormat(SPI_TypeDef *SPIx, uint32_t DataFormat)$/;"	f
LL_I2S_SetPrescalerLinear	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetPrescalerLinear(SPI_TypeDef *SPIx, uint8_t PrescalerLinear)$/;"	f
LL_I2S_SetPrescalerParity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetPrescalerParity(SPI_TypeDef *SPIx, uint32_t PrescalerParity)$/;"	f
LL_I2S_SetStandard	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)$/;"	f
LL_I2S_SetTransferMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetTransferMode(SPI_TypeDef *SPIx, uint32_t Mode)$/;"	f
LL_I2S_TransmitData16	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)$/;"	f
LL_I2S_WriteReg	stm32f0xx_ll_spi.h	1613;"	d
LL_IWDG_DisableWriteAccess	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_Enable	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_EnableWriteAccess	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetPrescaler	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetReloadCounter	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetWindow	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetWindow(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_PVU	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_RVU	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_WVU	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsReady	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_KEY_ENABLE	stm32f0xx_ll_iwdg.h	68;"	d
LL_IWDG_KEY_RELOAD	stm32f0xx_ll_iwdg.h	67;"	d
LL_IWDG_KEY_WR_ACCESS_DISABLE	stm32f0xx_ll_iwdg.h	70;"	d
LL_IWDG_KEY_WR_ACCESS_ENABLE	stm32f0xx_ll_iwdg.h	69;"	d
LL_IWDG_PRESCALER_128	stm32f0xx_ll_iwdg.h	104;"	d
LL_IWDG_PRESCALER_16	stm32f0xx_ll_iwdg.h	101;"	d
LL_IWDG_PRESCALER_256	stm32f0xx_ll_iwdg.h	105;"	d
LL_IWDG_PRESCALER_32	stm32f0xx_ll_iwdg.h	102;"	d
LL_IWDG_PRESCALER_4	stm32f0xx_ll_iwdg.h	99;"	d
LL_IWDG_PRESCALER_64	stm32f0xx_ll_iwdg.h	103;"	d
LL_IWDG_PRESCALER_8	stm32f0xx_ll_iwdg.h	100;"	d
LL_IWDG_ReadReg	stm32f0xx_ll_iwdg.h	138;"	d
LL_IWDG_ReloadCounter	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_SR_PVU	stm32f0xx_ll_iwdg.h	88;"	d
LL_IWDG_SR_RVU	stm32f0xx_ll_iwdg.h	89;"	d
LL_IWDG_SR_WVU	stm32f0xx_ll_iwdg.h	90;"	d
LL_IWDG_SetPrescaler	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)$/;"	f
LL_IWDG_SetReloadCounter	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)$/;"	f
LL_IWDG_SetWindow	stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetWindow(IWDG_TypeDef *IWDGx, uint32_t Window)$/;"	f
LL_IWDG_WriteReg	stm32f0xx_ll_iwdg.h	130;"	d
LL_InitTick	stm32f0xx_ll_utils.h	/^__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)$/;"	f
LL_LPM_DisableEventOnPend	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_DisableEventOnPend(void)$/;"	f
LL_LPM_DisableSleepOnExit	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void)$/;"	f
LL_LPM_EnableDeepSleep	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)$/;"	f
LL_LPM_EnableEventOnPend	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableEventOnPend(void)$/;"	f
LL_LPM_EnableSleep	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableSleep(void)$/;"	f
LL_LPM_EnableSleepOnExit	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void)$/;"	f
LL_MAX_DELAY	stm32f0xx_ll_utils.h	78;"	d
LL_PWR_CR_CSBF	stm32f0xx_ll_pwr.h	76;"	d
LL_PWR_CR_CWUF	stm32f0xx_ll_pwr.h	77;"	d
LL_PWR_CSR_EWUP1	stm32f0xx_ll_pwr.h	94;"	d
LL_PWR_CSR_EWUP2	stm32f0xx_ll_pwr.h	95;"	d
LL_PWR_CSR_EWUP3	stm32f0xx_ll_pwr.h	97;"	d
LL_PWR_CSR_EWUP4	stm32f0xx_ll_pwr.h	100;"	d
LL_PWR_CSR_EWUP5	stm32f0xx_ll_pwr.h	103;"	d
LL_PWR_CSR_EWUP6	stm32f0xx_ll_pwr.h	106;"	d
LL_PWR_CSR_EWUP7	stm32f0xx_ll_pwr.h	109;"	d
LL_PWR_CSR_EWUP8	stm32f0xx_ll_pwr.h	112;"	d
LL_PWR_CSR_PVDO	stm32f0xx_ll_pwr.h	89;"	d
LL_PWR_CSR_SBF	stm32f0xx_ll_pwr.h	87;"	d
LL_PWR_CSR_VREFINTRDYF	stm32f0xx_ll_pwr.h	92;"	d
LL_PWR_CSR_WUF	stm32f0xx_ll_pwr.h	86;"	d
LL_PWR_ClearFlag_SB	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)$/;"	f
LL_PWR_ClearFlag_WU	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)$/;"	f
LL_PWR_DisableBkUpAccess	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)$/;"	f
LL_PWR_DisablePVD	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisablePVD(void)$/;"	f
LL_PWR_DisableWakeUpPin	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_EnableBkUpAccess	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)$/;"	f
LL_PWR_EnablePVD	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnablePVD(void)$/;"	f
LL_PWR_EnableWakeUpPin	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_GetPVDLevel	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)$/;"	f
LL_PWR_GetPowerMode	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)$/;"	f
LL_PWR_GetRegulModeDS	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)$/;"	f
LL_PWR_IsActiveFlag_PVDO	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)$/;"	f
LL_PWR_IsActiveFlag_SB	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)$/;"	f
LL_PWR_IsActiveFlag_VREFINTRDY	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VREFINTRDY(void)$/;"	f
LL_PWR_IsActiveFlag_WU	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)$/;"	f
LL_PWR_IsEnabledBkUpAccess	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)$/;"	f
LL_PWR_IsEnabledPVD	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)$/;"	f
LL_PWR_IsEnabledWakeUpPin	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_MODE_STANDBY	stm32f0xx_ll_pwr.h	124;"	d
LL_PWR_MODE_STOP_LPREGU	stm32f0xx_ll_pwr.h	123;"	d
LL_PWR_MODE_STOP_MAINREGU	stm32f0xx_ll_pwr.h	122;"	d
LL_PWR_PVDLEVEL_0	stm32f0xx_ll_pwr.h	144;"	d
LL_PWR_PVDLEVEL_1	stm32f0xx_ll_pwr.h	145;"	d
LL_PWR_PVDLEVEL_2	stm32f0xx_ll_pwr.h	146;"	d
LL_PWR_PVDLEVEL_3	stm32f0xx_ll_pwr.h	147;"	d
LL_PWR_PVDLEVEL_4	stm32f0xx_ll_pwr.h	148;"	d
LL_PWR_PVDLEVEL_5	stm32f0xx_ll_pwr.h	149;"	d
LL_PWR_PVDLEVEL_6	stm32f0xx_ll_pwr.h	150;"	d
LL_PWR_PVDLEVEL_7	stm32f0xx_ll_pwr.h	151;"	d
LL_PWR_REGU_DSMODE_LOW_POWER	stm32f0xx_ll_pwr.h	134;"	d
LL_PWR_REGU_DSMODE_MAIN	stm32f0xx_ll_pwr.h	133;"	d
LL_PWR_ReadReg	stm32f0xx_ll_pwr.h	211;"	d
LL_PWR_SetPVDLevel	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)$/;"	f
LL_PWR_SetPowerMode	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)$/;"	f
LL_PWR_SetRegulModeDS	stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)$/;"	f
LL_PWR_WAKEUP_PIN1	stm32f0xx_ll_pwr.h	160;"	d
LL_PWR_WAKEUP_PIN2	stm32f0xx_ll_pwr.h	161;"	d
LL_PWR_WAKEUP_PIN3	stm32f0xx_ll_pwr.h	163;"	d
LL_PWR_WAKEUP_PIN4	stm32f0xx_ll_pwr.h	166;"	d
LL_PWR_WAKEUP_PIN5	stm32f0xx_ll_pwr.h	169;"	d
LL_PWR_WAKEUP_PIN6	stm32f0xx_ll_pwr.h	172;"	d
LL_PWR_WAKEUP_PIN7	stm32f0xx_ll_pwr.h	175;"	d
LL_PWR_WAKEUP_PIN8	stm32f0xx_ll_pwr.h	178;"	d
LL_PWR_WriteReg	stm32f0xx_ll_pwr.h	204;"	d
LL_RCC_APB1_DIV_1	stm32f0xx_ll_rcc.h	285;"	d
LL_RCC_APB1_DIV_16	stm32f0xx_ll_rcc.h	289;"	d
LL_RCC_APB1_DIV_2	stm32f0xx_ll_rcc.h	286;"	d
LL_RCC_APB1_DIV_4	stm32f0xx_ll_rcc.h	287;"	d
LL_RCC_APB1_DIV_8	stm32f0xx_ll_rcc.h	288;"	d
LL_RCC_CEC_CLKSOURCE	stm32f0xx_ll_rcc.h	429;"	d
LL_RCC_CEC_CLKSOURCE_HSI_DIV244	stm32f0xx_ll_rcc.h	379;"	d
LL_RCC_CEC_CLKSOURCE_LSE	stm32f0xx_ll_rcc.h	380;"	d
LL_RCC_CIR_CSSC	stm32f0xx_ll_rcc.h	179;"	d
LL_RCC_CIR_CSSF	stm32f0xx_ll_rcc.h	197;"	d
LL_RCC_CIR_HSERDYC	stm32f0xx_ll_rcc.h	173;"	d
LL_RCC_CIR_HSERDYF	stm32f0xx_ll_rcc.h	191;"	d
LL_RCC_CIR_HSERDYIE	stm32f0xx_ll_rcc.h	219;"	d
LL_RCC_CIR_HSI14RDYC	stm32f0xx_ll_rcc.h	175;"	d
LL_RCC_CIR_HSI14RDYF	stm32f0xx_ll_rcc.h	193;"	d
LL_RCC_CIR_HSI14RDYIE	stm32f0xx_ll_rcc.h	221;"	d
LL_RCC_CIR_HSI48RDYC	stm32f0xx_ll_rcc.h	177;"	d
LL_RCC_CIR_HSI48RDYF	stm32f0xx_ll_rcc.h	195;"	d
LL_RCC_CIR_HSI48RDYIE	stm32f0xx_ll_rcc.h	223;"	d
LL_RCC_CIR_HSIRDYC	stm32f0xx_ll_rcc.h	172;"	d
LL_RCC_CIR_HSIRDYF	stm32f0xx_ll_rcc.h	190;"	d
LL_RCC_CIR_HSIRDYIE	stm32f0xx_ll_rcc.h	218;"	d
LL_RCC_CIR_LSERDYC	stm32f0xx_ll_rcc.h	171;"	d
LL_RCC_CIR_LSERDYF	stm32f0xx_ll_rcc.h	189;"	d
LL_RCC_CIR_LSERDYIE	stm32f0xx_ll_rcc.h	217;"	d
LL_RCC_CIR_LSIRDYC	stm32f0xx_ll_rcc.h	170;"	d
LL_RCC_CIR_LSIRDYF	stm32f0xx_ll_rcc.h	188;"	d
LL_RCC_CIR_LSIRDYIE	stm32f0xx_ll_rcc.h	216;"	d
LL_RCC_CIR_PLLRDYC	stm32f0xx_ll_rcc.h	174;"	d
LL_RCC_CIR_PLLRDYF	stm32f0xx_ll_rcc.h	192;"	d
LL_RCC_CIR_PLLRDYIE	stm32f0xx_ll_rcc.h	220;"	d
LL_RCC_CSR_IWDGRSTF	stm32f0xx_ll_rcc.h	202;"	d
LL_RCC_CSR_LPWRRSTF	stm32f0xx_ll_rcc.h	204;"	d
LL_RCC_CSR_OBLRSTF	stm32f0xx_ll_rcc.h	198;"	d
LL_RCC_CSR_PINRSTF	stm32f0xx_ll_rcc.h	199;"	d
LL_RCC_CSR_PORRSTF	stm32f0xx_ll_rcc.h	200;"	d
LL_RCC_CSR_SFTRSTF	stm32f0xx_ll_rcc.h	201;"	d
LL_RCC_CSR_V18PWRRSTF	stm32f0xx_ll_rcc.h	206;"	d
LL_RCC_CSR_WWDGRSTF	stm32f0xx_ll_rcc.h	203;"	d
LL_RCC_ClearFlag_HSECSS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)$/;"	f
LL_RCC_ClearFlag_HSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)$/;"	f
LL_RCC_ClearFlag_HSI14RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSI14RDY(void)$/;"	f
LL_RCC_ClearFlag_HSI48RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)$/;"	f
LL_RCC_ClearFlag_HSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)$/;"	f
LL_RCC_ClearFlag_LSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)$/;"	f
LL_RCC_ClearFlag_LSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)$/;"	f
LL_RCC_ClearFlag_PLLRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)$/;"	f
LL_RCC_ClearResetFlags	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearResetFlags(void)$/;"	f
LL_RCC_ClocksTypeDef	stm32f0xx_ll_rcc.h	/^} LL_RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon65
LL_RCC_ConfigMCO	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)$/;"	f
LL_RCC_DisableIT_HSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)$/;"	f
LL_RCC_DisableIT_HSI14RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSI14RDY(void)$/;"	f
LL_RCC_DisableIT_HSI48RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)$/;"	f
LL_RCC_DisableIT_HSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)$/;"	f
LL_RCC_DisableIT_LSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)$/;"	f
LL_RCC_DisableIT_LSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)$/;"	f
LL_RCC_DisableIT_PLLRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)$/;"	f
LL_RCC_DisableRTC	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableRTC(void)$/;"	f
LL_RCC_EnableIT_HSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)$/;"	f
LL_RCC_EnableIT_HSI14RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSI14RDY(void)$/;"	f
LL_RCC_EnableIT_HSI48RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)$/;"	f
LL_RCC_EnableIT_HSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)$/;"	f
LL_RCC_EnableIT_LSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)$/;"	f
LL_RCC_EnableIT_LSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)$/;"	f
LL_RCC_EnableIT_PLLRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)$/;"	f
LL_RCC_EnableRTC	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableRTC(void)$/;"	f
LL_RCC_ForceBackupDomainReset	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)$/;"	f
LL_RCC_GetAHBPrescaler	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)$/;"	f
LL_RCC_GetAPB1Prescaler	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)$/;"	f
LL_RCC_GetCECClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)$/;"	f
LL_RCC_GetI2CClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)$/;"	f
LL_RCC_GetRTCClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)$/;"	f
LL_RCC_GetSysClkSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)$/;"	f
LL_RCC_GetUSARTClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)$/;"	f
LL_RCC_GetUSBClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)$/;"	f
LL_RCC_HSE_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Disable(void)$/;"	f
LL_RCC_HSE_DisableBypass	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)$/;"	f
LL_RCC_HSE_DisableCSS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)$/;"	f
LL_RCC_HSE_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Enable(void)$/;"	f
LL_RCC_HSE_EnableBypass	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)$/;"	f
LL_RCC_HSE_EnableCSS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)$/;"	f
LL_RCC_HSE_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)$/;"	f
LL_RCC_HSI14_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_Disable(void)$/;"	f
LL_RCC_HSI14_DisableADCControl	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void)$/;"	f
LL_RCC_HSI14_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_Enable(void)$/;"	f
LL_RCC_HSI14_EnableADCControl	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void)$/;"	f
LL_RCC_HSI14_GetCalibTrimming	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void)$/;"	f
LL_RCC_HSI14_GetCalibration	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void)$/;"	f
LL_RCC_HSI14_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void)$/;"	f
LL_RCC_HSI14_SetCalibTrimming	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value)$/;"	f
LL_RCC_HSI48_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Disable(void)$/;"	f
LL_RCC_HSI48_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Enable(void)$/;"	f
LL_RCC_HSI48_GetCalibration	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)$/;"	f
LL_RCC_HSI48_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)$/;"	f
LL_RCC_HSI_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Disable(void)$/;"	f
LL_RCC_HSI_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Enable(void)$/;"	f
LL_RCC_HSI_GetCalibTrimming	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)$/;"	f
LL_RCC_HSI_GetCalibration	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)$/;"	f
LL_RCC_HSI_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)$/;"	f
LL_RCC_HSI_SetCalibTrimming	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)$/;"	f
LL_RCC_I2C1_CLKSOURCE	stm32f0xx_ll_rcc.h	420;"	d
LL_RCC_I2C1_CLKSOURCE_HSI	stm32f0xx_ll_rcc.h	369;"	d
LL_RCC_I2C1_CLKSOURCE_SYSCLK	stm32f0xx_ll_rcc.h	370;"	d
LL_RCC_IsActiveFlag_HSECSS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)$/;"	f
LL_RCC_IsActiveFlag_HSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSI14RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI14RDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSI48RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)$/;"	f
LL_RCC_IsActiveFlag_IWDGRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)$/;"	f
LL_RCC_IsActiveFlag_LPWRRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)$/;"	f
LL_RCC_IsActiveFlag_LSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)$/;"	f
LL_RCC_IsActiveFlag_LSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)$/;"	f
LL_RCC_IsActiveFlag_OBLRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)$/;"	f
LL_RCC_IsActiveFlag_PINRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)$/;"	f
LL_RCC_IsActiveFlag_PLLRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)$/;"	f
LL_RCC_IsActiveFlag_PORRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void)$/;"	f
LL_RCC_IsActiveFlag_SFTRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)$/;"	f
LL_RCC_IsActiveFlag_V18PWRRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_V18PWRRST(void)$/;"	f
LL_RCC_IsActiveFlag_WWDGRST	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)$/;"	f
LL_RCC_IsEnabledIT_HSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSI14RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI14RDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSI48RDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)$/;"	f
LL_RCC_IsEnabledIT_LSERDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)$/;"	f
LL_RCC_IsEnabledIT_LSIRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)$/;"	f
LL_RCC_IsEnabledIT_PLLRDY	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)$/;"	f
LL_RCC_IsEnabledRTC	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)$/;"	f
LL_RCC_LSEDRIVE_HIGH	stm32f0xx_ll_rcc.h	235;"	d
LL_RCC_LSEDRIVE_LOW	stm32f0xx_ll_rcc.h	232;"	d
LL_RCC_LSEDRIVE_MEDIUMHIGH	stm32f0xx_ll_rcc.h	234;"	d
LL_RCC_LSEDRIVE_MEDIUMLOW	stm32f0xx_ll_rcc.h	233;"	d
LL_RCC_LSE_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Disable(void)$/;"	f
LL_RCC_LSE_DisableBypass	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)$/;"	f
LL_RCC_LSE_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Enable(void)$/;"	f
LL_RCC_LSE_EnableBypass	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)$/;"	f
LL_RCC_LSE_GetDriveCapability	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)$/;"	f
LL_RCC_LSE_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)$/;"	f
LL_RCC_LSE_SetDriveCapability	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)$/;"	f
LL_RCC_LSI_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Disable(void)$/;"	f
LL_RCC_LSI_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Enable(void)$/;"	f
LL_RCC_LSI_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)$/;"	f
LL_RCC_MCO1SOURCE_HSE	stm32f0xx_ll_rcc.h	301;"	d
LL_RCC_MCO1SOURCE_HSI	stm32f0xx_ll_rcc.h	300;"	d
LL_RCC_MCO1SOURCE_HSI14	stm32f0xx_ll_rcc.h	298;"	d
LL_RCC_MCO1SOURCE_HSI48	stm32f0xx_ll_rcc.h	305;"	d
LL_RCC_MCO1SOURCE_LSE	stm32f0xx_ll_rcc.h	303;"	d
LL_RCC_MCO1SOURCE_LSI	stm32f0xx_ll_rcc.h	302;"	d
LL_RCC_MCO1SOURCE_NOCLOCK	stm32f0xx_ll_rcc.h	297;"	d
LL_RCC_MCO1SOURCE_PLLCLK	stm32f0xx_ll_rcc.h	309;"	d
LL_RCC_MCO1SOURCE_PLLCLK_DIV_2	stm32f0xx_ll_rcc.h	307;"	d
LL_RCC_MCO1SOURCE_SYSCLK	stm32f0xx_ll_rcc.h	299;"	d
LL_RCC_MCO1_DIV_1	stm32f0xx_ll_rcc.h	318;"	d
LL_RCC_MCO1_DIV_128	stm32f0xx_ll_rcc.h	326;"	d
LL_RCC_MCO1_DIV_16	stm32f0xx_ll_rcc.h	323;"	d
LL_RCC_MCO1_DIV_2	stm32f0xx_ll_rcc.h	320;"	d
LL_RCC_MCO1_DIV_32	stm32f0xx_ll_rcc.h	324;"	d
LL_RCC_MCO1_DIV_4	stm32f0xx_ll_rcc.h	321;"	d
LL_RCC_MCO1_DIV_64	stm32f0xx_ll_rcc.h	325;"	d
LL_RCC_MCO1_DIV_8	stm32f0xx_ll_rcc.h	322;"	d
LL_RCC_PERIPH_FREQUENCY_NA	stm32f0xx_ll_rcc.h	337;"	d
LL_RCC_PERIPH_FREQUENCY_NO	stm32f0xx_ll_rcc.h	336;"	d
LL_RCC_PLLSOURCE_HSE	stm32f0xx_ll_rcc.h	481;"	d
LL_RCC_PLLSOURCE_HSE_DIV_1	stm32f0xx_ll_rcc.h	489;"	d
LL_RCC_PLLSOURCE_HSE_DIV_10	stm32f0xx_ll_rcc.h	498;"	d
LL_RCC_PLLSOURCE_HSE_DIV_11	stm32f0xx_ll_rcc.h	499;"	d
LL_RCC_PLLSOURCE_HSE_DIV_12	stm32f0xx_ll_rcc.h	500;"	d
LL_RCC_PLLSOURCE_HSE_DIV_13	stm32f0xx_ll_rcc.h	501;"	d
LL_RCC_PLLSOURCE_HSE_DIV_14	stm32f0xx_ll_rcc.h	502;"	d
LL_RCC_PLLSOURCE_HSE_DIV_15	stm32f0xx_ll_rcc.h	503;"	d
LL_RCC_PLLSOURCE_HSE_DIV_16	stm32f0xx_ll_rcc.h	504;"	d
LL_RCC_PLLSOURCE_HSE_DIV_2	stm32f0xx_ll_rcc.h	490;"	d
LL_RCC_PLLSOURCE_HSE_DIV_3	stm32f0xx_ll_rcc.h	491;"	d
LL_RCC_PLLSOURCE_HSE_DIV_4	stm32f0xx_ll_rcc.h	492;"	d
LL_RCC_PLLSOURCE_HSE_DIV_5	stm32f0xx_ll_rcc.h	493;"	d
LL_RCC_PLLSOURCE_HSE_DIV_6	stm32f0xx_ll_rcc.h	494;"	d
LL_RCC_PLLSOURCE_HSE_DIV_7	stm32f0xx_ll_rcc.h	495;"	d
LL_RCC_PLLSOURCE_HSE_DIV_8	stm32f0xx_ll_rcc.h	496;"	d
LL_RCC_PLLSOURCE_HSE_DIV_9	stm32f0xx_ll_rcc.h	497;"	d
LL_RCC_PLLSOURCE_HSI	stm32f0xx_ll_rcc.h	483;"	d
LL_RCC_PLLSOURCE_HSI48	stm32f0xx_ll_rcc.h	485;"	d
LL_RCC_PLLSOURCE_HSI_DIV_2	stm32f0xx_ll_rcc.h	488;"	d
LL_RCC_PLL_ConfigDomain_SYS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)$/;"	f
LL_RCC_PLL_ConfigDomain_SYS	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)$/;"	f
LL_RCC_PLL_Disable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Disable(void)$/;"	f
LL_RCC_PLL_Enable	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Enable(void)$/;"	f
LL_RCC_PLL_GetMainSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)$/;"	f
LL_RCC_PLL_GetMultiplicator	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)$/;"	f
LL_RCC_PLL_GetPrediv	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)$/;"	f
LL_RCC_PLL_IsReady	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)$/;"	f
LL_RCC_PLL_MUL_10	stm32f0xx_ll_rcc.h	467;"	d
LL_RCC_PLL_MUL_11	stm32f0xx_ll_rcc.h	468;"	d
LL_RCC_PLL_MUL_12	stm32f0xx_ll_rcc.h	469;"	d
LL_RCC_PLL_MUL_13	stm32f0xx_ll_rcc.h	470;"	d
LL_RCC_PLL_MUL_14	stm32f0xx_ll_rcc.h	471;"	d
LL_RCC_PLL_MUL_15	stm32f0xx_ll_rcc.h	472;"	d
LL_RCC_PLL_MUL_16	stm32f0xx_ll_rcc.h	473;"	d
LL_RCC_PLL_MUL_2	stm32f0xx_ll_rcc.h	459;"	d
LL_RCC_PLL_MUL_3	stm32f0xx_ll_rcc.h	460;"	d
LL_RCC_PLL_MUL_4	stm32f0xx_ll_rcc.h	461;"	d
LL_RCC_PLL_MUL_5	stm32f0xx_ll_rcc.h	462;"	d
LL_RCC_PLL_MUL_6	stm32f0xx_ll_rcc.h	463;"	d
LL_RCC_PLL_MUL_7	stm32f0xx_ll_rcc.h	464;"	d
LL_RCC_PLL_MUL_8	stm32f0xx_ll_rcc.h	465;"	d
LL_RCC_PLL_MUL_9	stm32f0xx_ll_rcc.h	466;"	d
LL_RCC_PREDIV_DIV_1	stm32f0xx_ll_rcc.h	513;"	d
LL_RCC_PREDIV_DIV_10	stm32f0xx_ll_rcc.h	522;"	d
LL_RCC_PREDIV_DIV_11	stm32f0xx_ll_rcc.h	523;"	d
LL_RCC_PREDIV_DIV_12	stm32f0xx_ll_rcc.h	524;"	d
LL_RCC_PREDIV_DIV_13	stm32f0xx_ll_rcc.h	525;"	d
LL_RCC_PREDIV_DIV_14	stm32f0xx_ll_rcc.h	526;"	d
LL_RCC_PREDIV_DIV_15	stm32f0xx_ll_rcc.h	527;"	d
LL_RCC_PREDIV_DIV_16	stm32f0xx_ll_rcc.h	528;"	d
LL_RCC_PREDIV_DIV_2	stm32f0xx_ll_rcc.h	514;"	d
LL_RCC_PREDIV_DIV_3	stm32f0xx_ll_rcc.h	515;"	d
LL_RCC_PREDIV_DIV_4	stm32f0xx_ll_rcc.h	516;"	d
LL_RCC_PREDIV_DIV_5	stm32f0xx_ll_rcc.h	517;"	d
LL_RCC_PREDIV_DIV_6	stm32f0xx_ll_rcc.h	518;"	d
LL_RCC_PREDIV_DIV_7	stm32f0xx_ll_rcc.h	519;"	d
LL_RCC_PREDIV_DIV_8	stm32f0xx_ll_rcc.h	520;"	d
LL_RCC_PREDIV_DIV_9	stm32f0xx_ll_rcc.h	521;"	d
LL_RCC_RTC_CLKSOURCE_HSE_DIV32	stm32f0xx_ll_rcc.h	451;"	d
LL_RCC_RTC_CLKSOURCE_LSE	stm32f0xx_ll_rcc.h	449;"	d
LL_RCC_RTC_CLKSOURCE_LSI	stm32f0xx_ll_rcc.h	450;"	d
LL_RCC_RTC_CLKSOURCE_NONE	stm32f0xx_ll_rcc.h	448;"	d
LL_RCC_ReadReg	stm32f0xx_ll_rcc.h	559;"	d
LL_RCC_ReleaseBackupDomainReset	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)$/;"	f
LL_RCC_SYSCLK_DIV_1	stm32f0xx_ll_rcc.h	269;"	d
LL_RCC_SYSCLK_DIV_128	stm32f0xx_ll_rcc.h	275;"	d
LL_RCC_SYSCLK_DIV_16	stm32f0xx_ll_rcc.h	273;"	d
LL_RCC_SYSCLK_DIV_2	stm32f0xx_ll_rcc.h	270;"	d
LL_RCC_SYSCLK_DIV_256	stm32f0xx_ll_rcc.h	276;"	d
LL_RCC_SYSCLK_DIV_4	stm32f0xx_ll_rcc.h	271;"	d
LL_RCC_SYSCLK_DIV_512	stm32f0xx_ll_rcc.h	277;"	d
LL_RCC_SYSCLK_DIV_64	stm32f0xx_ll_rcc.h	274;"	d
LL_RCC_SYSCLK_DIV_8	stm32f0xx_ll_rcc.h	272;"	d
LL_RCC_SYS_CLKSOURCE_HSE	stm32f0xx_ll_rcc.h	244;"	d
LL_RCC_SYS_CLKSOURCE_HSI	stm32f0xx_ll_rcc.h	243;"	d
LL_RCC_SYS_CLKSOURCE_HSI48	stm32f0xx_ll_rcc.h	247;"	d
LL_RCC_SYS_CLKSOURCE_PLL	stm32f0xx_ll_rcc.h	245;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSE	stm32f0xx_ll_rcc.h	257;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSI	stm32f0xx_ll_rcc.h	256;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSI48	stm32f0xx_ll_rcc.h	260;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_PLL	stm32f0xx_ll_rcc.h	258;"	d
LL_RCC_SetAHBPrescaler	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)$/;"	f
LL_RCC_SetAPB1Prescaler	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)$/;"	f
LL_RCC_SetCECClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)$/;"	f
LL_RCC_SetI2CClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)$/;"	f
LL_RCC_SetRTCClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)$/;"	f
LL_RCC_SetSysClkSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)$/;"	f
LL_RCC_SetUSARTClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)$/;"	f
LL_RCC_SetUSBClockSource	stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)$/;"	f
LL_RCC_USART1_CLKSOURCE	stm32f0xx_ll_rcc.h	406;"	d
LL_RCC_USART1_CLKSOURCE_HSI	stm32f0xx_ll_rcc.h	349;"	d
LL_RCC_USART1_CLKSOURCE_LSE	stm32f0xx_ll_rcc.h	348;"	d
LL_RCC_USART1_CLKSOURCE_PCLK1	stm32f0xx_ll_rcc.h	346;"	d
LL_RCC_USART1_CLKSOURCE_SYSCLK	stm32f0xx_ll_rcc.h	347;"	d
LL_RCC_USART2_CLKSOURCE	stm32f0xx_ll_rcc.h	408;"	d
LL_RCC_USART2_CLKSOURCE_HSI	stm32f0xx_ll_rcc.h	354;"	d
LL_RCC_USART2_CLKSOURCE_LSE	stm32f0xx_ll_rcc.h	353;"	d
LL_RCC_USART2_CLKSOURCE_PCLK1	stm32f0xx_ll_rcc.h	351;"	d
LL_RCC_USART2_CLKSOURCE_SYSCLK	stm32f0xx_ll_rcc.h	352;"	d
LL_RCC_USART3_CLKSOURCE	stm32f0xx_ll_rcc.h	411;"	d
LL_RCC_USART3_CLKSOURCE_HSI	stm32f0xx_ll_rcc.h	360;"	d
LL_RCC_USART3_CLKSOURCE_LSE	stm32f0xx_ll_rcc.h	359;"	d
LL_RCC_USART3_CLKSOURCE_PCLK1	stm32f0xx_ll_rcc.h	357;"	d
LL_RCC_USART3_CLKSOURCE_SYSCLK	stm32f0xx_ll_rcc.h	358;"	d
LL_RCC_USB_CLKSOURCE	stm32f0xx_ll_rcc.h	439;"	d
LL_RCC_USB_CLKSOURCE_HSI48	stm32f0xx_ll_rcc.h	392;"	d
LL_RCC_USB_CLKSOURCE_NONE	stm32f0xx_ll_rcc.h	394;"	d
LL_RCC_USB_CLKSOURCE_PLL	stm32f0xx_ll_rcc.h	396;"	d
LL_RCC_WriteReg	stm32f0xx_ll_rcc.h	552;"	d
LL_RTC_ALARMOUT_ALMA	stm32f0xx_ll_rtc.h	348;"	d
LL_RTC_ALARMOUT_ALMB	stm32f0xx_ll_rtc.h	349;"	d
LL_RTC_ALARMOUT_DISABLE	stm32f0xx_ll_rtc.h	347;"	d
LL_RTC_ALARMOUT_WAKEUP	stm32f0xx_ll_rtc.h	350;"	d
LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN	stm32f0xx_ll_rtc.h	358;"	d
LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL	stm32f0xx_ll_rtc.h	359;"	d
LL_RTC_ALMA_ConfigTime	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)$/;"	f
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE	stm32f0xx_ll_rtc.h	260;"	d
LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY	stm32f0xx_ll_rtc.h	261;"	d
LL_RTC_ALMA_Disable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_DisableWeekday	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_Enable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_EnableWeekday	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetMask	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetMinute	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSubSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSubSecondMask	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetTime	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetTimeFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetWeekDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_MASK_ALL	stm32f0xx_ll_rtc.h	409;"	d
LL_RTC_ALMA_MASK_DATEWEEKDAY	stm32f0xx_ll_rtc.h	405;"	d
LL_RTC_ALMA_MASK_HOURS	stm32f0xx_ll_rtc.h	406;"	d
LL_RTC_ALMA_MASK_MINUTES	stm32f0xx_ll_rtc.h	407;"	d
LL_RTC_ALMA_MASK_NONE	stm32f0xx_ll_rtc.h	404;"	d
LL_RTC_ALMA_MASK_SECONDS	stm32f0xx_ll_rtc.h	408;"	d
LL_RTC_ALMA_SetDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day)$/;"	f
LL_RTC_ALMA_SetHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)$/;"	f
LL_RTC_ALMA_SetMask	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)$/;"	f
LL_RTC_ALMA_SetMinute	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)$/;"	f
LL_RTC_ALMA_SetSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)$/;"	f
LL_RTC_ALMA_SetSubSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)$/;"	f
LL_RTC_ALMA_SetSubSecondMask	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)$/;"	f
LL_RTC_ALMA_SetTimeFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)$/;"	f
LL_RTC_ALMA_SetWeekDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)$/;"	f
LL_RTC_ALMA_TIME_FORMAT_AM	stm32f0xx_ll_rtc.h	417;"	d
LL_RTC_ALMA_TIME_FORMAT_PM	stm32f0xx_ll_rtc.h	418;"	d
LL_RTC_AlarmTypeDef	stm32f0xx_ll_rtc.h	/^} LL_RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon60
LL_RTC_BAK_GetRegister	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)$/;"	f
LL_RTC_BAK_SetRegister	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)$/;"	f
LL_RTC_BKP_DR0	stm32f0xx_ll_rtc.h	565;"	d
LL_RTC_BKP_DR1	stm32f0xx_ll_rtc.h	566;"	d
LL_RTC_BKP_DR2	stm32f0xx_ll_rtc.h	567;"	d
LL_RTC_BKP_DR3	stm32f0xx_ll_rtc.h	568;"	d
LL_RTC_BKP_DR4	stm32f0xx_ll_rtc.h	569;"	d
LL_RTC_CALIB_INSERTPULSE_NONE	stm32f0xx_ll_rtc.h	588;"	d
LL_RTC_CALIB_INSERTPULSE_SET	stm32f0xx_ll_rtc.h	589;"	d
LL_RTC_CALIB_OUTPUT_1HZ	stm32f0xx_ll_rtc.h	579;"	d
LL_RTC_CALIB_OUTPUT_512HZ	stm32f0xx_ll_rtc.h	580;"	d
LL_RTC_CALIB_OUTPUT_NONE	stm32f0xx_ll_rtc.h	578;"	d
LL_RTC_CALIB_PERIOD_16SEC	stm32f0xx_ll_rtc.h	598;"	d
LL_RTC_CALIB_PERIOD_32SEC	stm32f0xx_ll_rtc.h	597;"	d
LL_RTC_CALIB_PERIOD_8SEC	stm32f0xx_ll_rtc.h	599;"	d
LL_RTC_CAL_GetMinus	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_GetOutputFreq	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_GetPeriod	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_IsPulseInserted	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_SetMinus	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetMinus(RTC_TypeDef *RTCx, uint32_t CalibMinus)$/;"	f
LL_RTC_CAL_SetOutputFreq	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetOutputFreq(RTC_TypeDef *RTCx, uint32_t Frequency)$/;"	f
LL_RTC_CAL_SetPeriod	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetPeriod(RTC_TypeDef *RTCx, uint32_t Period)$/;"	f
LL_RTC_CAL_SetPulse	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetPulse(RTC_TypeDef *RTCx, uint32_t Pulse)$/;"	f
LL_RTC_CR_ALRAIE	stm32f0xx_ll_rtc.h	296;"	d
LL_RTC_CR_TSIE	stm32f0xx_ll_rtc.h	294;"	d
LL_RTC_CR_WUTIE	stm32f0xx_ll_rtc.h	295;"	d
LL_RTC_ClearFlag_ALRA	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_RS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP1	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP2	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP3	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TSOV	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TSOV(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_WUT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_Config	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)$/;"	f
LL_RTC_DATE_Get	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetMonth	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetWeekDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetYear	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_SetDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day)$/;"	f
LL_RTC_DATE_SetMonth	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month)$/;"	f
LL_RTC_DATE_SetWeekDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)$/;"	f
LL_RTC_DATE_SetYear	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year)$/;"	f
LL_RTC_DateTypeDef	stm32f0xx_ll_rtc.h	/^} LL_RTC_DateTypeDef;$/;"	t	typeref:struct:__anon59
LL_RTC_DisableIT_ALRA	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_TAMP	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_TS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_WUT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableInitMode	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisablePushPullMode	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisablePushPullMode(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_DisableRefClock	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableShadowRegBypass	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableWriteProtection	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_ALRA	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_TAMP	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_TS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_WUT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableInitMode	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnablePushPullMode	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnablePushPullMode(RTC_TypeDef *RTCx, uint32_t PinMask)$/;"	f
LL_RTC_EnableRefClock	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableShadowRegBypass	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableWriteProtection	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_FORMAT_BCD	stm32f0xx_ll_rtc.h	252;"	d
LL_RTC_FORMAT_BIN	stm32f0xx_ll_rtc.h	251;"	d
LL_RTC_GetAlarmOutEvent	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetAlarmOutputType	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetAsynchPrescaler	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetHourFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetOutputPolarity	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetSynchPrescaler	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_HOURFORMAT_24HOUR	stm32f0xx_ll_rtc.h	338;"	d
LL_RTC_HOURFORMAT_AMPM	stm32f0xx_ll_rtc.h	339;"	d
LL_RTC_ISR_ALRAF	stm32f0xx_ll_rtc.h	279;"	d
LL_RTC_ISR_ALRAWF	stm32f0xx_ll_rtc.h	285;"	d
LL_RTC_ISR_INITF	stm32f0xx_ll_rtc.h	280;"	d
LL_RTC_ISR_INITS	stm32f0xx_ll_rtc.h	282;"	d
LL_RTC_ISR_RECALPF	stm32f0xx_ll_rtc.h	272;"	d
LL_RTC_ISR_RSF	stm32f0xx_ll_rtc.h	281;"	d
LL_RTC_ISR_SHPF	stm32f0xx_ll_rtc.h	283;"	d
LL_RTC_ISR_TAMP1F	stm32f0xx_ll_rtc.h	275;"	d
LL_RTC_ISR_TAMP2F	stm32f0xx_ll_rtc.h	274;"	d
LL_RTC_ISR_TAMP3F	stm32f0xx_ll_rtc.h	273;"	d
LL_RTC_ISR_TSF	stm32f0xx_ll_rtc.h	277;"	d
LL_RTC_ISR_TSOVF	stm32f0xx_ll_rtc.h	276;"	d
LL_RTC_ISR_WUTF	stm32f0xx_ll_rtc.h	278;"	d
LL_RTC_ISR_WUTWF	stm32f0xx_ll_rtc.h	284;"	d
LL_RTC_InitTypeDef	stm32f0xx_ll_rtc.h	/^} LL_RTC_InitTypeDef;$/;"	t	typeref:struct:__anon57
LL_RTC_IsActiveFlag_ALRA	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_ALRAW	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_INIT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_INITS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_RECALP	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_RS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_SHP	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP1	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP2	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP3	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TSOV	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_WUT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_WUTW	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_ALRA	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_TAMP	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_TS	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_WUT	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsShadowRegBypassEnabled	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_MONTH_APRIL	stm32f0xx_ll_rtc.h	322;"	d
LL_RTC_MONTH_AUGUST	stm32f0xx_ll_rtc.h	326;"	d
LL_RTC_MONTH_DECEMBER	stm32f0xx_ll_rtc.h	330;"	d
LL_RTC_MONTH_FEBRUARY	stm32f0xx_ll_rtc.h	320;"	d
LL_RTC_MONTH_JANUARY	stm32f0xx_ll_rtc.h	319;"	d
LL_RTC_MONTH_JULY	stm32f0xx_ll_rtc.h	325;"	d
LL_RTC_MONTH_JUNE	stm32f0xx_ll_rtc.h	324;"	d
LL_RTC_MONTH_MARCH	stm32f0xx_ll_rtc.h	321;"	d
LL_RTC_MONTH_MAY	stm32f0xx_ll_rtc.h	323;"	d
LL_RTC_MONTH_NOVEMBER	stm32f0xx_ll_rtc.h	329;"	d
LL_RTC_MONTH_OCTOBER	stm32f0xx_ll_rtc.h	328;"	d
LL_RTC_MONTH_SEPTEMBER	stm32f0xx_ll_rtc.h	327;"	d
LL_RTC_OUTPUTPOLARITY_PIN_HIGH	stm32f0xx_ll_rtc.h	377;"	d
LL_RTC_OUTPUTPOLARITY_PIN_LOW	stm32f0xx_ll_rtc.h	378;"	d
LL_RTC_PIN_PC13	stm32f0xx_ll_rtc.h	367;"	d
LL_RTC_PIN_PC14	stm32f0xx_ll_rtc.h	368;"	d
LL_RTC_PIN_PC15	stm32f0xx_ll_rtc.h	369;"	d
LL_RTC_ReadReg	stm32f0xx_ll_rtc.h	632;"	d
LL_RTC_ResetOutputPin	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ResetOutputPin(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_SHIFT_SECOND_ADVANCE	stm32f0xx_ll_rtc.h	396;"	d
LL_RTC_SHIFT_SECOND_DELAY	stm32f0xx_ll_rtc.h	395;"	d
LL_RTC_SetAlarmOutEvent	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput)$/;"	f
LL_RTC_SetAlarmOutputType	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output)$/;"	f
LL_RTC_SetAsynchPrescaler	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)$/;"	f
LL_RTC_SetHourFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)$/;"	f
LL_RTC_SetOutputPin	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetOutputPin(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_SetOutputPolarity	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity)$/;"	f
LL_RTC_SetSynchPrescaler	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)$/;"	f
LL_RTC_TAFCR_TAMPIE	stm32f0xx_ll_rtc.h	297;"	d
LL_RTC_TAMPER_1	stm32f0xx_ll_rtc.h	445;"	d
LL_RTC_TAMPER_2	stm32f0xx_ll_rtc.h	448;"	d
LL_RTC_TAMPER_3	stm32f0xx_ll_rtc.h	451;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP1	stm32f0xx_ll_rtc.h	536;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP2	stm32f0xx_ll_rtc.h	539;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP3	stm32f0xx_ll_rtc.h	542;"	d
LL_RTC_TAMPER_DURATION_1RTCCLK	stm32f0xx_ll_rtc.h	493;"	d
LL_RTC_TAMPER_DURATION_2RTCCLK	stm32f0xx_ll_rtc.h	494;"	d
LL_RTC_TAMPER_DURATION_4RTCCLK	stm32f0xx_ll_rtc.h	495;"	d
LL_RTC_TAMPER_DURATION_8RTCCLK	stm32f0xx_ll_rtc.h	496;"	d
LL_RTC_TAMPER_Disable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_DisableActiveLevel	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_DisablePullUp	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_Enable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_EnableActiveLevel	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_EnablePullUp	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_FILTER_2SAMPLE	stm32f0xx_ll_rtc.h	507;"	d
LL_RTC_TAMPER_FILTER_4SAMPLE	stm32f0xx_ll_rtc.h	508;"	d
LL_RTC_TAMPER_FILTER_8SAMPLE	stm32f0xx_ll_rtc.h	509;"	d
LL_RTC_TAMPER_FILTER_DISABLE	stm32f0xx_ll_rtc.h	506;"	d
LL_RTC_TAMPER_GetFilterCount	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_GetPrecharge	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_GetSamplingFreq	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_MASK_TAMPER1	stm32f0xx_ll_rtc.h	461;"	d
LL_RTC_TAMPER_MASK_TAMPER2	stm32f0xx_ll_rtc.h	464;"	d
LL_RTC_TAMPER_MASK_TAMPER3	stm32f0xx_ll_rtc.h	467;"	d
LL_RTC_TAMPER_NOERASE_TAMPER1	stm32f0xx_ll_rtc.h	477;"	d
LL_RTC_TAMPER_NOERASE_TAMPER2	stm32f0xx_ll_rtc.h	480;"	d
LL_RTC_TAMPER_NOERASE_TAMPER3	stm32f0xx_ll_rtc.h	483;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_1024	stm32f0xx_ll_rtc.h	524;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_16384	stm32f0xx_ll_rtc.h	520;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_2048	stm32f0xx_ll_rtc.h	523;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_256	stm32f0xx_ll_rtc.h	526;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_32768	stm32f0xx_ll_rtc.h	519;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_4096	stm32f0xx_ll_rtc.h	522;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_512	stm32f0xx_ll_rtc.h	525;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_8192	stm32f0xx_ll_rtc.h	521;"	d
LL_RTC_TAMPER_SetFilterCount	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef *RTCx, uint32_t FilterCount)$/;"	f
LL_RTC_TAMPER_SetPrecharge	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef *RTCx, uint32_t Duration)$/;"	f
LL_RTC_TAMPER_SetSamplingFreq	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef *RTCx, uint32_t SamplingFreq)$/;"	f
LL_RTC_TIMESTAMP_EDGE_FALLING	stm32f0xx_ll_rtc.h	427;"	d
LL_RTC_TIMESTAMP_EDGE_RISING	stm32f0xx_ll_rtc.h	426;"	d
LL_RTC_TIME_Config	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)$/;"	f
LL_RTC_TIME_DecHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_DisableDayLightStore	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_EnableDayLightStore	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_FORMAT_AM_OR_24	stm32f0xx_ll_rtc.h	386;"	d
LL_RTC_TIME_FORMAT_PM	stm32f0xx_ll_rtc.h	387;"	d
LL_RTC_TIME_Get	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetMinute	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetSubSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_IncHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_IsDayLightStoreEnabled	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_SetFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)$/;"	f
LL_RTC_TIME_SetHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)$/;"	f
LL_RTC_TIME_SetMinute	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)$/;"	f
LL_RTC_TIME_SetSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)$/;"	f
LL_RTC_TIME_Synchronize	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Fraction)$/;"	f
LL_RTC_TS_Disable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_DisableOnTamper	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_Enable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_EnableOnTamper	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetActiveEdge	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetDate	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetHour	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetMinute	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetMonth	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetSubSecond	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetTime	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetTimeFormat	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetWeekDay	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_SetActiveEdge	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge)$/;"	f
LL_RTC_TS_TIME_FORMAT_AM	stm32f0xx_ll_rtc.h	435;"	d
LL_RTC_TS_TIME_FORMAT_PM	stm32f0xx_ll_rtc.h	436;"	d
LL_RTC_TimeTypeDef	stm32f0xx_ll_rtc.h	/^} LL_RTC_TimeTypeDef;$/;"	t	typeref:struct:__anon58
LL_RTC_WAKEUPCLOCK_CKSPRE	stm32f0xx_ll_rtc.h	555;"	d
LL_RTC_WAKEUPCLOCK_CKSPRE_WUT	stm32f0xx_ll_rtc.h	556;"	d
LL_RTC_WAKEUPCLOCK_DIV_16	stm32f0xx_ll_rtc.h	551;"	d
LL_RTC_WAKEUPCLOCK_DIV_2	stm32f0xx_ll_rtc.h	554;"	d
LL_RTC_WAKEUPCLOCK_DIV_4	stm32f0xx_ll_rtc.h	553;"	d
LL_RTC_WAKEUPCLOCK_DIV_8	stm32f0xx_ll_rtc.h	552;"	d
LL_RTC_WAKEUP_Disable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_Enable	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_GetAutoReload	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_GetClock	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_IsEnabled	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_SetAutoReload	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)$/;"	f
LL_RTC_WAKEUP_SetClock	stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)$/;"	f
LL_RTC_WEEKDAY_FRIDAY	stm32f0xx_ll_rtc.h	309;"	d
LL_RTC_WEEKDAY_MONDAY	stm32f0xx_ll_rtc.h	305;"	d
LL_RTC_WEEKDAY_SATURDAY	stm32f0xx_ll_rtc.h	310;"	d
LL_RTC_WEEKDAY_SUNDAY	stm32f0xx_ll_rtc.h	311;"	d
LL_RTC_WEEKDAY_THURSDAY	stm32f0xx_ll_rtc.h	308;"	d
LL_RTC_WEEKDAY_TUESDAY	stm32f0xx_ll_rtc.h	306;"	d
LL_RTC_WEEKDAY_WEDNESDAY	stm32f0xx_ll_rtc.h	307;"	d
LL_RTC_WriteReg	stm32f0xx_ll_rtc.h	624;"	d
LL_SPI_BAUDRATEPRESCALER_DIV128	stm32f0xx_ll_spi.h	209;"	d
LL_SPI_BAUDRATEPRESCALER_DIV16	stm32f0xx_ll_spi.h	206;"	d
LL_SPI_BAUDRATEPRESCALER_DIV2	stm32f0xx_ll_spi.h	203;"	d
LL_SPI_BAUDRATEPRESCALER_DIV256	stm32f0xx_ll_spi.h	210;"	d
LL_SPI_BAUDRATEPRESCALER_DIV32	stm32f0xx_ll_spi.h	207;"	d
LL_SPI_BAUDRATEPRESCALER_DIV4	stm32f0xx_ll_spi.h	204;"	d
LL_SPI_BAUDRATEPRESCALER_DIV64	stm32f0xx_ll_spi.h	208;"	d
LL_SPI_BAUDRATEPRESCALER_DIV8	stm32f0xx_ll_spi.h	205;"	d
LL_SPI_CR2_ERRIE	stm32f0xx_ll_spi.h	159;"	d
LL_SPI_CR2_RXNEIE	stm32f0xx_ll_spi.h	157;"	d
LL_SPI_CR2_TXEIE	stm32f0xx_ll_spi.h	158;"	d
LL_SPI_CRCCALCULATION_DISABLE	stm32f0xx_ll_spi.h	269;"	d
LL_SPI_CRCCALCULATION_ENABLE	stm32f0xx_ll_spi.h	270;"	d
LL_SPI_CRC_16BIT	stm32f0xx_ll_spi.h	280;"	d
LL_SPI_CRC_8BIT	stm32f0xx_ll_spi.h	279;"	d
LL_SPI_ClearFlag_CRCERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_FRE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_MODF	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_OVR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DATAWIDTH_10BIT	stm32f0xx_ll_spi.h	254;"	d
LL_SPI_DATAWIDTH_11BIT	stm32f0xx_ll_spi.h	255;"	d
LL_SPI_DATAWIDTH_12BIT	stm32f0xx_ll_spi.h	256;"	d
LL_SPI_DATAWIDTH_13BIT	stm32f0xx_ll_spi.h	257;"	d
LL_SPI_DATAWIDTH_14BIT	stm32f0xx_ll_spi.h	258;"	d
LL_SPI_DATAWIDTH_15BIT	stm32f0xx_ll_spi.h	259;"	d
LL_SPI_DATAWIDTH_16BIT	stm32f0xx_ll_spi.h	260;"	d
LL_SPI_DATAWIDTH_4BIT	stm32f0xx_ll_spi.h	248;"	d
LL_SPI_DATAWIDTH_5BIT	stm32f0xx_ll_spi.h	249;"	d
LL_SPI_DATAWIDTH_6BIT	stm32f0xx_ll_spi.h	250;"	d
LL_SPI_DATAWIDTH_7BIT	stm32f0xx_ll_spi.h	251;"	d
LL_SPI_DATAWIDTH_8BIT	stm32f0xx_ll_spi.h	252;"	d
LL_SPI_DATAWIDTH_9BIT	stm32f0xx_ll_spi.h	253;"	d
LL_SPI_DMA_GetRegAddr	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DMA_PARITY_EVEN	stm32f0xx_ll_spi.h	319;"	d
LL_SPI_DMA_PARITY_ODD	stm32f0xx_ll_spi.h	320;"	d
LL_SPI_Disable	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableCRC	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableNSSPulseMgt	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_Enable	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableCRC	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableNSSPulseMgt	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_FULL_DUPLEX	stm32f0xx_ll_spi.h	227;"	d
LL_SPI_GetBaudRatePrescaler	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetCRCPolynomial	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetCRCWidth	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetClockPhase	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetClockPolarity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDMAParity_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDMAParity_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDataWidth	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetNSSMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxCRC	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxFIFOLevel	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxFIFOThreshold	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetStandard	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTransferBitOrder	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTransferDirection	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTxCRC	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTxFIFOLevel	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_HALF_DUPLEX_RX	stm32f0xx_ll_spi.h	229;"	d
LL_SPI_HALF_DUPLEX_TX	stm32f0xx_ll_spi.h	230;"	d
LL_SPI_InitTypeDef	stm32f0xx_ll_spi.h	/^} LL_SPI_InitTypeDef;$/;"	t	typeref:struct:__anon33
LL_SPI_IsActiveFlag_BSY	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_CRCERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_FRE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_MODF	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_OVR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabled	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledCRC	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledDMAReq_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledDMAReq_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_ERR	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_RXNE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_TXE	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledNSSPulse	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_LSB_FIRST	stm32f0xx_ll_spi.h	218;"	d
LL_SPI_MODE_MASTER	stm32f0xx_ll_spi.h	167;"	d
LL_SPI_MODE_SLAVE	stm32f0xx_ll_spi.h	168;"	d
LL_SPI_MSB_FIRST	stm32f0xx_ll_spi.h	219;"	d
LL_SPI_NSS_HARD_INPUT	stm32f0xx_ll_spi.h	239;"	d
LL_SPI_NSS_HARD_OUTPUT	stm32f0xx_ll_spi.h	240;"	d
LL_SPI_NSS_SOFT	stm32f0xx_ll_spi.h	238;"	d
LL_SPI_PHASE_1EDGE	stm32f0xx_ll_spi.h	185;"	d
LL_SPI_PHASE_2EDGE	stm32f0xx_ll_spi.h	186;"	d
LL_SPI_POLARITY_HIGH	stm32f0xx_ll_spi.h	195;"	d
LL_SPI_POLARITY_LOW	stm32f0xx_ll_spi.h	194;"	d
LL_SPI_PROTOCOL_MOTOROLA	stm32f0xx_ll_spi.h	176;"	d
LL_SPI_PROTOCOL_TI	stm32f0xx_ll_spi.h	177;"	d
LL_SPI_RX_FIFO_EMPTY	stm32f0xx_ll_spi.h	297;"	d
LL_SPI_RX_FIFO_FULL	stm32f0xx_ll_spi.h	300;"	d
LL_SPI_RX_FIFO_HALF_FULL	stm32f0xx_ll_spi.h	299;"	d
LL_SPI_RX_FIFO_QUARTER_FULL	stm32f0xx_ll_spi.h	298;"	d
LL_SPI_RX_FIFO_TH_HALF	stm32f0xx_ll_spi.h	288;"	d
LL_SPI_RX_FIFO_TH_QUARTER	stm32f0xx_ll_spi.h	289;"	d
LL_SPI_ReadReg	stm32f0xx_ll_spi.h	354;"	d
LL_SPI_ReceiveData16	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ReceiveData8	stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_SIMPLEX_RX	stm32f0xx_ll_spi.h	228;"	d
LL_SPI_SR_BSY	stm32f0xx_ll_spi.h	143;"	d
LL_SPI_SR_CRCERR	stm32f0xx_ll_spi.h	145;"	d
LL_SPI_SR_FRE	stm32f0xx_ll_spi.h	148;"	d
LL_SPI_SR_MODF	stm32f0xx_ll_spi.h	146;"	d
LL_SPI_SR_OVR	stm32f0xx_ll_spi.h	147;"	d
LL_SPI_SR_RXNE	stm32f0xx_ll_spi.h	141;"	d
LL_SPI_SR_TXE	stm32f0xx_ll_spi.h	142;"	d
LL_SPI_SR_UDR	stm32f0xx_ll_spi.h	144;"	d
LL_SPI_SetBaudRatePrescaler	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)$/;"	f
LL_SPI_SetCRCNext	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_SetCRCPolynomial	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)$/;"	f
LL_SPI_SetCRCWidth	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength)$/;"	f
LL_SPI_SetClockPhase	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)$/;"	f
LL_SPI_SetClockPolarity	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)$/;"	f
LL_SPI_SetDMAParity_RX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity)$/;"	f
LL_SPI_SetDMAParity_TX	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity)$/;"	f
LL_SPI_SetDataWidth	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)$/;"	f
LL_SPI_SetMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)$/;"	f
LL_SPI_SetNSSMode	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)$/;"	f
LL_SPI_SetRxFIFOThreshold	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)$/;"	f
LL_SPI_SetStandard	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)$/;"	f
LL_SPI_SetTransferBitOrder	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)$/;"	f
LL_SPI_SetTransferDirection	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)$/;"	f
LL_SPI_TX_FIFO_EMPTY	stm32f0xx_ll_spi.h	308;"	d
LL_SPI_TX_FIFO_FULL	stm32f0xx_ll_spi.h	311;"	d
LL_SPI_TX_FIFO_HALF_FULL	stm32f0xx_ll_spi.h	310;"	d
LL_SPI_TX_FIFO_QUARTER_FULL	stm32f0xx_ll_spi.h	309;"	d
LL_SPI_TransmitData16	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)$/;"	f
LL_SPI_TransmitData8	stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)$/;"	f
LL_SPI_WriteReg	stm32f0xx_ll_spi.h	346;"	d
LL_SYSCFG_ADC1_RMP_DMA1_CH1	stm32f0xx_ll_system.h	170;"	d
LL_SYSCFG_ADC1_RMP_DMA1_CH2	stm32f0xx_ll_system.h	171;"	d
LL_SYSCFG_ClearFlag_SP	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)$/;"	f
LL_SYSCFG_DisableFastModePlus	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
LL_SYSCFG_DisablePinRemap	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(void)$/;"	f
LL_SYSCFG_EXTI_LINE0	stm32f0xx_ll_system.h	263;"	d
LL_SYSCFG_EXTI_LINE1	stm32f0xx_ll_system.h	264;"	d
LL_SYSCFG_EXTI_LINE10	stm32f0xx_ll_system.h	273;"	d
LL_SYSCFG_EXTI_LINE11	stm32f0xx_ll_system.h	274;"	d
LL_SYSCFG_EXTI_LINE12	stm32f0xx_ll_system.h	275;"	d
LL_SYSCFG_EXTI_LINE13	stm32f0xx_ll_system.h	276;"	d
LL_SYSCFG_EXTI_LINE14	stm32f0xx_ll_system.h	277;"	d
LL_SYSCFG_EXTI_LINE15	stm32f0xx_ll_system.h	278;"	d
LL_SYSCFG_EXTI_LINE2	stm32f0xx_ll_system.h	265;"	d
LL_SYSCFG_EXTI_LINE3	stm32f0xx_ll_system.h	266;"	d
LL_SYSCFG_EXTI_LINE4	stm32f0xx_ll_system.h	267;"	d
LL_SYSCFG_EXTI_LINE5	stm32f0xx_ll_system.h	268;"	d
LL_SYSCFG_EXTI_LINE6	stm32f0xx_ll_system.h	269;"	d
LL_SYSCFG_EXTI_LINE7	stm32f0xx_ll_system.h	270;"	d
LL_SYSCFG_EXTI_LINE8	stm32f0xx_ll_system.h	271;"	d
LL_SYSCFG_EXTI_LINE9	stm32f0xx_ll_system.h	272;"	d
LL_SYSCFG_EXTI_PORTA	stm32f0xx_ll_system.h	246;"	d
LL_SYSCFG_EXTI_PORTB	stm32f0xx_ll_system.h	247;"	d
LL_SYSCFG_EXTI_PORTC	stm32f0xx_ll_system.h	248;"	d
LL_SYSCFG_EXTI_PORTD	stm32f0xx_ll_system.h	250;"	d
LL_SYSCFG_EXTI_PORTE	stm32f0xx_ll_system.h	253;"	d
LL_SYSCFG_EXTI_PORTF	stm32f0xx_ll_system.h	255;"	d
LL_SYSCFG_EnableFastModePlus	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
LL_SYSCFG_EnablePinRemap	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(void)$/;"	f
LL_SYSCFG_GetEXTISource	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)$/;"	f
LL_SYSCFG_GetIRModEnvelopeSignal	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void)$/;"	f
LL_SYSCFG_GetRemapMemory	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)$/;"	f
LL_SYSCFG_GetTIMBreakInputs	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)$/;"	f
LL_SYSCFG_I2C1_RMP_DMA1_CH32	stm32f0xx_ll_system.h	158;"	d
LL_SYSCFG_I2C1_RMP_DMA1_CH76	stm32f0xx_ll_system.h	159;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_I2C1	stm32f0xx_ll_system.h	228;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_I2C2	stm32f0xx_ll_system.h	231;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PA10	stm32f0xx_ll_system.h	237;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PA9	stm32f0xx_ll_system.h	234;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB6	stm32f0xx_ll_system.h	223;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB7	stm32f0xx_ll_system.h	224;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB8	stm32f0xx_ll_system.h	225;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB9	stm32f0xx_ll_system.h	226;"	d
LL_SYSCFG_IR_MOD_TIM16	stm32f0xx_ll_system.h	108;"	d
LL_SYSCFG_IR_MOD_USART1	stm32f0xx_ll_system.h	109;"	d
LL_SYSCFG_IR_MOD_USART4	stm32f0xx_ll_system.h	110;"	d
LL_SYSCFG_IsActiveFlag_ADC	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CAN	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CAN(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CEC	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CLK_CTRL	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void)$/;"	f
LL_SYSCFG_IsActiveFlag_COMP1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_COMP2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CRS	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DAC	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH3	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH4	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH5	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH6	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH7	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH3	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH4	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH5	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI0	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI10	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI11	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI12	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI13	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI14	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI15	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI3	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI4	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI5	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI6	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI7	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI8	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI9	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void)$/;"	f
LL_SYSCFG_IsActiveFlag_FLASH_ITF	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void)$/;"	f
LL_SYSCFG_IsActiveFlag_I2C1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_I2C2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_PVDOUT	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_ALRA	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_ALRA(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_TSTAMP	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_TSTAMP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_WAKEUP	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SP	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SPI1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SPI2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM14	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM15	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM16	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM17	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_BRK	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_CC	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_CCU	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_TRG	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_UPD	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM3	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM6	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM7	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TSC_EOA	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TSC_MCE	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART1	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART3	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART4	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART5	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART6	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART7	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART8	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART8(void)$/;"	f
LL_SYSCFG_IsActiveFlag_VDDIO2	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_VDDIO2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_WWDG	stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void)$/;"	f
LL_SYSCFG_REMAP_FLASH	stm32f0xx_ll_system.h	97;"	d
LL_SYSCFG_REMAP_SRAM	stm32f0xx_ll_system.h	99;"	d
LL_SYSCFG_REMAP_SYSTEMFLASH	stm32f0xx_ll_system.h	98;"	d
LL_SYSCFG_SPI2_RMP_DMA1_CH45	stm32f0xx_ll_system.h	146;"	d
LL_SYSCFG_SPI2_RMP_DMA1_CH67	stm32f0xx_ll_system.h	147;"	d
LL_SYSCFG_SetEXTISource	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)$/;"	f
LL_SYSCFG_SetIRModEnvelopeSignal	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source)$/;"	f
LL_SYSCFG_SetRemapDMA_ADC	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_I2C	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_SPI	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_TIM	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_USART	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_USART(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapMemory	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)$/;"	f
LL_SYSCFG_SetTIMBreakInputs	stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)$/;"	f
LL_SYSCFG_TIM16_RMP_DMA1_CH3	stm32f0xx_ll_system.h	184;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH3	stm32f0xx_ll_system.h	188;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH4	stm32f0xx_ll_system.h	185;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH4	stm32f0xx_ll_system.h	189;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH6	stm32f0xx_ll_system.h	186;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH1	stm32f0xx_ll_system.h	194;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH1	stm32f0xx_ll_system.h	198;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH2	stm32f0xx_ll_system.h	195;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH2	stm32f0xx_ll_system.h	199;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH7	stm32f0xx_ll_system.h	196;"	d
LL_SYSCFG_TIM1_RMP_DMA1_CH234	stm32f0xx_ll_system.h	203;"	d
LL_SYSCFG_TIM1_RMP_DMA1_CH6	stm32f0xx_ll_system.h	204;"	d
LL_SYSCFG_TIM2_RMP_DMA1_CH34	stm32f0xx_ll_system.h	207;"	d
LL_SYSCFG_TIM2_RMP_DMA1_CH7	stm32f0xx_ll_system.h	208;"	d
LL_SYSCFG_TIM3_RMP_DMA1_CH4	stm32f0xx_ll_system.h	211;"	d
LL_SYSCFG_TIM3_RMP_DMA1_CH6	stm32f0xx_ll_system.h	212;"	d
LL_SYSCFG_TIMBREAK_LOCKUP	stm32f0xx_ll_system.h	293;"	d
LL_SYSCFG_TIMBREAK_PVD	stm32f0xx_ll_system.h	287;"	d
LL_SYSCFG_TIMBREAK_SRAM_PARITY	stm32f0xx_ll_system.h	291;"	d
LL_SYSCFG_USART1RX_RMP_DMA1CH3	stm32f0xx_ll_system.h	126;"	d
LL_SYSCFG_USART1RX_RMP_DMA1CH5	stm32f0xx_ll_system.h	127;"	d
LL_SYSCFG_USART1TX_RMP_DMA1CH2	stm32f0xx_ll_system.h	122;"	d
LL_SYSCFG_USART1TX_RMP_DMA1CH4	stm32f0xx_ll_system.h	123;"	d
LL_SYSCFG_USART2_RMP_DMA1CH54	stm32f0xx_ll_system.h	130;"	d
LL_SYSCFG_USART2_RMP_DMA1CH67	stm32f0xx_ll_system.h	131;"	d
LL_SYSCFG_USART3_RMP_DMA1CH32	stm32f0xx_ll_system.h	135;"	d
LL_SYSCFG_USART3_RMP_DMA1CH67	stm32f0xx_ll_system.h	134;"	d
LL_SYSTICK_CLKSOURCE_HCLK	stm32f0xx_ll_cortex.h	87;"	d
LL_SYSTICK_CLKSOURCE_HCLK_DIV8	stm32f0xx_ll_cortex.h	86;"	d
LL_SYSTICK_DisableIT	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_DisableIT(void)$/;"	f
LL_SYSTICK_EnableIT	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_EnableIT(void)$/;"	f
LL_SYSTICK_GetClkSource	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)$/;"	f
LL_SYSTICK_IsActiveCounterFlag	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)$/;"	f
LL_SYSTICK_IsEnabledIT	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void)$/;"	f
LL_SYSTICK_SetClkSource	stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)$/;"	f
LL_TIM_ACTIVEINPUT_DIRECTTI	stm32f0xx_ll_tim.h	579;"	d
LL_TIM_ACTIVEINPUT_INDIRECTTI	stm32f0xx_ll_tim.h	580;"	d
LL_TIM_ACTIVEINPUT_TRC	stm32f0xx_ll_tim.h	581;"	d
LL_TIM_BREAK_POLARITY_HIGH	stm32f0xx_ll_tim.h	740;"	d
LL_TIM_BREAK_POLARITY_LOW	stm32f0xx_ll_tim.h	739;"	d
LL_TIM_CCDMAREQUEST_CC	stm32f0xx_ll_tim.h	500;"	d
LL_TIM_CCDMAREQUEST_UPDATE	stm32f0xx_ll_tim.h	501;"	d
LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI	stm32f0xx_ll_tim.h	492;"	d
LL_TIM_CCUPDATESOURCE_COMG_ONLY	stm32f0xx_ll_tim.h	491;"	d
LL_TIM_CC_DisableChannel	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_DisablePreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_EnableChannel	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_EnablePreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_GetDMAReqTrigger	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_IsEnabledChannel	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_SetDMAReqTrigger	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)$/;"	f
LL_TIM_CC_SetLockLevel	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)$/;"	f
LL_TIM_CC_SetUpdate	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)$/;"	f
LL_TIM_CHANNEL_CH1	stm32f0xx_ll_tim.h	520;"	d
LL_TIM_CHANNEL_CH1N	stm32f0xx_ll_tim.h	521;"	d
LL_TIM_CHANNEL_CH2	stm32f0xx_ll_tim.h	522;"	d
LL_TIM_CHANNEL_CH2N	stm32f0xx_ll_tim.h	523;"	d
LL_TIM_CHANNEL_CH3	stm32f0xx_ll_tim.h	524;"	d
LL_TIM_CHANNEL_CH3N	stm32f0xx_ll_tim.h	525;"	d
LL_TIM_CHANNEL_CH4	stm32f0xx_ll_tim.h	526;"	d
LL_TIM_CLOCKDIVISION_DIV1	stm32f0xx_ll_tim.h	472;"	d
LL_TIM_CLOCKDIVISION_DIV2	stm32f0xx_ll_tim.h	473;"	d
LL_TIM_CLOCKDIVISION_DIV4	stm32f0xx_ll_tim.h	474;"	d
LL_TIM_CLOCKSOURCE_EXT_MODE1	stm32f0xx_ll_tim.h	634;"	d
LL_TIM_CLOCKSOURCE_EXT_MODE2	stm32f0xx_ll_tim.h	635;"	d
LL_TIM_CLOCKSOURCE_INTERNAL	stm32f0xx_ll_tim.h	633;"	d
LL_TIM_COUNTERDIRECTION_DOWN	stm32f0xx_ll_tim.h	483;"	d
LL_TIM_COUNTERDIRECTION_UP	stm32f0xx_ll_tim.h	482;"	d
LL_TIM_COUNTERMODE_CENTER_DOWN	stm32f0xx_ll_tim.h	463;"	d
LL_TIM_COUNTERMODE_CENTER_UP	stm32f0xx_ll_tim.h	462;"	d
LL_TIM_COUNTERMODE_CENTER_UP_DOWN	stm32f0xx_ll_tim.h	464;"	d
LL_TIM_COUNTERMODE_DOWN	stm32f0xx_ll_tim.h	461;"	d
LL_TIM_COUNTERMODE_UP	stm32f0xx_ll_tim.h	460;"	d
LL_TIM_ClearFlag_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC1OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC2OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC3OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC4OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ConfigBRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)$/;"	f
LL_TIM_ConfigDMABurst	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)$/;"	f
LL_TIM_ConfigETR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,$/;"	f
LL_TIM_DIER_BIE	stm32f0xx_ll_tim.h	434;"	d
LL_TIM_DIER_CC1IE	stm32f0xx_ll_tim.h	428;"	d
LL_TIM_DIER_CC2IE	stm32f0xx_ll_tim.h	429;"	d
LL_TIM_DIER_CC3IE	stm32f0xx_ll_tim.h	430;"	d
LL_TIM_DIER_CC4IE	stm32f0xx_ll_tim.h	431;"	d
LL_TIM_DIER_COMIE	stm32f0xx_ll_tim.h	432;"	d
LL_TIM_DIER_TIE	stm32f0xx_ll_tim.h	433;"	d
LL_TIM_DIER_UIE	stm32f0xx_ll_tim.h	427;"	d
LL_TIM_DMABURST_BASEADDR_ARR	stm32f0xx_ll_tim.h	781;"	d
LL_TIM_DMABURST_BASEADDR_BDTR	stm32f0xx_ll_tim.h	787;"	d
LL_TIM_DMABURST_BASEADDR_CCER	stm32f0xx_ll_tim.h	778;"	d
LL_TIM_DMABURST_BASEADDR_CCMR1	stm32f0xx_ll_tim.h	776;"	d
LL_TIM_DMABURST_BASEADDR_CCMR2	stm32f0xx_ll_tim.h	777;"	d
LL_TIM_DMABURST_BASEADDR_CCR1	stm32f0xx_ll_tim.h	783;"	d
LL_TIM_DMABURST_BASEADDR_CCR2	stm32f0xx_ll_tim.h	784;"	d
LL_TIM_DMABURST_BASEADDR_CCR3	stm32f0xx_ll_tim.h	785;"	d
LL_TIM_DMABURST_BASEADDR_CCR4	stm32f0xx_ll_tim.h	786;"	d
LL_TIM_DMABURST_BASEADDR_CNT	stm32f0xx_ll_tim.h	779;"	d
LL_TIM_DMABURST_BASEADDR_CR1	stm32f0xx_ll_tim.h	770;"	d
LL_TIM_DMABURST_BASEADDR_CR2	stm32f0xx_ll_tim.h	771;"	d
LL_TIM_DMABURST_BASEADDR_DIER	stm32f0xx_ll_tim.h	773;"	d
LL_TIM_DMABURST_BASEADDR_EGR	stm32f0xx_ll_tim.h	775;"	d
LL_TIM_DMABURST_BASEADDR_PSC	stm32f0xx_ll_tim.h	780;"	d
LL_TIM_DMABURST_BASEADDR_RCR	stm32f0xx_ll_tim.h	782;"	d
LL_TIM_DMABURST_BASEADDR_SMCR	stm32f0xx_ll_tim.h	772;"	d
LL_TIM_DMABURST_BASEADDR_SR	stm32f0xx_ll_tim.h	774;"	d
LL_TIM_DMABURST_LENGTH_10TRANSFERS	stm32f0xx_ll_tim.h	806;"	d
LL_TIM_DMABURST_LENGTH_11TRANSFERS	stm32f0xx_ll_tim.h	807;"	d
LL_TIM_DMABURST_LENGTH_12TRANSFERS	stm32f0xx_ll_tim.h	808;"	d
LL_TIM_DMABURST_LENGTH_13TRANSFERS	stm32f0xx_ll_tim.h	809;"	d
LL_TIM_DMABURST_LENGTH_14TRANSFERS	stm32f0xx_ll_tim.h	810;"	d
LL_TIM_DMABURST_LENGTH_15TRANSFERS	stm32f0xx_ll_tim.h	811;"	d
LL_TIM_DMABURST_LENGTH_16TRANSFERS	stm32f0xx_ll_tim.h	812;"	d
LL_TIM_DMABURST_LENGTH_17TRANSFERS	stm32f0xx_ll_tim.h	813;"	d
LL_TIM_DMABURST_LENGTH_18TRANSFERS	stm32f0xx_ll_tim.h	814;"	d
LL_TIM_DMABURST_LENGTH_1TRANSFER	stm32f0xx_ll_tim.h	797;"	d
LL_TIM_DMABURST_LENGTH_2TRANSFERS	stm32f0xx_ll_tim.h	798;"	d
LL_TIM_DMABURST_LENGTH_3TRANSFERS	stm32f0xx_ll_tim.h	799;"	d
LL_TIM_DMABURST_LENGTH_4TRANSFERS	stm32f0xx_ll_tim.h	800;"	d
LL_TIM_DMABURST_LENGTH_5TRANSFERS	stm32f0xx_ll_tim.h	801;"	d
LL_TIM_DMABURST_LENGTH_6TRANSFERS	stm32f0xx_ll_tim.h	802;"	d
LL_TIM_DMABURST_LENGTH_7TRANSFERS	stm32f0xx_ll_tim.h	803;"	d
LL_TIM_DMABURST_LENGTH_8TRANSFERS	stm32f0xx_ll_tim.h	804;"	d
LL_TIM_DMABURST_LENGTH_9TRANSFERS	stm32f0xx_ll_tim.h	805;"	d
LL_TIM_DisableARRPreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableAllOutputs	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableAutomaticOutput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableBRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableExternalClock	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableMasterSlaveMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableUpdateEvent	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ENCODERMODE_X2_TI1	stm32f0xx_ll_tim.h	643;"	d
LL_TIM_ENCODERMODE_X2_TI2	stm32f0xx_ll_tim.h	644;"	d
LL_TIM_ENCODERMODE_X4_TI12	stm32f0xx_ll_tim.h	645;"	d
LL_TIM_ENCODER_InitTypeDef	stm32f0xx_ll_tim.h	/^} LL_TIM_ENCODER_InitTypeDef;$/;"	t	typeref:struct:__anon38
LL_TIM_ETR_FILTER_FDIV1	stm32f0xx_ll_tim.h	715;"	d
LL_TIM_ETR_FILTER_FDIV16_N5	stm32f0xx_ll_tim.h	725;"	d
LL_TIM_ETR_FILTER_FDIV16_N6	stm32f0xx_ll_tim.h	726;"	d
LL_TIM_ETR_FILTER_FDIV16_N8	stm32f0xx_ll_tim.h	727;"	d
LL_TIM_ETR_FILTER_FDIV1_N2	stm32f0xx_ll_tim.h	716;"	d
LL_TIM_ETR_FILTER_FDIV1_N4	stm32f0xx_ll_tim.h	717;"	d
LL_TIM_ETR_FILTER_FDIV1_N8	stm32f0xx_ll_tim.h	718;"	d
LL_TIM_ETR_FILTER_FDIV2_N6	stm32f0xx_ll_tim.h	719;"	d
LL_TIM_ETR_FILTER_FDIV2_N8	stm32f0xx_ll_tim.h	720;"	d
LL_TIM_ETR_FILTER_FDIV32_N5	stm32f0xx_ll_tim.h	728;"	d
LL_TIM_ETR_FILTER_FDIV32_N6	stm32f0xx_ll_tim.h	729;"	d
LL_TIM_ETR_FILTER_FDIV32_N8	stm32f0xx_ll_tim.h	730;"	d
LL_TIM_ETR_FILTER_FDIV4_N6	stm32f0xx_ll_tim.h	721;"	d
LL_TIM_ETR_FILTER_FDIV4_N8	stm32f0xx_ll_tim.h	722;"	d
LL_TIM_ETR_FILTER_FDIV8_N6	stm32f0xx_ll_tim.h	723;"	d
LL_TIM_ETR_FILTER_FDIV8_N8	stm32f0xx_ll_tim.h	724;"	d
LL_TIM_ETR_POLARITY_INVERTED	stm32f0xx_ll_tim.h	696;"	d
LL_TIM_ETR_POLARITY_NONINVERTED	stm32f0xx_ll_tim.h	695;"	d
LL_TIM_ETR_PRESCALER_DIV1	stm32f0xx_ll_tim.h	704;"	d
LL_TIM_ETR_PRESCALER_DIV2	stm32f0xx_ll_tim.h	705;"	d
LL_TIM_ETR_PRESCALER_DIV4	stm32f0xx_ll_tim.h	706;"	d
LL_TIM_ETR_PRESCALER_DIV8	stm32f0xx_ll_tim.h	707;"	d
LL_TIM_EnableARRPreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableAllOutputs	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableAutomaticOutput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableBRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableExternalClock	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableMasterSlaveMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableUpdateEvent	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetAutoReload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetClockDivision	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetCounterMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetDirection	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetOnePulseMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetPrescaler	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetRepetitionCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetUpdateSource	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_HALLSENSOR_InitTypeDef	stm32f0xx_ll_tim.h	/^} LL_TIM_HALLSENSOR_InitTypeDef;$/;"	t	typeref:struct:__anon39
LL_TIM_ICPSC_DIV1	stm32f0xx_ll_tim.h	589;"	d
LL_TIM_ICPSC_DIV2	stm32f0xx_ll_tim.h	590;"	d
LL_TIM_ICPSC_DIV4	stm32f0xx_ll_tim.h	591;"	d
LL_TIM_ICPSC_DIV8	stm32f0xx_ll_tim.h	592;"	d
LL_TIM_IC_Config	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_TIM_IC_DisableXORCombination	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_EnableXORCombination	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_FILTER_FDIV1	stm32f0xx_ll_tim.h	600;"	d
LL_TIM_IC_FILTER_FDIV16_N5	stm32f0xx_ll_tim.h	610;"	d
LL_TIM_IC_FILTER_FDIV16_N6	stm32f0xx_ll_tim.h	611;"	d
LL_TIM_IC_FILTER_FDIV16_N8	stm32f0xx_ll_tim.h	612;"	d
LL_TIM_IC_FILTER_FDIV1_N2	stm32f0xx_ll_tim.h	601;"	d
LL_TIM_IC_FILTER_FDIV1_N4	stm32f0xx_ll_tim.h	602;"	d
LL_TIM_IC_FILTER_FDIV1_N8	stm32f0xx_ll_tim.h	603;"	d
LL_TIM_IC_FILTER_FDIV2_N6	stm32f0xx_ll_tim.h	604;"	d
LL_TIM_IC_FILTER_FDIV2_N8	stm32f0xx_ll_tim.h	605;"	d
LL_TIM_IC_FILTER_FDIV32_N5	stm32f0xx_ll_tim.h	613;"	d
LL_TIM_IC_FILTER_FDIV32_N6	stm32f0xx_ll_tim.h	614;"	d
LL_TIM_IC_FILTER_FDIV32_N8	stm32f0xx_ll_tim.h	615;"	d
LL_TIM_IC_FILTER_FDIV4_N6	stm32f0xx_ll_tim.h	606;"	d
LL_TIM_IC_FILTER_FDIV4_N8	stm32f0xx_ll_tim.h	607;"	d
LL_TIM_IC_FILTER_FDIV8_N6	stm32f0xx_ll_tim.h	608;"	d
LL_TIM_IC_FILTER_FDIV8_N8	stm32f0xx_ll_tim.h	609;"	d
LL_TIM_IC_GetActiveInput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetCaptureCH1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetFilter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetPolarity	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetPrescaler	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_InitTypeDef	stm32f0xx_ll_tim.h	/^} LL_TIM_IC_InitTypeDef;$/;"	t	typeref:struct:__anon37
LL_TIM_IC_IsEnabledXORCombination	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_POLARITY_BOTHEDGE	stm32f0xx_ll_tim.h	625;"	d
LL_TIM_IC_POLARITY_FALLING	stm32f0xx_ll_tim.h	624;"	d
LL_TIM_IC_POLARITY_RISING	stm32f0xx_ll_tim.h	623;"	d
LL_TIM_IC_SetActiveInput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)$/;"	f
LL_TIM_IC_SetFilter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)$/;"	f
LL_TIM_IC_SetPolarity	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)$/;"	f
LL_TIM_IC_SetPrescaler	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)$/;"	f
LL_TIM_InitTypeDef	stm32f0xx_ll_tim.h	/^} LL_TIM_InitTypeDef;$/;"	t	typeref:struct:__anon35
LL_TIM_IsActiveFlag_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC1OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC2OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC3OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC4OVR	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledARRPreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledAllOutputs	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledAutomaticOutput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledExternalClock	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_BRK	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_COM	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_TRIG	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_UPDATE	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledMasterSlaveMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledUpdateEvent	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_LOCKLEVEL_1	stm32f0xx_ll_tim.h	510;"	d
LL_TIM_LOCKLEVEL_2	stm32f0xx_ll_tim.h	511;"	d
LL_TIM_LOCKLEVEL_3	stm32f0xx_ll_tim.h	512;"	d
LL_TIM_LOCKLEVEL_OFF	stm32f0xx_ll_tim.h	509;"	d
LL_TIM_OCIDLESTATE_HIGH	stm32f0xx_ll_tim.h	570;"	d
LL_TIM_OCIDLESTATE_LOW	stm32f0xx_ll_tim.h	569;"	d
LL_TIM_OCMODE_ACTIVE	stm32f0xx_ll_tim.h	546;"	d
LL_TIM_OCMODE_FORCED_ACTIVE	stm32f0xx_ll_tim.h	550;"	d
LL_TIM_OCMODE_FORCED_INACTIVE	stm32f0xx_ll_tim.h	549;"	d
LL_TIM_OCMODE_FROZEN	stm32f0xx_ll_tim.h	545;"	d
LL_TIM_OCMODE_INACTIVE	stm32f0xx_ll_tim.h	547;"	d
LL_TIM_OCMODE_PWM1	stm32f0xx_ll_tim.h	551;"	d
LL_TIM_OCMODE_PWM2	stm32f0xx_ll_tim.h	552;"	d
LL_TIM_OCMODE_TOGGLE	stm32f0xx_ll_tim.h	548;"	d
LL_TIM_OCPOLARITY_HIGH	stm32f0xx_ll_tim.h	560;"	d
LL_TIM_OCPOLARITY_LOW	stm32f0xx_ll_tim.h	561;"	d
LL_TIM_OCREF_CLR_INT_ETR	stm32f0xx_ll_tim.h	830;"	d
LL_TIM_OCREF_CLR_INT_OCREF_CLR	stm32f0xx_ll_tim.h	829;"	d
LL_TIM_OCSTATE_DISABLE	stm32f0xx_ll_tim.h	535;"	d
LL_TIM_OCSTATE_ENABLE	stm32f0xx_ll_tim.h	536;"	d
LL_TIM_OC_ConfigOutput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_TIM_OC_DisableClear	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_DisableFast	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_DisablePreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnableClear	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnableFast	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnablePreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetCompareCH1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetIdleState	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetPolarity	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_InitTypeDef	stm32f0xx_ll_tim.h	/^} LL_TIM_OC_InitTypeDef;$/;"	t	typeref:struct:__anon36
LL_TIM_OC_IsEnabledClear	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_IsEnabledFast	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_IsEnabledPreload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_SetCompareCH1	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH2	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH3	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH4	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetDeadTime	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)$/;"	f
LL_TIM_OC_SetIdleState	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)$/;"	f
LL_TIM_OC_SetMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)$/;"	f
LL_TIM_OC_SetPolarity	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)$/;"	f
LL_TIM_ONEPULSEMODE_REPETITIVE	stm32f0xx_ll_tim.h	452;"	d
LL_TIM_ONEPULSEMODE_SINGLE	stm32f0xx_ll_tim.h	451;"	d
LL_TIM_OSSI_DISABLE	stm32f0xx_ll_tim.h	751;"	d
LL_TIM_OSSI_ENABLE	stm32f0xx_ll_tim.h	752;"	d
LL_TIM_OSSR_DISABLE	stm32f0xx_ll_tim.h	760;"	d
LL_TIM_OSSR_ENABLE	stm32f0xx_ll_tim.h	761;"	d
LL_TIM_ReadReg	stm32f0xx_ll_tim.h	862;"	d
LL_TIM_SLAVEMODE_DISABLED	stm32f0xx_ll_tim.h	669;"	d
LL_TIM_SLAVEMODE_GATED	stm32f0xx_ll_tim.h	671;"	d
LL_TIM_SLAVEMODE_RESET	stm32f0xx_ll_tim.h	670;"	d
LL_TIM_SLAVEMODE_TRIGGER	stm32f0xx_ll_tim.h	672;"	d
LL_TIM_SR_BIF	stm32f0xx_ll_tim.h	414;"	d
LL_TIM_SR_CC1IF	stm32f0xx_ll_tim.h	408;"	d
LL_TIM_SR_CC1OF	stm32f0xx_ll_tim.h	415;"	d
LL_TIM_SR_CC2IF	stm32f0xx_ll_tim.h	409;"	d
LL_TIM_SR_CC2OF	stm32f0xx_ll_tim.h	416;"	d
LL_TIM_SR_CC3IF	stm32f0xx_ll_tim.h	410;"	d
LL_TIM_SR_CC3OF	stm32f0xx_ll_tim.h	417;"	d
LL_TIM_SR_CC4IF	stm32f0xx_ll_tim.h	411;"	d
LL_TIM_SR_CC4OF	stm32f0xx_ll_tim.h	418;"	d
LL_TIM_SR_COMIF	stm32f0xx_ll_tim.h	412;"	d
LL_TIM_SR_TIF	stm32f0xx_ll_tim.h	413;"	d
LL_TIM_SR_UIF	stm32f0xx_ll_tim.h	407;"	d
LL_TIM_SetAutoReload	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)$/;"	f
LL_TIM_SetClockDivision	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)$/;"	f
LL_TIM_SetClockSource	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)$/;"	f
LL_TIM_SetCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)$/;"	f
LL_TIM_SetCounterMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)$/;"	f
LL_TIM_SetEncoderMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)$/;"	f
LL_TIM_SetOCRefClearInputSource	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)$/;"	f
LL_TIM_SetOffStates	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)$/;"	f
LL_TIM_SetOnePulseMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)$/;"	f
LL_TIM_SetPrescaler	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)$/;"	f
LL_TIM_SetRemap	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)$/;"	f
LL_TIM_SetRepetitionCounter	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)$/;"	f
LL_TIM_SetSlaveMode	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)$/;"	f
LL_TIM_SetTriggerInput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)$/;"	f
LL_TIM_SetTriggerOutput	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)$/;"	f
LL_TIM_SetUpdateSource	stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)$/;"	f
LL_TIM_TIM14_TI1_RMP_GPIO	stm32f0xx_ll_tim.h	820;"	d
LL_TIM_TIM14_TI1_RMP_HSE	stm32f0xx_ll_tim.h	822;"	d
LL_TIM_TIM14_TI1_RMP_MCO	stm32f0xx_ll_tim.h	823;"	d
LL_TIM_TIM14_TI1_RMP_RTC_CLK	stm32f0xx_ll_tim.h	821;"	d
LL_TIM_TRGO_CC1IF	stm32f0xx_ll_tim.h	656;"	d
LL_TIM_TRGO_ENABLE	stm32f0xx_ll_tim.h	654;"	d
LL_TIM_TRGO_OC1REF	stm32f0xx_ll_tim.h	657;"	d
LL_TIM_TRGO_OC2REF	stm32f0xx_ll_tim.h	658;"	d
LL_TIM_TRGO_OC3REF	stm32f0xx_ll_tim.h	659;"	d
LL_TIM_TRGO_OC4REF	stm32f0xx_ll_tim.h	660;"	d
LL_TIM_TRGO_RESET	stm32f0xx_ll_tim.h	653;"	d
LL_TIM_TRGO_UPDATE	stm32f0xx_ll_tim.h	655;"	d
LL_TIM_TS_ETRF	stm32f0xx_ll_tim.h	687;"	d
LL_TIM_TS_ITR0	stm32f0xx_ll_tim.h	680;"	d
LL_TIM_TS_ITR1	stm32f0xx_ll_tim.h	681;"	d
LL_TIM_TS_ITR2	stm32f0xx_ll_tim.h	682;"	d
LL_TIM_TS_ITR3	stm32f0xx_ll_tim.h	683;"	d
LL_TIM_TS_TI1FP1	stm32f0xx_ll_tim.h	685;"	d
LL_TIM_TS_TI1F_ED	stm32f0xx_ll_tim.h	684;"	d
LL_TIM_TS_TI2FP2	stm32f0xx_ll_tim.h	686;"	d
LL_TIM_UPDATESOURCE_COUNTER	stm32f0xx_ll_tim.h	443;"	d
LL_TIM_UPDATESOURCE_REGULAR	stm32f0xx_ll_tim.h	442;"	d
LL_TIM_WriteReg	stm32f0xx_ll_tim.h	854;"	d
LL_USART_ADDRESS_DETECT_4B	stm32f0xx_ll_usart.h	437;"	d
LL_USART_ADDRESS_DETECT_7B	stm32f0xx_ll_usart.h	438;"	d
LL_USART_AUTOBAUD_DETECT_ON_55_FRAME	stm32f0xx_ll_usart.h	428;"	d
LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME	stm32f0xx_ll_usart.h	427;"	d
LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE	stm32f0xx_ll_usart.h	425;"	d
LL_USART_AUTOBAUD_DETECT_ON_STARTBIT	stm32f0xx_ll_usart.h	424;"	d
LL_USART_BINARY_LOGIC_NEGATIVE	stm32f0xx_ll_usart.h	407;"	d
LL_USART_BINARY_LOGIC_POSITIVE	stm32f0xx_ll_usart.h	406;"	d
LL_USART_BITORDER_LSBFIRST	stm32f0xx_ll_usart.h	415;"	d
LL_USART_BITORDER_MSBFIRST	stm32f0xx_ll_usart.h	416;"	d
LL_USART_CLOCK_DISABLE	stm32f0xx_ll_usart.h	327;"	d
LL_USART_CLOCK_ENABLE	stm32f0xx_ll_usart.h	328;"	d
LL_USART_CR1_CMIE	stm32f0xx_ll_usart.h	251;"	d
LL_USART_CR1_EOBIE	stm32f0xx_ll_usart.h	254;"	d
LL_USART_CR1_IDLEIE	stm32f0xx_ll_usart.h	246;"	d
LL_USART_CR1_PEIE	stm32f0xx_ll_usart.h	250;"	d
LL_USART_CR1_RTOIE	stm32f0xx_ll_usart.h	252;"	d
LL_USART_CR1_RXNEIE	stm32f0xx_ll_usart.h	247;"	d
LL_USART_CR1_TCIE	stm32f0xx_ll_usart.h	248;"	d
LL_USART_CR1_TXEIE	stm32f0xx_ll_usart.h	249;"	d
LL_USART_CR2_LBDIE	stm32f0xx_ll_usart.h	257;"	d
LL_USART_CR3_CTSIE	stm32f0xx_ll_usart.h	260;"	d
LL_USART_CR3_EIE	stm32f0xx_ll_usart.h	259;"	d
LL_USART_CR3_WUFIE	stm32f0xx_ll_usart.h	262;"	d
LL_USART_ClearFlag_CM	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_EOB	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_FE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_IDLE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_LBD	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_NE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_ORE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_PE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_RTO	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_TC	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_WKUP	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_nCTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClockInitTypeDef	stm32f0xx_ll_usart.h	/^} LL_USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anon62
LL_USART_ConfigAsyncMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigCharacter	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,$/;"	f
LL_USART_ConfigClock	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)$/;"	f
LL_USART_ConfigHalfDuplexMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigIrdaMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigLINMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigMultiProcessMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigNodeAddress	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress)$/;"	f
LL_USART_ConfigSmartcardMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigSyncMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DATAWIDTH_7B	stm32f0xx_ll_usart.h	302;"	d
LL_USART_DATAWIDTH_8B	stm32f0xx_ll_usart.h	303;"	d
LL_USART_DATAWIDTH_8B	stm32f0xx_ll_usart.h	306;"	d
LL_USART_DATAWIDTH_9B	stm32f0xx_ll_usart.h	304;"	d
LL_USART_DATAWIDTH_9B	stm32f0xx_ll_usart.h	307;"	d
LL_USART_DE_POLARITY_HIGH	stm32f0xx_ll_usart.h	491;"	d
LL_USART_DE_POLARITY_LOW	stm32f0xx_ll_usart.h	492;"	d
LL_USART_DIRECTION_NONE	stm32f0xx_ll_usart.h	271;"	d
LL_USART_DIRECTION_RX	stm32f0xx_ll_usart.h	272;"	d
LL_USART_DIRECTION_TX	stm32f0xx_ll_usart.h	273;"	d
LL_USART_DIRECTION_TX_RX	stm32f0xx_ll_usart.h	274;"	d
LL_USART_DMA_GetRegAddr	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)$/;"	f
LL_USART_DMA_REG_DATA_RECEIVE	stm32f0xx_ll_usart.h	501;"	d
LL_USART_DMA_REG_DATA_TRANSMIT	stm32f0xx_ll_usart.h	500;"	d
LL_USART_Disable	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableAutoBaudRate	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableCTSHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDEMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMADeactOnRxErr	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMAReq_RX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMAReq_TX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDirectionRx	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDirectionTx	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableHalfDuplex	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_CM	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_CTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_EOB	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_ERROR	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_IDLE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_LBD	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_PE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_RTO	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_RXNE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_TC	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_TXE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_WKUP	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableInStopMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIrda	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableLIN	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableMuteMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableOneBitSamp	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableOverrunDetect	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableRTSHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableRxTimeout	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSCLKOutput	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSmartcard	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSmartcardNACK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_Enable	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableAutoBaudRate	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableCTSHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDEMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMADeactOnRxErr	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMAReq_RX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMAReq_TX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDirectionRx	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDirectionTx	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableHalfDuplex	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_CM	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_CTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_EOB	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_ERROR	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_IDLE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_LBD	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_PE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_RTO	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_RXNE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_TC	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_TXE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_WKUP	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableInStopMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIrda	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableLIN	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableMuteMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableOneBitSamp	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableOverrunDetect	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableRTSHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableRxTimeout	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSCLKOutput	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSmartcard	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSmartcardNACK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetAutoBaudRateMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetBaudRate	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling)$/;"	f
LL_USART_GetBinaryDataLogic	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetBlockLength	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetClockPhase	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetClockPolarity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDEAssertionTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDEDeassertionTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDESignalPolarity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDataWidth	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetIrdaPowerMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetIrdaPrescaler	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetLINBrkDetectionLen	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetLastClkPulseOutput	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetNodeAddress	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetNodeAddressLen	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetOverSampling	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetParity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetRXPinLevel	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetRxTimeout	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardAutoRetryCount	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardGuardTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardPrescaler	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetStopBitsLength	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTXPinLevel	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTXRXSwap	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTransferBitOrder	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTransferDirection	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetWKUPType	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetWakeUpMethod	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)$/;"	f
LL_USART_HWCONTROL_CTS	stm32f0xx_ll_usart.h	448;"	d
LL_USART_HWCONTROL_NONE	stm32f0xx_ll_usart.h	446;"	d
LL_USART_HWCONTROL_RTS	stm32f0xx_ll_usart.h	447;"	d
LL_USART_HWCONTROL_RTS_CTS	stm32f0xx_ll_usart.h	449;"	d
LL_USART_ICR_CMCF	stm32f0xx_ll_usart.h	198;"	d
LL_USART_ICR_CTSCF	stm32f0xx_ll_usart.h	193;"	d
LL_USART_ICR_EOBCF	stm32f0xx_ll_usart.h	196;"	d
LL_USART_ICR_FECF	stm32f0xx_ll_usart.h	185;"	d
LL_USART_ICR_IDLECF	stm32f0xx_ll_usart.h	188;"	d
LL_USART_ICR_LBDCF	stm32f0xx_ll_usart.h	191;"	d
LL_USART_ICR_NCF	stm32f0xx_ll_usart.h	186;"	d
LL_USART_ICR_ORECF	stm32f0xx_ll_usart.h	187;"	d
LL_USART_ICR_PECF	stm32f0xx_ll_usart.h	184;"	d
LL_USART_ICR_RTOCF	stm32f0xx_ll_usart.h	194;"	d
LL_USART_ICR_TCCF	stm32f0xx_ll_usart.h	189;"	d
LL_USART_ICR_WUCF	stm32f0xx_ll_usart.h	200;"	d
LL_USART_IRDA_POWER_LOW	stm32f0xx_ll_usart.h	471;"	d
LL_USART_IRDA_POWER_NORMAL	stm32f0xx_ll_usart.h	470;"	d
LL_USART_ISR_ABRE	stm32f0xx_ll_usart.h	227;"	d
LL_USART_ISR_ABRF	stm32f0xx_ll_usart.h	228;"	d
LL_USART_ISR_BUSY	stm32f0xx_ll_usart.h	229;"	d
LL_USART_ISR_CMF	stm32f0xx_ll_usart.h	230;"	d
LL_USART_ISR_CTS	stm32f0xx_ll_usart.h	222;"	d
LL_USART_ISR_CTSIF	stm32f0xx_ll_usart.h	221;"	d
LL_USART_ISR_EOBF	stm32f0xx_ll_usart.h	225;"	d
LL_USART_ISR_FE	stm32f0xx_ll_usart.h	211;"	d
LL_USART_ISR_IDLE	stm32f0xx_ll_usart.h	214;"	d
LL_USART_ISR_LBDF	stm32f0xx_ll_usart.h	219;"	d
LL_USART_ISR_NE	stm32f0xx_ll_usart.h	212;"	d
LL_USART_ISR_ORE	stm32f0xx_ll_usart.h	213;"	d
LL_USART_ISR_PE	stm32f0xx_ll_usart.h	210;"	d
LL_USART_ISR_REACK	stm32f0xx_ll_usart.h	236;"	d
LL_USART_ISR_RTOF	stm32f0xx_ll_usart.h	223;"	d
LL_USART_ISR_RWU	stm32f0xx_ll_usart.h	232;"	d
LL_USART_ISR_RXNE	stm32f0xx_ll_usart.h	215;"	d
LL_USART_ISR_SBKF	stm32f0xx_ll_usart.h	231;"	d
LL_USART_ISR_TC	stm32f0xx_ll_usart.h	216;"	d
LL_USART_ISR_TEACK	stm32f0xx_ll_usart.h	235;"	d
LL_USART_ISR_TXE	stm32f0xx_ll_usart.h	217;"	d
LL_USART_ISR_WUF	stm32f0xx_ll_usart.h	234;"	d
LL_USART_InitTypeDef	stm32f0xx_ll_usart.h	/^} LL_USART_InitTypeDef;$/;"	t	typeref:struct:__anon61
LL_USART_IsActiveFlag_ABR	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_ABRE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_BUSY	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_CM	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_CTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_EOB	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_FE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_IDLE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_LBD	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_NE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_ORE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_PE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_REACK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RTO	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RWU	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RXNE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_SBK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TC	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TEACK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TXE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_WKUP	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_nCTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabled	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledAutoBaud	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDEMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMADeactOnRxErr	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMAReq_RX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMAReq_TX	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledHalfDuplex	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_CM	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_CTS	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_EOB	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_ERROR	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_IDLE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_LBD	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_PE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_RTO	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_RXNE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_TC	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_TXE	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_WKUP	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledInStopMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIrda	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledLIN	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledMuteMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledOneBitSamp	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledOverrunDetect	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledRxTimeout	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSCLKOutput	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSmartcard	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSmartcardNACK	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_LASTCLKPULSE_NO_OUTPUT	stm32f0xx_ll_usart.h	337;"	d
LL_USART_LASTCLKPULSE_OUTPUT	stm32f0xx_ll_usart.h	338;"	d
LL_USART_LINBREAK_DETECT_10B	stm32f0xx_ll_usart.h	481;"	d
LL_USART_LINBREAK_DETECT_11B	stm32f0xx_ll_usart.h	482;"	d
LL_USART_OVERSAMPLING_16	stm32f0xx_ll_usart.h	316;"	d
LL_USART_OVERSAMPLING_8	stm32f0xx_ll_usart.h	317;"	d
LL_USART_PARITY_EVEN	stm32f0xx_ll_usart.h	283;"	d
LL_USART_PARITY_NONE	stm32f0xx_ll_usart.h	282;"	d
LL_USART_PARITY_ODD	stm32f0xx_ll_usart.h	284;"	d
LL_USART_PHASE_1EDGE	stm32f0xx_ll_usart.h	346;"	d
LL_USART_PHASE_2EDGE	stm32f0xx_ll_usart.h	347;"	d
LL_USART_POLARITY_HIGH	stm32f0xx_ll_usart.h	356;"	d
LL_USART_POLARITY_LOW	stm32f0xx_ll_usart.h	355;"	d
LL_USART_RXPIN_LEVEL_INVERTED	stm32f0xx_ll_usart.h	389;"	d
LL_USART_RXPIN_LEVEL_STANDARD	stm32f0xx_ll_usart.h	388;"	d
LL_USART_ReadReg	stm32f0xx_ll_usart.h	534;"	d
LL_USART_ReceiveData8	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)$/;"	f
LL_USART_ReceiveData9	stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestAutoBaudRate	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestBreakSending	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestEnterMuteMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestRxDataFlush	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestTxDataFlush	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestTxDataFlush(USART_TypeDef *USARTx)$/;"	f
LL_USART_STOPBITS_0_5	stm32f0xx_ll_usart.h	365;"	d
LL_USART_STOPBITS_1	stm32f0xx_ll_usart.h	367;"	d
LL_USART_STOPBITS_1_5	stm32f0xx_ll_usart.h	369;"	d
LL_USART_STOPBITS_2	stm32f0xx_ll_usart.h	371;"	d
LL_USART_SetAutoBaudRateMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)$/;"	f
LL_USART_SetBaudRate	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,$/;"	f
LL_USART_SetBinaryDataLogic	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)$/;"	f
LL_USART_SetBlockLength	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)$/;"	f
LL_USART_SetClockPhase	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)$/;"	f
LL_USART_SetClockPolarity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)$/;"	f
LL_USART_SetDEAssertionTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)$/;"	f
LL_USART_SetDEDeassertionTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)$/;"	f
LL_USART_SetDESignalPolarity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)$/;"	f
LL_USART_SetDataWidth	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)$/;"	f
LL_USART_SetHWFlowCtrl	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)$/;"	f
LL_USART_SetIrdaPowerMode	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)$/;"	f
LL_USART_SetIrdaPrescaler	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)$/;"	f
LL_USART_SetLINBrkDetectionLen	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)$/;"	f
LL_USART_SetLastClkPulseOutput	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse)$/;"	f
LL_USART_SetOverSampling	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)$/;"	f
LL_USART_SetParity	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)$/;"	f
LL_USART_SetRXPinLevel	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)$/;"	f
LL_USART_SetRxTimeout	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)$/;"	f
LL_USART_SetSmartcardAutoRetryCount	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryCount)$/;"	f
LL_USART_SetSmartcardGuardTime	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)$/;"	f
LL_USART_SetSmartcardPrescaler	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)$/;"	f
LL_USART_SetStopBitsLength	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)$/;"	f
LL_USART_SetTXPinLevel	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)$/;"	f
LL_USART_SetTXRXSwap	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)$/;"	f
LL_USART_SetTransferBitOrder	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)$/;"	f
LL_USART_SetTransferDirection	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)$/;"	f
LL_USART_SetWKUPType	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)$/;"	f
LL_USART_SetWakeUpMethod	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)$/;"	f
LL_USART_TXPIN_LEVEL_INVERTED	stm32f0xx_ll_usart.h	398;"	d
LL_USART_TXPIN_LEVEL_STANDARD	stm32f0xx_ll_usart.h	397;"	d
LL_USART_TXRX_STANDARD	stm32f0xx_ll_usart.h	379;"	d
LL_USART_TXRX_SWAPPED	stm32f0xx_ll_usart.h	380;"	d
LL_USART_TransmitData8	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)$/;"	f
LL_USART_TransmitData9	stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)$/;"	f
LL_USART_WAKEUP_ADDRESSMARK	stm32f0xx_ll_usart.h	293;"	d
LL_USART_WAKEUP_IDLELINE	stm32f0xx_ll_usart.h	292;"	d
LL_USART_WAKEUP_ON_ADDRESS	stm32f0xx_ll_usart.h	458;"	d
LL_USART_WAKEUP_ON_RXNE	stm32f0xx_ll_usart.h	460;"	d
LL_USART_WAKEUP_ON_STARTBIT	stm32f0xx_ll_usart.h	459;"	d
LL_USART_WriteReg	stm32f0xx_ll_usart.h	526;"	d
LL_UTILS_ClkInitTypeDef	stm32f0xx_ll_utils.h	/^} LL_UTILS_ClkInitTypeDef;$/;"	t	typeref:struct:__anon3
LL_UTILS_HSEBYPASS_OFF	stm32f0xx_ll_utils.h	161;"	d
LL_UTILS_HSEBYPASS_ON	stm32f0xx_ll_utils.h	162;"	d
LL_UTILS_PLLInitTypeDef	stm32f0xx_ll_utils.h	/^} LL_UTILS_PLLInitTypeDef;$/;"	t	typeref:struct:__anon2
LL_WWDG_CFR_EWI	stm32f0xx_ll_wwdg.h	77;"	d
LL_WWDG_ClearFlag_EWKUP	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_Enable	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_EnableIT_EWKUP	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetCounter	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetPrescaler	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetWindow	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsActiveFlag_EWKUP	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsEnabled	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsEnabledIT_EWKUP	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_PRESCALER_1	stm32f0xx_ll_wwdg.h	85;"	d
LL_WWDG_PRESCALER_2	stm32f0xx_ll_wwdg.h	86;"	d
LL_WWDG_PRESCALER_4	stm32f0xx_ll_wwdg.h	87;"	d
LL_WWDG_PRESCALER_8	stm32f0xx_ll_wwdg.h	88;"	d
LL_WWDG_ReadReg	stm32f0xx_ll_wwdg.h	119;"	d
LL_WWDG_SetCounter	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter)$/;"	f
LL_WWDG_SetPrescaler	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler)$/;"	f
LL_WWDG_SetWindow	stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window)$/;"	f
LL_WWDG_WriteReg	stm32f0xx_ll_wwdg.h	111;"	d
LOAD	core_cm0.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon50
LSE_VALUE	stm32f0xx_ll_rcc.h	150;"	d
LSI_VALUE	stm32f0xx_ll_rcc.h	154;"	d
LastBitClockPulse	stm32f0xx_ll_usart.h	/^  uint32_t LastBitClockPulse;         \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon62
LineCommand	stm32f0xx_ll_exti.h	/^  FunctionalState LineCommand;  \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon1
Line_0_31	stm32f0xx_ll_exti.h	/^  uint32_t Line_0_31;           \/*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31$/;"	m	struct:__anon1
LowPowerMode	stm32f0xx_ll_adc.h	/^  uint32_t LowPowerMode;                \/*!< Set ADC low power mode.$/;"	m	struct:__anon63
MCLKOutput	stm32f0xx_ll_spi.h	/^  uint32_t MCLKOutput;              \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon34
MODER	stm32f051x8.h	/^  __IO uint32_t MODER;        \/*!< GPIO port mode register,                     Address offset: 0x00      *\/$/;"	m	struct:__anon20
MODIFY_REG	stm32f0xx.h	214;"	d
MemoryOrM2MDstAddress	stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstAddress;  \/*!< Specifies the memory base address for DMA transfer$/;"	m	struct:__anon4
MemoryOrM2MDstDataSize	stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstDataSize; \/*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)$/;"	m	struct:__anon4
MemoryOrM2MDstIncMode	stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstIncMode;  \/*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction$/;"	m	struct:__anon4
Minutes	stm32f0xx_ll_rtc.h	/^  uint8_t Minutes;     \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon58
Mode	stm32f0xx_ll_dma.h	/^  uint32_t Mode;                   \/*!< Specifies the normal or circular operation mode.$/;"	m	struct:__anon4
Mode	stm32f0xx_ll_exti.h	/^  uint8_t Mode;                 \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon1
Mode	stm32f0xx_ll_gpio.h	/^  uint32_t Mode;         \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon32
Mode	stm32f0xx_ll_spi.h	/^  uint32_t Mode;                    \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon34
Mode	stm32f0xx_ll_spi.h	/^  uint32_t Mode;                    \/*!< Specifies the SPI mode (Master\/Slave).$/;"	m	struct:__anon33
Month	stm32f0xx_ll_rtc.h	/^  uint8_t Month;    \/*!< Specifies the RTC Date Month.$/;"	m	struct:__anon59
N	core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon40::__anon41
N	core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon44::__anon45
NSS	stm32f0xx_ll_spi.h	/^  uint32_t NSS;                     \/*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit.$/;"	m	struct:__anon33
NVIC	core_cm0.h	588;"	d
NVIC_BASE	core_cm0.h	583;"	d
NVIC_ClearPendingIRQ	core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon48
NbData	stm32f0xx_ll_dma.h	/^  uint32_t NbData;                 \/*!< Specifies the number of data to transfer, in data unit.$/;"	m	struct:__anon4
NonMaskableInt_IRQn	stm32f051x8.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                        *\/$/;"	e	enum:__anon5
OAR1	stm32f051x8.h	/^  __IO uint32_t OAR1;     \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon22
OAR2	stm32f051x8.h	/^  __IO uint32_t OAR2;     \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon22
OB	stm32f051x8.h	643;"	d
OBR	stm32f051x8.h	/^  __IO uint32_t OBR;          \/*!<FLASH option bytes register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon18
OB_BASE	stm32f051x8.h	584;"	d
OB_RDP_RDP	stm32f051x8.h	2334;"	d
OB_RDP_RDP_Msk	stm32f051x8.h	2333;"	d
OB_RDP_RDP_Pos	stm32f051x8.h	2332;"	d
OB_RDP_nRDP	stm32f051x8.h	2337;"	d
OB_RDP_nRDP_Msk	stm32f051x8.h	2336;"	d
OB_RDP_nRDP_Pos	stm32f051x8.h	2335;"	d
OB_TypeDef	stm32f051x8.h	/^} OB_TypeDef;$/;"	t	typeref:struct:__anon19
OB_USER_USER	stm32f051x8.h	2342;"	d
OB_USER_USER_Msk	stm32f051x8.h	2341;"	d
OB_USER_USER_Pos	stm32f051x8.h	2340;"	d
OB_USER_nUSER	stm32f051x8.h	2345;"	d
OB_USER_nUSER_Msk	stm32f051x8.h	2344;"	d
OB_USER_nUSER_Pos	stm32f051x8.h	2343;"	d
OB_WRP0_WRP0	stm32f051x8.h	2350;"	d
OB_WRP0_WRP0_Msk	stm32f051x8.h	2349;"	d
OB_WRP0_WRP0_Pos	stm32f051x8.h	2348;"	d
OB_WRP0_nWRP0	stm32f051x8.h	2353;"	d
OB_WRP0_nWRP0_Msk	stm32f051x8.h	2352;"	d
OB_WRP0_nWRP0_Pos	stm32f051x8.h	2351;"	d
OB_WRP1_WRP1	stm32f051x8.h	2358;"	d
OB_WRP1_WRP1_Msk	stm32f051x8.h	2357;"	d
OB_WRP1_WRP1_Pos	stm32f051x8.h	2356;"	d
OB_WRP1_nWRP1	stm32f051x8.h	2361;"	d
OB_WRP1_nWRP1_Msk	stm32f051x8.h	2360;"	d
OB_WRP1_nWRP1_Pos	stm32f051x8.h	2359;"	d
OCIdleState	stm32f0xx_ll_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon36
OCMode	stm32f0xx_ll_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the output mode.$/;"	m	struct:__anon36
OCNIdleState	stm32f0xx_ll_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon36
OCNPolarity	stm32f0xx_ll_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon36
OCNState	stm32f0xx_ll_tim.h	/^  uint32_t OCNState;      \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon36
OCPolarity	stm32f0xx_ll_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon36
OCState	stm32f0xx_ll_tim.h	/^  uint32_t OCState;       \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon36
ODR	stm32f051x8.h	/^  __IO uint32_t ODR;          \/*!< GPIO port output data register,              Address offset: 0x14      *\/$/;"	m	struct:__anon20
OFFSET_TAB_CCMRx	stm32f0xx_ll_tim.h	/^static const uint8_t OFFSET_TAB_CCMRx[] =$/;"	v
OPTKEYR	stm32f051x8.h	/^  __IO uint32_t OPTKEYR;      \/*!<FLASH OPT key register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon18
OR	stm32f051x8.h	/^  __IO uint32_t OR;           \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon28
OSPEEDR	stm32f051x8.h	/^  __IO uint32_t OSPEEDR;      \/*!< GPIO port output speed register,             Address offset: 0x08      *\/$/;"	m	struct:__anon20
OTYPER	stm32f051x8.h	/^  __IO uint32_t OTYPER;       \/*!< GPIO port output type register,              Address offset: 0x04      *\/$/;"	m	struct:__anon20
OutputBuffer	stm32f0xx_ll_dac.h	/^  uint32_t OutputBuffer;                \/*!< Set the output buffer for the selected DAC channel.$/;"	m	struct:__anon52
OutputPolarity	stm32f0xx_ll_comp.h	/^  uint32_t OutputPolarity;              \/*!< Set comparator output polarity.$/;"	m	struct:__anon51
OutputSelection	stm32f0xx_ll_comp.h	/^  uint32_t OutputSelection;             \/*!< Set comparator output selection.$/;"	m	struct:__anon51
OutputType	stm32f0xx_ll_gpio.h	/^  uint32_t OutputType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon32
OverSampling	stm32f0xx_ll_usart.h	/^  uint32_t OverSampling;              \/*!< Specifies whether USART oversampling mode is 16 or 8.$/;"	m	struct:__anon61
Overrun	stm32f0xx_ll_adc.h	/^  uint32_t Overrun;                     \/*!< Set ADC group regular behavior in case of overrun:$/;"	m	struct:__anon64
OwnAddrSize	stm32f0xx_ll_i2c.h	/^  uint32_t OwnAddrSize;         \/*!< Specifies the device own address 1 size (7-bit or 10-bit).$/;"	m	struct:__anon56
OwnAddress1	stm32f0xx_ll_i2c.h	/^  uint32_t OwnAddress1;         \/*!< Specifies the device own address 1.$/;"	m	struct:__anon56
PCLK1_Frequency	stm32f0xx_ll_rcc.h	/^  uint32_t PCLK1_Frequency;         \/*!< PCLK1 clock frequency *\/$/;"	m	struct:__anon65
PECR	stm32f051x8.h	/^  __IO uint32_t PECR;     \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon22
PERIPH_BASE	stm32f051x8.h	537;"	d
PLLDiv	stm32f0xx_ll_utils.h	/^  uint32_t PLLDiv;   \/*!< Division factor for PLL VCO output clock.$/;"	m	struct:__anon2
PLLMul	stm32f0xx_ll_utils.h	/^  uint32_t PLLMul;   \/*!< Multiplication factor for PLL VCO input clock.$/;"	m	struct:__anon2
PR	stm32f051x8.h	/^  __IO uint32_t PR;           \/*!<EXTI Pending register,                        Address offset: 0x14 *\/$/;"	m	struct:__anon17
PR	stm32f051x8.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon23
PRER	stm32f051x8.h	/^  __IO uint32_t PRER;       \/*!< RTC prescaler register,                                    Address offset: 0x10 *\/$/;"	m	struct:__anon26
PSC	stm32f051x8.h	/^  __IO uint32_t PSC;          \/*!< TIM prescaler register,              Address offset: 0x28 *\/$/;"	m	struct:__anon28
PUPDR	stm32f051x8.h	/^  __IO uint32_t PUPDR;        \/*!< GPIO port pull-up\/pull-down register,        Address offset: 0x0C      *\/$/;"	m	struct:__anon20
PVD_IRQn	stm32f051x8.h	/^  PVD_IRQn                    = 1,      \/*!< PVD Interrupt through EXTI Lines 16                             *\/$/;"	e	enum:__anon5
PVD_VDDIO2_IRQHandler	stm32f051x8.h	6772;"	d
PVD_VDDIO2_IRQn	stm32f051x8.h	6760;"	d
PWR	stm32f051x8.h	615;"	d
PWR_BASE	stm32f051x8.h	556;"	d
PWR_CR_CSBF	stm32f051x8.h	3268;"	d
PWR_CR_CSBF_Msk	stm32f051x8.h	3267;"	d
PWR_CR_CSBF_Pos	stm32f051x8.h	3266;"	d
PWR_CR_CWUF	stm32f051x8.h	3265;"	d
PWR_CR_CWUF_Msk	stm32f051x8.h	3264;"	d
PWR_CR_CWUF_Pos	stm32f051x8.h	3263;"	d
PWR_CR_DBP	stm32f051x8.h	3292;"	d
PWR_CR_DBP_Msk	stm32f051x8.h	3291;"	d
PWR_CR_DBP_Pos	stm32f051x8.h	3290;"	d
PWR_CR_LPDS	stm32f051x8.h	3259;"	d
PWR_CR_LPDS_Msk	stm32f051x8.h	3258;"	d
PWR_CR_LPDS_Pos	stm32f051x8.h	3257;"	d
PWR_CR_PDDS	stm32f051x8.h	3262;"	d
PWR_CR_PDDS_Msk	stm32f051x8.h	3261;"	d
PWR_CR_PDDS_Pos	stm32f051x8.h	3260;"	d
PWR_CR_PLS	stm32f051x8.h	3275;"	d
PWR_CR_PLS_0	stm32f051x8.h	3276;"	d
PWR_CR_PLS_1	stm32f051x8.h	3277;"	d
PWR_CR_PLS_2	stm32f051x8.h	3278;"	d
PWR_CR_PLS_LEV0	stm32f051x8.h	3281;"	d
PWR_CR_PLS_LEV1	stm32f051x8.h	3282;"	d
PWR_CR_PLS_LEV2	stm32f051x8.h	3283;"	d
PWR_CR_PLS_LEV3	stm32f051x8.h	3284;"	d
PWR_CR_PLS_LEV4	stm32f051x8.h	3285;"	d
PWR_CR_PLS_LEV5	stm32f051x8.h	3286;"	d
PWR_CR_PLS_LEV6	stm32f051x8.h	3287;"	d
PWR_CR_PLS_LEV7	stm32f051x8.h	3288;"	d
PWR_CR_PLS_Msk	stm32f051x8.h	3274;"	d
PWR_CR_PLS_Pos	stm32f051x8.h	3273;"	d
PWR_CR_PVDE	stm32f051x8.h	3271;"	d
PWR_CR_PVDE_Msk	stm32f051x8.h	3270;"	d
PWR_CR_PVDE_Pos	stm32f051x8.h	3269;"	d
PWR_CSR_EWUP1	stm32f051x8.h	3310;"	d
PWR_CSR_EWUP1_Msk	stm32f051x8.h	3309;"	d
PWR_CSR_EWUP1_Pos	stm32f051x8.h	3308;"	d
PWR_CSR_EWUP2	stm32f051x8.h	3313;"	d
PWR_CSR_EWUP2_Msk	stm32f051x8.h	3312;"	d
PWR_CSR_EWUP2_Pos	stm32f051x8.h	3311;"	d
PWR_CSR_PVDO	stm32f051x8.h	3303;"	d
PWR_CSR_PVDO_Msk	stm32f051x8.h	3302;"	d
PWR_CSR_PVDO_Pos	stm32f051x8.h	3301;"	d
PWR_CSR_SBF	stm32f051x8.h	3300;"	d
PWR_CSR_SBF_Msk	stm32f051x8.h	3299;"	d
PWR_CSR_SBF_Pos	stm32f051x8.h	3298;"	d
PWR_CSR_VREFINTRDYF	stm32f051x8.h	3306;"	d
PWR_CSR_VREFINTRDYF_Msk	stm32f051x8.h	3305;"	d
PWR_CSR_VREFINTRDYF_Pos	stm32f051x8.h	3304;"	d
PWR_CSR_WUF	stm32f051x8.h	3297;"	d
PWR_CSR_WUF_Msk	stm32f051x8.h	3296;"	d
PWR_CSR_WUF_Pos	stm32f051x8.h	3295;"	d
PWR_PVD_SUPPORT	stm32f051x8.h	3253;"	d
PWR_TypeDef	stm32f051x8.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon24
Parity	stm32f0xx_ll_usart.h	/^  uint32_t Parity;                    \/*!< Specifies the parity mode.$/;"	m	struct:__anon61
PendSV_IRQn	stm32f051x8.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M0 Pend SV Interrupt                                  *\/$/;"	e	enum:__anon5
PeriphOrM2MSrcAddress	stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcAddress;  \/*!< Specifies the peripheral base address for DMA transfer$/;"	m	struct:__anon4
PeriphOrM2MSrcDataSize	stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcDataSize; \/*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)$/;"	m	struct:__anon4
PeriphOrM2MSrcIncMode	stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcIncMode;  \/*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction$/;"	m	struct:__anon4
PeriphRequest	stm32f0xx_ll_dma.h	/^  uint32_t PeriphRequest;          \/*!< Specifies the peripheral request.$/;"	m	struct:__anon4
PeripheralMode	stm32f0xx_ll_i2c.h	/^  uint32_t PeripheralMode;      \/*!< Specifies the peripheral mode.$/;"	m	struct:__anon56
Pin	stm32f0xx_ll_gpio.h	/^  uint32_t Pin;          \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon32
PowerMode	stm32f0xx_ll_comp.h	/^  uint32_t PowerMode;                   \/*!< Set comparator operating mode to adjust power and speed.$/;"	m	struct:__anon51
Prediv	stm32f0xx_ll_utils.h	/^  uint32_t Prediv;   \/*!< Division factor for HSE used as PLL clock source.$/;"	m	struct:__anon2
Prescaler	stm32f0xx_ll_tim.h	/^  uint16_t Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon35
Priority	stm32f0xx_ll_dma.h	/^  uint32_t Priority;               \/*!< Specifies the channel priority level.$/;"	m	struct:__anon4
Pull	stm32f0xx_ll_gpio.h	/^  uint32_t Pull;         \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon32
RCC	stm32f051x8.h	644;"	d
RCC_AHBENR_CRCEN	stm32f051x8.h	3656;"	d
RCC_AHBENR_CRCEN_Msk	stm32f051x8.h	3655;"	d
RCC_AHBENR_CRCEN_Pos	stm32f051x8.h	3654;"	d
RCC_AHBENR_DMA1EN	stm32f051x8.h	3677;"	d
RCC_AHBENR_DMAEN	stm32f051x8.h	3647;"	d
RCC_AHBENR_DMAEN_Msk	stm32f051x8.h	3646;"	d
RCC_AHBENR_DMAEN_Pos	stm32f051x8.h	3645;"	d
RCC_AHBENR_FLITFEN	stm32f051x8.h	3653;"	d
RCC_AHBENR_FLITFEN_Msk	stm32f051x8.h	3652;"	d
RCC_AHBENR_FLITFEN_Pos	stm32f051x8.h	3651;"	d
RCC_AHBENR_GPIOAEN	stm32f051x8.h	3659;"	d
RCC_AHBENR_GPIOAEN_Msk	stm32f051x8.h	3658;"	d
RCC_AHBENR_GPIOAEN_Pos	stm32f051x8.h	3657;"	d
RCC_AHBENR_GPIOBEN	stm32f051x8.h	3662;"	d
RCC_AHBENR_GPIOBEN_Msk	stm32f051x8.h	3661;"	d
RCC_AHBENR_GPIOBEN_Pos	stm32f051x8.h	3660;"	d
RCC_AHBENR_GPIOCEN	stm32f051x8.h	3665;"	d
RCC_AHBENR_GPIOCEN_Msk	stm32f051x8.h	3664;"	d
RCC_AHBENR_GPIOCEN_Pos	stm32f051x8.h	3663;"	d
RCC_AHBENR_GPIODEN	stm32f051x8.h	3668;"	d
RCC_AHBENR_GPIODEN_Msk	stm32f051x8.h	3667;"	d
RCC_AHBENR_GPIODEN_Pos	stm32f051x8.h	3666;"	d
RCC_AHBENR_GPIOFEN	stm32f051x8.h	3671;"	d
RCC_AHBENR_GPIOFEN_Msk	stm32f051x8.h	3670;"	d
RCC_AHBENR_GPIOFEN_Pos	stm32f051x8.h	3669;"	d
RCC_AHBENR_SRAMEN	stm32f051x8.h	3650;"	d
RCC_AHBENR_SRAMEN_Msk	stm32f051x8.h	3649;"	d
RCC_AHBENR_SRAMEN_Pos	stm32f051x8.h	3648;"	d
RCC_AHBENR_TSCEN	stm32f051x8.h	3674;"	d
RCC_AHBENR_TSCEN_Msk	stm32f051x8.h	3673;"	d
RCC_AHBENR_TSCEN_Pos	stm32f051x8.h	3672;"	d
RCC_AHBENR_TSEN	stm32f051x8.h	3678;"	d
RCC_AHBRSTR_GPIOARST	stm32f051x8.h	3828;"	d
RCC_AHBRSTR_GPIOARST_Msk	stm32f051x8.h	3827;"	d
RCC_AHBRSTR_GPIOARST_Pos	stm32f051x8.h	3826;"	d
RCC_AHBRSTR_GPIOBRST	stm32f051x8.h	3831;"	d
RCC_AHBRSTR_GPIOBRST_Msk	stm32f051x8.h	3830;"	d
RCC_AHBRSTR_GPIOBRST_Pos	stm32f051x8.h	3829;"	d
RCC_AHBRSTR_GPIOCRST	stm32f051x8.h	3834;"	d
RCC_AHBRSTR_GPIOCRST_Msk	stm32f051x8.h	3833;"	d
RCC_AHBRSTR_GPIOCRST_Pos	stm32f051x8.h	3832;"	d
RCC_AHBRSTR_GPIODRST	stm32f051x8.h	3837;"	d
RCC_AHBRSTR_GPIODRST_Msk	stm32f051x8.h	3836;"	d
RCC_AHBRSTR_GPIODRST_Pos	stm32f051x8.h	3835;"	d
RCC_AHBRSTR_GPIOFRST	stm32f051x8.h	3840;"	d
RCC_AHBRSTR_GPIOFRST_Msk	stm32f051x8.h	3839;"	d
RCC_AHBRSTR_GPIOFRST_Pos	stm32f051x8.h	3838;"	d
RCC_AHBRSTR_TSCRST	stm32f051x8.h	3843;"	d
RCC_AHBRSTR_TSCRST_Msk	stm32f051x8.h	3842;"	d
RCC_AHBRSTR_TSCRST_Pos	stm32f051x8.h	3841;"	d
RCC_AHBRSTR_TSRST	stm32f051x8.h	3846;"	d
RCC_APB1ENR_CECEN	stm32f051x8.h	3749;"	d
RCC_APB1ENR_CECEN_Msk	stm32f051x8.h	3748;"	d
RCC_APB1ENR_CECEN_Pos	stm32f051x8.h	3747;"	d
RCC_APB1ENR_DACEN	stm32f051x8.h	3746;"	d
RCC_APB1ENR_DACEN_Msk	stm32f051x8.h	3745;"	d
RCC_APB1ENR_DACEN_Pos	stm32f051x8.h	3744;"	d
RCC_APB1ENR_I2C1EN	stm32f051x8.h	3737;"	d
RCC_APB1ENR_I2C1EN_Msk	stm32f051x8.h	3736;"	d
RCC_APB1ENR_I2C1EN_Pos	stm32f051x8.h	3735;"	d
RCC_APB1ENR_I2C2EN	stm32f051x8.h	3740;"	d
RCC_APB1ENR_I2C2EN_Msk	stm32f051x8.h	3739;"	d
RCC_APB1ENR_I2C2EN_Pos	stm32f051x8.h	3738;"	d
RCC_APB1ENR_PWREN	stm32f051x8.h	3743;"	d
RCC_APB1ENR_PWREN_Msk	stm32f051x8.h	3742;"	d
RCC_APB1ENR_PWREN_Pos	stm32f051x8.h	3741;"	d
RCC_APB1ENR_SPI2EN	stm32f051x8.h	3731;"	d
RCC_APB1ENR_SPI2EN_Msk	stm32f051x8.h	3730;"	d
RCC_APB1ENR_SPI2EN_Pos	stm32f051x8.h	3729;"	d
RCC_APB1ENR_TIM14EN	stm32f051x8.h	3725;"	d
RCC_APB1ENR_TIM14EN_Msk	stm32f051x8.h	3724;"	d
RCC_APB1ENR_TIM14EN_Pos	stm32f051x8.h	3723;"	d
RCC_APB1ENR_TIM2EN	stm32f051x8.h	3716;"	d
RCC_APB1ENR_TIM2EN_Msk	stm32f051x8.h	3715;"	d
RCC_APB1ENR_TIM2EN_Pos	stm32f051x8.h	3714;"	d
RCC_APB1ENR_TIM3EN	stm32f051x8.h	3719;"	d
RCC_APB1ENR_TIM3EN_Msk	stm32f051x8.h	3718;"	d
RCC_APB1ENR_TIM3EN_Pos	stm32f051x8.h	3717;"	d
RCC_APB1ENR_TIM6EN	stm32f051x8.h	3722;"	d
RCC_APB1ENR_TIM6EN_Msk	stm32f051x8.h	3721;"	d
RCC_APB1ENR_TIM6EN_Pos	stm32f051x8.h	3720;"	d
RCC_APB1ENR_USART2EN	stm32f051x8.h	3734;"	d
RCC_APB1ENR_USART2EN_Msk	stm32f051x8.h	3733;"	d
RCC_APB1ENR_USART2EN_Pos	stm32f051x8.h	3732;"	d
RCC_APB1ENR_WWDGEN	stm32f051x8.h	3728;"	d
RCC_APB1ENR_WWDGEN_Msk	stm32f051x8.h	3727;"	d
RCC_APB1ENR_WWDGEN_Pos	stm32f051x8.h	3726;"	d
RCC_APB1RSTR_CECRST	stm32f051x8.h	3642;"	d
RCC_APB1RSTR_CECRST_Msk	stm32f051x8.h	3641;"	d
RCC_APB1RSTR_CECRST_Pos	stm32f051x8.h	3640;"	d
RCC_APB1RSTR_DACRST	stm32f051x8.h	3639;"	d
RCC_APB1RSTR_DACRST_Msk	stm32f051x8.h	3638;"	d
RCC_APB1RSTR_DACRST_Pos	stm32f051x8.h	3637;"	d
RCC_APB1RSTR_I2C1RST	stm32f051x8.h	3630;"	d
RCC_APB1RSTR_I2C1RST_Msk	stm32f051x8.h	3629;"	d
RCC_APB1RSTR_I2C1RST_Pos	stm32f051x8.h	3628;"	d
RCC_APB1RSTR_I2C2RST	stm32f051x8.h	3633;"	d
RCC_APB1RSTR_I2C2RST_Msk	stm32f051x8.h	3632;"	d
RCC_APB1RSTR_I2C2RST_Pos	stm32f051x8.h	3631;"	d
RCC_APB1RSTR_PWRRST	stm32f051x8.h	3636;"	d
RCC_APB1RSTR_PWRRST_Msk	stm32f051x8.h	3635;"	d
RCC_APB1RSTR_PWRRST_Pos	stm32f051x8.h	3634;"	d
RCC_APB1RSTR_SPI2RST	stm32f051x8.h	3624;"	d
RCC_APB1RSTR_SPI2RST_Msk	stm32f051x8.h	3623;"	d
RCC_APB1RSTR_SPI2RST_Pos	stm32f051x8.h	3622;"	d
RCC_APB1RSTR_TIM14RST	stm32f051x8.h	3618;"	d
RCC_APB1RSTR_TIM14RST_Msk	stm32f051x8.h	3617;"	d
RCC_APB1RSTR_TIM14RST_Pos	stm32f051x8.h	3616;"	d
RCC_APB1RSTR_TIM2RST	stm32f051x8.h	3609;"	d
RCC_APB1RSTR_TIM2RST_Msk	stm32f051x8.h	3608;"	d
RCC_APB1RSTR_TIM2RST_Pos	stm32f051x8.h	3607;"	d
RCC_APB1RSTR_TIM3RST	stm32f051x8.h	3612;"	d
RCC_APB1RSTR_TIM3RST_Msk	stm32f051x8.h	3611;"	d
RCC_APB1RSTR_TIM3RST_Pos	stm32f051x8.h	3610;"	d
RCC_APB1RSTR_TIM6RST	stm32f051x8.h	3615;"	d
RCC_APB1RSTR_TIM6RST_Msk	stm32f051x8.h	3614;"	d
RCC_APB1RSTR_TIM6RST_Pos	stm32f051x8.h	3613;"	d
RCC_APB1RSTR_USART2RST	stm32f051x8.h	3627;"	d
RCC_APB1RSTR_USART2RST_Msk	stm32f051x8.h	3626;"	d
RCC_APB1RSTR_USART2RST_Pos	stm32f051x8.h	3625;"	d
RCC_APB1RSTR_WWDGRST	stm32f051x8.h	3621;"	d
RCC_APB1RSTR_WWDGRST_Msk	stm32f051x8.h	3620;"	d
RCC_APB1RSTR_WWDGRST_Pos	stm32f051x8.h	3619;"	d
RCC_APB2ENR_ADC1EN	stm32f051x8.h	3711;"	d
RCC_APB2ENR_ADCEN	stm32f051x8.h	3686;"	d
RCC_APB2ENR_ADCEN_Msk	stm32f051x8.h	3685;"	d
RCC_APB2ENR_ADCEN_Pos	stm32f051x8.h	3684;"	d
RCC_APB2ENR_DBGMCUEN	stm32f051x8.h	3707;"	d
RCC_APB2ENR_DBGMCUEN_Msk	stm32f051x8.h	3706;"	d
RCC_APB2ENR_DBGMCUEN_Pos	stm32f051x8.h	3705;"	d
RCC_APB2ENR_SPI1EN	stm32f051x8.h	3692;"	d
RCC_APB2ENR_SPI1EN_Msk	stm32f051x8.h	3691;"	d
RCC_APB2ENR_SPI1EN_Pos	stm32f051x8.h	3690;"	d
RCC_APB2ENR_SYSCFGCOMPEN	stm32f051x8.h	3683;"	d
RCC_APB2ENR_SYSCFGCOMPEN_Msk	stm32f051x8.h	3682;"	d
RCC_APB2ENR_SYSCFGCOMPEN_Pos	stm32f051x8.h	3681;"	d
RCC_APB2ENR_SYSCFGEN	stm32f051x8.h	3710;"	d
RCC_APB2ENR_TIM15EN	stm32f051x8.h	3698;"	d
RCC_APB2ENR_TIM15EN_Msk	stm32f051x8.h	3697;"	d
RCC_APB2ENR_TIM15EN_Pos	stm32f051x8.h	3696;"	d
RCC_APB2ENR_TIM16EN	stm32f051x8.h	3701;"	d
RCC_APB2ENR_TIM16EN_Msk	stm32f051x8.h	3700;"	d
RCC_APB2ENR_TIM16EN_Pos	stm32f051x8.h	3699;"	d
RCC_APB2ENR_TIM17EN	stm32f051x8.h	3704;"	d
RCC_APB2ENR_TIM17EN_Msk	stm32f051x8.h	3703;"	d
RCC_APB2ENR_TIM17EN_Pos	stm32f051x8.h	3702;"	d
RCC_APB2ENR_TIM1EN	stm32f051x8.h	3689;"	d
RCC_APB2ENR_TIM1EN_Msk	stm32f051x8.h	3688;"	d
RCC_APB2ENR_TIM1EN_Pos	stm32f051x8.h	3687;"	d
RCC_APB2ENR_USART1EN	stm32f051x8.h	3695;"	d
RCC_APB2ENR_USART1EN_Msk	stm32f051x8.h	3694;"	d
RCC_APB2ENR_USART1EN_Pos	stm32f051x8.h	3693;"	d
RCC_APB2RSTR_ADC1RST	stm32f051x8.h	3604;"	d
RCC_APB2RSTR_ADCRST	stm32f051x8.h	3580;"	d
RCC_APB2RSTR_ADCRST_Msk	stm32f051x8.h	3579;"	d
RCC_APB2RSTR_ADCRST_Pos	stm32f051x8.h	3578;"	d
RCC_APB2RSTR_DBGMCURST	stm32f051x8.h	3601;"	d
RCC_APB2RSTR_DBGMCURST_Msk	stm32f051x8.h	3600;"	d
RCC_APB2RSTR_DBGMCURST_Pos	stm32f051x8.h	3599;"	d
RCC_APB2RSTR_SPI1RST	stm32f051x8.h	3586;"	d
RCC_APB2RSTR_SPI1RST_Msk	stm32f051x8.h	3585;"	d
RCC_APB2RSTR_SPI1RST_Pos	stm32f051x8.h	3584;"	d
RCC_APB2RSTR_SYSCFGRST	stm32f051x8.h	3577;"	d
RCC_APB2RSTR_SYSCFGRST_Msk	stm32f051x8.h	3576;"	d
RCC_APB2RSTR_SYSCFGRST_Pos	stm32f051x8.h	3575;"	d
RCC_APB2RSTR_TIM15RST	stm32f051x8.h	3592;"	d
RCC_APB2RSTR_TIM15RST_Msk	stm32f051x8.h	3591;"	d
RCC_APB2RSTR_TIM15RST_Pos	stm32f051x8.h	3590;"	d
RCC_APB2RSTR_TIM16RST	stm32f051x8.h	3595;"	d
RCC_APB2RSTR_TIM16RST_Msk	stm32f051x8.h	3594;"	d
RCC_APB2RSTR_TIM16RST_Pos	stm32f051x8.h	3593;"	d
RCC_APB2RSTR_TIM17RST	stm32f051x8.h	3598;"	d
RCC_APB2RSTR_TIM17RST_Msk	stm32f051x8.h	3597;"	d
RCC_APB2RSTR_TIM17RST_Pos	stm32f051x8.h	3596;"	d
RCC_APB2RSTR_TIM1RST	stm32f051x8.h	3583;"	d
RCC_APB2RSTR_TIM1RST_Msk	stm32f051x8.h	3582;"	d
RCC_APB2RSTR_TIM1RST_Pos	stm32f051x8.h	3581;"	d
RCC_APB2RSTR_USART1RST	stm32f051x8.h	3589;"	d
RCC_APB2RSTR_USART1RST_Msk	stm32f051x8.h	3588;"	d
RCC_APB2RSTR_USART1RST_Pos	stm32f051x8.h	3587;"	d
RCC_BASE	stm32f051x8.h	582;"	d
RCC_BDCR_BDRST	stm32f051x8.h	3785;"	d
RCC_BDCR_BDRST_Msk	stm32f051x8.h	3784;"	d
RCC_BDCR_BDRST_Pos	stm32f051x8.h	3783;"	d
RCC_BDCR_LSEBYP	stm32f051x8.h	3760;"	d
RCC_BDCR_LSEBYP_Msk	stm32f051x8.h	3759;"	d
RCC_BDCR_LSEBYP_Pos	stm32f051x8.h	3758;"	d
RCC_BDCR_LSEDRV	stm32f051x8.h	3764;"	d
RCC_BDCR_LSEDRV_0	stm32f051x8.h	3765;"	d
RCC_BDCR_LSEDRV_1	stm32f051x8.h	3766;"	d
RCC_BDCR_LSEDRV_Msk	stm32f051x8.h	3763;"	d
RCC_BDCR_LSEDRV_Pos	stm32f051x8.h	3762;"	d
RCC_BDCR_LSEON	stm32f051x8.h	3754;"	d
RCC_BDCR_LSEON_Msk	stm32f051x8.h	3753;"	d
RCC_BDCR_LSEON_Pos	stm32f051x8.h	3752;"	d
RCC_BDCR_LSERDY	stm32f051x8.h	3757;"	d
RCC_BDCR_LSERDY_Msk	stm32f051x8.h	3756;"	d
RCC_BDCR_LSERDY_Pos	stm32f051x8.h	3755;"	d
RCC_BDCR_RTCEN	stm32f051x8.h	3782;"	d
RCC_BDCR_RTCEN_Msk	stm32f051x8.h	3781;"	d
RCC_BDCR_RTCEN_Pos	stm32f051x8.h	3780;"	d
RCC_BDCR_RTCSEL	stm32f051x8.h	3770;"	d
RCC_BDCR_RTCSEL_0	stm32f051x8.h	3771;"	d
RCC_BDCR_RTCSEL_1	stm32f051x8.h	3772;"	d
RCC_BDCR_RTCSEL_HSE	stm32f051x8.h	3778;"	d
RCC_BDCR_RTCSEL_LSE	stm32f051x8.h	3776;"	d
RCC_BDCR_RTCSEL_LSI	stm32f051x8.h	3777;"	d
RCC_BDCR_RTCSEL_Msk	stm32f051x8.h	3769;"	d
RCC_BDCR_RTCSEL_NOCLOCK	stm32f051x8.h	3775;"	d
RCC_BDCR_RTCSEL_Pos	stm32f051x8.h	3768;"	d
RCC_CFGR2_PREDIV	stm32f051x8.h	3852;"	d
RCC_CFGR2_PREDIV_0	stm32f051x8.h	3853;"	d
RCC_CFGR2_PREDIV_1	stm32f051x8.h	3854;"	d
RCC_CFGR2_PREDIV_2	stm32f051x8.h	3855;"	d
RCC_CFGR2_PREDIV_3	stm32f051x8.h	3856;"	d
RCC_CFGR2_PREDIV_DIV1	stm32f051x8.h	3858;"	d
RCC_CFGR2_PREDIV_DIV10	stm32f051x8.h	3867;"	d
RCC_CFGR2_PREDIV_DIV11	stm32f051x8.h	3868;"	d
RCC_CFGR2_PREDIV_DIV12	stm32f051x8.h	3869;"	d
RCC_CFGR2_PREDIV_DIV13	stm32f051x8.h	3870;"	d
RCC_CFGR2_PREDIV_DIV14	stm32f051x8.h	3871;"	d
RCC_CFGR2_PREDIV_DIV15	stm32f051x8.h	3872;"	d
RCC_CFGR2_PREDIV_DIV16	stm32f051x8.h	3873;"	d
RCC_CFGR2_PREDIV_DIV2	stm32f051x8.h	3859;"	d
RCC_CFGR2_PREDIV_DIV3	stm32f051x8.h	3860;"	d
RCC_CFGR2_PREDIV_DIV4	stm32f051x8.h	3861;"	d
RCC_CFGR2_PREDIV_DIV5	stm32f051x8.h	3862;"	d
RCC_CFGR2_PREDIV_DIV6	stm32f051x8.h	3863;"	d
RCC_CFGR2_PREDIV_DIV7	stm32f051x8.h	3864;"	d
RCC_CFGR2_PREDIV_DIV8	stm32f051x8.h	3865;"	d
RCC_CFGR2_PREDIV_DIV9	stm32f051x8.h	3866;"	d
RCC_CFGR2_PREDIV_Msk	stm32f051x8.h	3851;"	d
RCC_CFGR2_PREDIV_Pos	stm32f051x8.h	3850;"	d
RCC_CFGR3_CECSW	stm32f051x8.h	3901;"	d
RCC_CFGR3_CECSW_HSI_DIV244	stm32f051x8.h	3903;"	d
RCC_CFGR3_CECSW_LSE	stm32f051x8.h	3906;"	d
RCC_CFGR3_CECSW_LSE_Msk	stm32f051x8.h	3905;"	d
RCC_CFGR3_CECSW_LSE_Pos	stm32f051x8.h	3904;"	d
RCC_CFGR3_CECSW_Msk	stm32f051x8.h	3900;"	d
RCC_CFGR3_CECSW_Pos	stm32f051x8.h	3899;"	d
RCC_CFGR3_I2C1SW	stm32f051x8.h	3891;"	d
RCC_CFGR3_I2C1SW_HSI	stm32f051x8.h	3893;"	d
RCC_CFGR3_I2C1SW_Msk	stm32f051x8.h	3890;"	d
RCC_CFGR3_I2C1SW_Pos	stm32f051x8.h	3889;"	d
RCC_CFGR3_I2C1SW_SYSCLK	stm32f051x8.h	3896;"	d
RCC_CFGR3_I2C1SW_SYSCLK_Msk	stm32f051x8.h	3895;"	d
RCC_CFGR3_I2C1SW_SYSCLK_Pos	stm32f051x8.h	3894;"	d
RCC_CFGR3_USART1SW	stm32f051x8.h	3879;"	d
RCC_CFGR3_USART1SW_0	stm32f051x8.h	3880;"	d
RCC_CFGR3_USART1SW_1	stm32f051x8.h	3881;"	d
RCC_CFGR3_USART1SW_HSI	stm32f051x8.h	3886;"	d
RCC_CFGR3_USART1SW_LSE	stm32f051x8.h	3885;"	d
RCC_CFGR3_USART1SW_Msk	stm32f051x8.h	3878;"	d
RCC_CFGR3_USART1SW_PCLK	stm32f051x8.h	3883;"	d
RCC_CFGR3_USART1SW_Pos	stm32f051x8.h	3877;"	d
RCC_CFGR3_USART1SW_SYSCLK	stm32f051x8.h	3884;"	d
RCC_CFGR_ADCPRE	stm32f051x8.h	3439;"	d
RCC_CFGR_ADCPRE_DIV2	stm32f051x8.h	3441;"	d
RCC_CFGR_ADCPRE_DIV4	stm32f051x8.h	3442;"	d
RCC_CFGR_ADCPRE_Msk	stm32f051x8.h	3438;"	d
RCC_CFGR_ADCPRE_Pos	stm32f051x8.h	3437;"	d
RCC_CFGR_HPRE	stm32f051x8.h	3398;"	d
RCC_CFGR_HPRE_0	stm32f051x8.h	3399;"	d
RCC_CFGR_HPRE_1	stm32f051x8.h	3400;"	d
RCC_CFGR_HPRE_2	stm32f051x8.h	3401;"	d
RCC_CFGR_HPRE_3	stm32f051x8.h	3402;"	d
RCC_CFGR_HPRE_DIV1	stm32f051x8.h	3404;"	d
RCC_CFGR_HPRE_DIV128	stm32f051x8.h	3410;"	d
RCC_CFGR_HPRE_DIV16	stm32f051x8.h	3408;"	d
RCC_CFGR_HPRE_DIV2	stm32f051x8.h	3405;"	d
RCC_CFGR_HPRE_DIV256	stm32f051x8.h	3411;"	d
RCC_CFGR_HPRE_DIV4	stm32f051x8.h	3406;"	d
RCC_CFGR_HPRE_DIV512	stm32f051x8.h	3412;"	d
RCC_CFGR_HPRE_DIV64	stm32f051x8.h	3409;"	d
RCC_CFGR_HPRE_DIV8	stm32f051x8.h	3407;"	d
RCC_CFGR_HPRE_Msk	stm32f051x8.h	3397;"	d
RCC_CFGR_HPRE_Pos	stm32f051x8.h	3396;"	d
RCC_CFGR_MCO	stm32f051x8.h	3484;"	d
RCC_CFGR_MCOSEL	stm32f051x8.h	3499;"	d
RCC_CFGR_MCOSEL_0	stm32f051x8.h	3500;"	d
RCC_CFGR_MCOSEL_1	stm32f051x8.h	3501;"	d
RCC_CFGR_MCOSEL_2	stm32f051x8.h	3502;"	d
RCC_CFGR_MCOSEL_HSE	stm32f051x8.h	3509;"	d
RCC_CFGR_MCOSEL_HSI	stm32f051x8.h	3508;"	d
RCC_CFGR_MCOSEL_HSI14	stm32f051x8.h	3504;"	d
RCC_CFGR_MCOSEL_LSE	stm32f051x8.h	3506;"	d
RCC_CFGR_MCOSEL_LSI	stm32f051x8.h	3505;"	d
RCC_CFGR_MCOSEL_NOCLOCK	stm32f051x8.h	3503;"	d
RCC_CFGR_MCOSEL_PLL_DIV2	stm32f051x8.h	3510;"	d
RCC_CFGR_MCOSEL_SYSCLK	stm32f051x8.h	3507;"	d
RCC_CFGR_MCO_0	stm32f051x8.h	3485;"	d
RCC_CFGR_MCO_1	stm32f051x8.h	3486;"	d
RCC_CFGR_MCO_2	stm32f051x8.h	3487;"	d
RCC_CFGR_MCO_HSE	stm32f051x8.h	3495;"	d
RCC_CFGR_MCO_HSI	stm32f051x8.h	3494;"	d
RCC_CFGR_MCO_HSI14	stm32f051x8.h	3490;"	d
RCC_CFGR_MCO_LSE	stm32f051x8.h	3492;"	d
RCC_CFGR_MCO_LSI	stm32f051x8.h	3491;"	d
RCC_CFGR_MCO_Msk	stm32f051x8.h	3483;"	d
RCC_CFGR_MCO_NOCLOCK	stm32f051x8.h	3489;"	d
RCC_CFGR_MCO_PLL	stm32f051x8.h	3496;"	d
RCC_CFGR_MCO_Pos	stm32f051x8.h	3482;"	d
RCC_CFGR_MCO_SYSCLK	stm32f051x8.h	3493;"	d
RCC_CFGR_PLLMUL	stm32f051x8.h	3459;"	d
RCC_CFGR_PLLMUL10	stm32f051x8.h	3473;"	d
RCC_CFGR_PLLMUL11	stm32f051x8.h	3474;"	d
RCC_CFGR_PLLMUL12	stm32f051x8.h	3475;"	d
RCC_CFGR_PLLMUL13	stm32f051x8.h	3476;"	d
RCC_CFGR_PLLMUL14	stm32f051x8.h	3477;"	d
RCC_CFGR_PLLMUL15	stm32f051x8.h	3478;"	d
RCC_CFGR_PLLMUL16	stm32f051x8.h	3479;"	d
RCC_CFGR_PLLMUL2	stm32f051x8.h	3465;"	d
RCC_CFGR_PLLMUL3	stm32f051x8.h	3466;"	d
RCC_CFGR_PLLMUL4	stm32f051x8.h	3467;"	d
RCC_CFGR_PLLMUL5	stm32f051x8.h	3468;"	d
RCC_CFGR_PLLMUL6	stm32f051x8.h	3469;"	d
RCC_CFGR_PLLMUL7	stm32f051x8.h	3470;"	d
RCC_CFGR_PLLMUL8	stm32f051x8.h	3471;"	d
RCC_CFGR_PLLMUL9	stm32f051x8.h	3472;"	d
RCC_CFGR_PLLMUL_0	stm32f051x8.h	3460;"	d
RCC_CFGR_PLLMUL_1	stm32f051x8.h	3461;"	d
RCC_CFGR_PLLMUL_2	stm32f051x8.h	3462;"	d
RCC_CFGR_PLLMUL_3	stm32f051x8.h	3463;"	d
RCC_CFGR_PLLMUL_Msk	stm32f051x8.h	3458;"	d
RCC_CFGR_PLLMUL_Pos	stm32f051x8.h	3457;"	d
RCC_CFGR_PLLSRC	stm32f051x8.h	3446;"	d
RCC_CFGR_PLLSRC_HSE_PREDIV	stm32f051x8.h	3448;"	d
RCC_CFGR_PLLSRC_HSI_DIV2	stm32f051x8.h	3447;"	d
RCC_CFGR_PLLSRC_Msk	stm32f051x8.h	3445;"	d
RCC_CFGR_PLLSRC_Pos	stm32f051x8.h	3444;"	d
RCC_CFGR_PLLXTPRE	stm32f051x8.h	3452;"	d
RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1	stm32f051x8.h	3453;"	d
RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2	stm32f051x8.h	3454;"	d
RCC_CFGR_PLLXTPRE_Msk	stm32f051x8.h	3451;"	d
RCC_CFGR_PLLXTPRE_Pos	stm32f051x8.h	3450;"	d
RCC_CFGR_PPRE	stm32f051x8.h	3417;"	d
RCC_CFGR_PPRE_0	stm32f051x8.h	3418;"	d
RCC_CFGR_PPRE_1	stm32f051x8.h	3419;"	d
RCC_CFGR_PPRE_2	stm32f051x8.h	3420;"	d
RCC_CFGR_PPRE_DIV1	stm32f051x8.h	3422;"	d
RCC_CFGR_PPRE_DIV16	stm32f051x8.h	3434;"	d
RCC_CFGR_PPRE_DIV16_Msk	stm32f051x8.h	3433;"	d
RCC_CFGR_PPRE_DIV16_Pos	stm32f051x8.h	3432;"	d
RCC_CFGR_PPRE_DIV2	stm32f051x8.h	3425;"	d
RCC_CFGR_PPRE_DIV2_Msk	stm32f051x8.h	3424;"	d
RCC_CFGR_PPRE_DIV2_Pos	stm32f051x8.h	3423;"	d
RCC_CFGR_PPRE_DIV4	stm32f051x8.h	3428;"	d
RCC_CFGR_PPRE_DIV4_Msk	stm32f051x8.h	3427;"	d
RCC_CFGR_PPRE_DIV4_Pos	stm32f051x8.h	3426;"	d
RCC_CFGR_PPRE_DIV8	stm32f051x8.h	3431;"	d
RCC_CFGR_PPRE_DIV8_Msk	stm32f051x8.h	3430;"	d
RCC_CFGR_PPRE_DIV8_Pos	stm32f051x8.h	3429;"	d
RCC_CFGR_PPRE_Msk	stm32f051x8.h	3416;"	d
RCC_CFGR_PPRE_Pos	stm32f051x8.h	3415;"	d
RCC_CFGR_SW	stm32f051x8.h	3376;"	d
RCC_CFGR_SWS	stm32f051x8.h	3387;"	d
RCC_CFGR_SWS_0	stm32f051x8.h	3388;"	d
RCC_CFGR_SWS_1	stm32f051x8.h	3389;"	d
RCC_CFGR_SWS_HSE	stm32f051x8.h	3392;"	d
RCC_CFGR_SWS_HSI	stm32f051x8.h	3391;"	d
RCC_CFGR_SWS_Msk	stm32f051x8.h	3386;"	d
RCC_CFGR_SWS_PLL	stm32f051x8.h	3393;"	d
RCC_CFGR_SWS_Pos	stm32f051x8.h	3385;"	d
RCC_CFGR_SW_0	stm32f051x8.h	3377;"	d
RCC_CFGR_SW_1	stm32f051x8.h	3378;"	d
RCC_CFGR_SW_HSE	stm32f051x8.h	3381;"	d
RCC_CFGR_SW_HSI	stm32f051x8.h	3380;"	d
RCC_CFGR_SW_Msk	stm32f051x8.h	3375;"	d
RCC_CFGR_SW_PLL	stm32f051x8.h	3382;"	d
RCC_CFGR_SW_Pos	stm32f051x8.h	3374;"	d
RCC_CIR_CSSC	stm32f051x8.h	3572;"	d
RCC_CIR_CSSC_Msk	stm32f051x8.h	3571;"	d
RCC_CIR_CSSC_Pos	stm32f051x8.h	3570;"	d
RCC_CIR_CSSF	stm32f051x8.h	3533;"	d
RCC_CIR_CSSF_Msk	stm32f051x8.h	3532;"	d
RCC_CIR_CSSF_Pos	stm32f051x8.h	3531;"	d
RCC_CIR_HSERDYC	stm32f051x8.h	3563;"	d
RCC_CIR_HSERDYC_Msk	stm32f051x8.h	3562;"	d
RCC_CIR_HSERDYC_Pos	stm32f051x8.h	3561;"	d
RCC_CIR_HSERDYF	stm32f051x8.h	3524;"	d
RCC_CIR_HSERDYF_Msk	stm32f051x8.h	3523;"	d
RCC_CIR_HSERDYF_Pos	stm32f051x8.h	3522;"	d
RCC_CIR_HSERDYIE	stm32f051x8.h	3545;"	d
RCC_CIR_HSERDYIE_Msk	stm32f051x8.h	3544;"	d
RCC_CIR_HSERDYIE_Pos	stm32f051x8.h	3543;"	d
RCC_CIR_HSI14RDYC	stm32f051x8.h	3569;"	d
RCC_CIR_HSI14RDYC_Msk	stm32f051x8.h	3568;"	d
RCC_CIR_HSI14RDYC_Pos	stm32f051x8.h	3567;"	d
RCC_CIR_HSI14RDYF	stm32f051x8.h	3530;"	d
RCC_CIR_HSI14RDYF_Msk	stm32f051x8.h	3529;"	d
RCC_CIR_HSI14RDYF_Pos	stm32f051x8.h	3528;"	d
RCC_CIR_HSI14RDYIE	stm32f051x8.h	3551;"	d
RCC_CIR_HSI14RDYIE_Msk	stm32f051x8.h	3550;"	d
RCC_CIR_HSI14RDYIE_Pos	stm32f051x8.h	3549;"	d
RCC_CIR_HSIRDYC	stm32f051x8.h	3560;"	d
RCC_CIR_HSIRDYC_Msk	stm32f051x8.h	3559;"	d
RCC_CIR_HSIRDYC_Pos	stm32f051x8.h	3558;"	d
RCC_CIR_HSIRDYF	stm32f051x8.h	3521;"	d
RCC_CIR_HSIRDYF_Msk	stm32f051x8.h	3520;"	d
RCC_CIR_HSIRDYF_Pos	stm32f051x8.h	3519;"	d
RCC_CIR_HSIRDYIE	stm32f051x8.h	3542;"	d
RCC_CIR_HSIRDYIE_Msk	stm32f051x8.h	3541;"	d
RCC_CIR_HSIRDYIE_Pos	stm32f051x8.h	3540;"	d
RCC_CIR_LSERDYC	stm32f051x8.h	3557;"	d
RCC_CIR_LSERDYC_Msk	stm32f051x8.h	3556;"	d
RCC_CIR_LSERDYC_Pos	stm32f051x8.h	3555;"	d
RCC_CIR_LSERDYF	stm32f051x8.h	3518;"	d
RCC_CIR_LSERDYF_Msk	stm32f051x8.h	3517;"	d
RCC_CIR_LSERDYF_Pos	stm32f051x8.h	3516;"	d
RCC_CIR_LSERDYIE	stm32f051x8.h	3539;"	d
RCC_CIR_LSERDYIE_Msk	stm32f051x8.h	3538;"	d
RCC_CIR_LSERDYIE_Pos	stm32f051x8.h	3537;"	d
RCC_CIR_LSIRDYC	stm32f051x8.h	3554;"	d
RCC_CIR_LSIRDYC_Msk	stm32f051x8.h	3553;"	d
RCC_CIR_LSIRDYC_Pos	stm32f051x8.h	3552;"	d
RCC_CIR_LSIRDYF	stm32f051x8.h	3515;"	d
RCC_CIR_LSIRDYF_Msk	stm32f051x8.h	3514;"	d
RCC_CIR_LSIRDYF_Pos	stm32f051x8.h	3513;"	d
RCC_CIR_LSIRDYIE	stm32f051x8.h	3536;"	d
RCC_CIR_LSIRDYIE_Msk	stm32f051x8.h	3535;"	d
RCC_CIR_LSIRDYIE_Pos	stm32f051x8.h	3534;"	d
RCC_CIR_PLLRDYC	stm32f051x8.h	3566;"	d
RCC_CIR_PLLRDYC_Msk	stm32f051x8.h	3565;"	d
RCC_CIR_PLLRDYC_Pos	stm32f051x8.h	3564;"	d
RCC_CIR_PLLRDYF	stm32f051x8.h	3527;"	d
RCC_CIR_PLLRDYF_Msk	stm32f051x8.h	3526;"	d
RCC_CIR_PLLRDYF_Pos	stm32f051x8.h	3525;"	d
RCC_CIR_PLLRDYIE	stm32f051x8.h	3548;"	d
RCC_CIR_PLLRDYIE_Msk	stm32f051x8.h	3547;"	d
RCC_CIR_PLLRDYIE_Pos	stm32f051x8.h	3546;"	d
RCC_CR2_HSI14CAL	stm32f051x8.h	3923;"	d
RCC_CR2_HSI14CAL_Msk	stm32f051x8.h	3922;"	d
RCC_CR2_HSI14CAL_Pos	stm32f051x8.h	3921;"	d
RCC_CR2_HSI14DIS	stm32f051x8.h	3917;"	d
RCC_CR2_HSI14DIS_Msk	stm32f051x8.h	3916;"	d
RCC_CR2_HSI14DIS_Pos	stm32f051x8.h	3915;"	d
RCC_CR2_HSI14ON	stm32f051x8.h	3911;"	d
RCC_CR2_HSI14ON_Msk	stm32f051x8.h	3910;"	d
RCC_CR2_HSI14ON_Pos	stm32f051x8.h	3909;"	d
RCC_CR2_HSI14RDY	stm32f051x8.h	3914;"	d
RCC_CR2_HSI14RDY_Msk	stm32f051x8.h	3913;"	d
RCC_CR2_HSI14RDY_Pos	stm32f051x8.h	3912;"	d
RCC_CR2_HSI14TRIM	stm32f051x8.h	3920;"	d
RCC_CR2_HSI14TRIM_Msk	stm32f051x8.h	3919;"	d
RCC_CR2_HSI14TRIM_Pos	stm32f051x8.h	3918;"	d
RCC_CRS_IRQHandler	stm32f051x8.h	6773;"	d
RCC_CRS_IRQn	stm32f051x8.h	6761;"	d
RCC_CR_CSSON	stm32f051x8.h	3364;"	d
RCC_CR_CSSON_Msk	stm32f051x8.h	3363;"	d
RCC_CR_CSSON_Pos	stm32f051x8.h	3362;"	d
RCC_CR_HSEBYP	stm32f051x8.h	3361;"	d
RCC_CR_HSEBYP_Msk	stm32f051x8.h	3360;"	d
RCC_CR_HSEBYP_Pos	stm32f051x8.h	3359;"	d
RCC_CR_HSEON	stm32f051x8.h	3355;"	d
RCC_CR_HSEON_Msk	stm32f051x8.h	3354;"	d
RCC_CR_HSEON_Pos	stm32f051x8.h	3353;"	d
RCC_CR_HSERDY	stm32f051x8.h	3358;"	d
RCC_CR_HSERDY_Msk	stm32f051x8.h	3357;"	d
RCC_CR_HSERDY_Pos	stm32f051x8.h	3356;"	d
RCC_CR_HSICAL	stm32f051x8.h	3343;"	d
RCC_CR_HSICAL_0	stm32f051x8.h	3344;"	d
RCC_CR_HSICAL_1	stm32f051x8.h	3345;"	d
RCC_CR_HSICAL_2	stm32f051x8.h	3346;"	d
RCC_CR_HSICAL_3	stm32f051x8.h	3347;"	d
RCC_CR_HSICAL_4	stm32f051x8.h	3348;"	d
RCC_CR_HSICAL_5	stm32f051x8.h	3349;"	d
RCC_CR_HSICAL_6	stm32f051x8.h	3350;"	d
RCC_CR_HSICAL_7	stm32f051x8.h	3351;"	d
RCC_CR_HSICAL_Msk	stm32f051x8.h	3342;"	d
RCC_CR_HSICAL_Pos	stm32f051x8.h	3341;"	d
RCC_CR_HSION	stm32f051x8.h	3327;"	d
RCC_CR_HSION_Msk	stm32f051x8.h	3326;"	d
RCC_CR_HSION_Pos	stm32f051x8.h	3325;"	d
RCC_CR_HSIRDY	stm32f051x8.h	3330;"	d
RCC_CR_HSIRDY_Msk	stm32f051x8.h	3329;"	d
RCC_CR_HSIRDY_Pos	stm32f051x8.h	3328;"	d
RCC_CR_HSITRIM	stm32f051x8.h	3334;"	d
RCC_CR_HSITRIM_0	stm32f051x8.h	3335;"	d
RCC_CR_HSITRIM_1	stm32f051x8.h	3336;"	d
RCC_CR_HSITRIM_2	stm32f051x8.h	3337;"	d
RCC_CR_HSITRIM_3	stm32f051x8.h	3338;"	d
RCC_CR_HSITRIM_4	stm32f051x8.h	3339;"	d
RCC_CR_HSITRIM_Msk	stm32f051x8.h	3333;"	d
RCC_CR_HSITRIM_Pos	stm32f051x8.h	3332;"	d
RCC_CR_PLLON	stm32f051x8.h	3367;"	d
RCC_CR_PLLON_Msk	stm32f051x8.h	3366;"	d
RCC_CR_PLLON_Pos	stm32f051x8.h	3365;"	d
RCC_CR_PLLRDY	stm32f051x8.h	3370;"	d
RCC_CR_PLLRDY_Msk	stm32f051x8.h	3369;"	d
RCC_CR_PLLRDY_Pos	stm32f051x8.h	3368;"	d
RCC_CSR_IWDGRSTF	stm32f051x8.h	3814;"	d
RCC_CSR_IWDGRSTF_Msk	stm32f051x8.h	3813;"	d
RCC_CSR_IWDGRSTF_Pos	stm32f051x8.h	3812;"	d
RCC_CSR_LPWRRSTF	stm32f051x8.h	3820;"	d
RCC_CSR_LPWRRSTF_Msk	stm32f051x8.h	3819;"	d
RCC_CSR_LPWRRSTF_Pos	stm32f051x8.h	3818;"	d
RCC_CSR_LSION	stm32f051x8.h	3790;"	d
RCC_CSR_LSION_Msk	stm32f051x8.h	3789;"	d
RCC_CSR_LSION_Pos	stm32f051x8.h	3788;"	d
RCC_CSR_LSIRDY	stm32f051x8.h	3793;"	d
RCC_CSR_LSIRDY_Msk	stm32f051x8.h	3792;"	d
RCC_CSR_LSIRDY_Pos	stm32f051x8.h	3791;"	d
RCC_CSR_OBL	stm32f051x8.h	3823;"	d
RCC_CSR_OBLRSTF	stm32f051x8.h	3802;"	d
RCC_CSR_OBLRSTF_Msk	stm32f051x8.h	3801;"	d
RCC_CSR_OBLRSTF_Pos	stm32f051x8.h	3800;"	d
RCC_CSR_PINRSTF	stm32f051x8.h	3805;"	d
RCC_CSR_PINRSTF_Msk	stm32f051x8.h	3804;"	d
RCC_CSR_PINRSTF_Pos	stm32f051x8.h	3803;"	d
RCC_CSR_PORRSTF	stm32f051x8.h	3808;"	d
RCC_CSR_PORRSTF_Msk	stm32f051x8.h	3807;"	d
RCC_CSR_PORRSTF_Pos	stm32f051x8.h	3806;"	d
RCC_CSR_RMVF	stm32f051x8.h	3799;"	d
RCC_CSR_RMVF_Msk	stm32f051x8.h	3798;"	d
RCC_CSR_RMVF_Pos	stm32f051x8.h	3797;"	d
RCC_CSR_SFTRSTF	stm32f051x8.h	3811;"	d
RCC_CSR_SFTRSTF_Msk	stm32f051x8.h	3810;"	d
RCC_CSR_SFTRSTF_Pos	stm32f051x8.h	3809;"	d
RCC_CSR_V18PWRRSTF	stm32f051x8.h	3796;"	d
RCC_CSR_V18PWRRSTF_Msk	stm32f051x8.h	3795;"	d
RCC_CSR_V18PWRRSTF_Pos	stm32f051x8.h	3794;"	d
RCC_CSR_WWDGRSTF	stm32f051x8.h	3817;"	d
RCC_CSR_WWDGRSTF_Msk	stm32f051x8.h	3816;"	d
RCC_CSR_WWDGRSTF_Pos	stm32f051x8.h	3815;"	d
RCC_IRQn	stm32f051x8.h	/^  RCC_IRQn                    = 4,      \/*!< RCC global Interrupt                                            *\/$/;"	e	enum:__anon5
RCC_POSITION_HPRE	stm32f0xx_ll_rcc.h	74;"	d
RCC_POSITION_HSI14CAL	stm32f0xx_ll_rcc.h	80;"	d
RCC_POSITION_HSI14TRIM	stm32f0xx_ll_rcc.h	79;"	d
RCC_POSITION_HSI48CAL	stm32f0xx_ll_rcc.h	82;"	d
RCC_POSITION_HSICAL	stm32f0xx_ll_rcc.h	77;"	d
RCC_POSITION_HSITRIM	stm32f0xx_ll_rcc.h	78;"	d
RCC_POSITION_PLLMUL	stm32f0xx_ll_rcc.h	76;"	d
RCC_POSITION_PPRE1	stm32f0xx_ll_rcc.h	75;"	d
RCC_POSITION_USART1SW	stm32f0xx_ll_rcc.h	84;"	d
RCC_POSITION_USART2SW	stm32f0xx_ll_rcc.h	85;"	d
RCC_POSITION_USART3SW	stm32f0xx_ll_rcc.h	86;"	d
RCC_TypeDef	stm32f051x8.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon25
RCR	stm32f051x8.h	/^  __IO uint32_t RCR;             \/*!< TIM  repetition counter register,            Address offset: 0x30 *\/$/;"	m	struct:__anon28
RDP	stm32f051x8.h	/^  __IO uint16_t RDP;          \/*!< FLASH option byte Read protection,             Address offset: 0x00 *\/$/;"	m	struct:__anon19
RDR	stm32f051x8.h	/^  __IO uint16_t RDR;    \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	m	struct:__anon30
READ_BIT	stm32f0xx.h	206;"	d
READ_REG	stm32f0xx.h	212;"	d
RESERVED	stm32f051x8.h	/^       uint32_t RESERVED;    \/*!< Reserved,                                                                  0x04 *\/$/;"	m	struct:__anon21
RESERVED	stm32f051x8.h	/^  __IO uint32_t RESERVED;     \/*!< Reserved,                                                     0x18 *\/$/;"	m	struct:__anon18
RESERVED0	core_cm0.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon49
RESERVED0	core_cm0.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon48
RESERVED0	stm32f051x8.h	/^  uint8_t       RESERVED0;   \/*!< Reserved,                                                    0x05 *\/$/;"	m	struct:__anon12
RESERVED1	core_cm0.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon49
RESERVED1	stm32f051x8.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                                      0x18 *\/$/;"	m	struct:__anon6
RESERVED1	stm32f051x8.h	/^       uint32_t RESERVED1;  \/*!< Reserved,                                                  Address offset: 0x14 *\/$/;"	m	struct:__anon26
RESERVED1	stm32f051x8.h	/^       uint32_t RESERVED1; \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon29
RESERVED1	stm32f051x8.h	/^  uint16_t      RESERVED1;   \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon12
RESERVED1	stm32f051x8.h	/^  uint16_t  RESERVED1;  \/*!< Reserved, 0x26                                                 *\/$/;"	m	struct:__anon30
RESERVED1	stm32f051x8.h	/^  uint32_t      RESERVED1[6]; \/*!< Reserved,                                                 Address offset: 0x14 to 0x28  *\/$/;"	m	struct:__anon13
RESERVED2	core_cm0.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon48
RESERVED2	stm32f051x8.h	/^       uint32_t RESERVED2;    \/*!< Reserved,                                                      0x1C *\/$/;"	m	struct:__anon6
RESERVED2	stm32f051x8.h	/^       uint32_t RESERVED2;  \/*!< Reserved,                                                  Address offset: 0x18 *\/$/;"	m	struct:__anon26
RESERVED2	stm32f051x8.h	/^       uint32_t RESERVED2; \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	m	struct:__anon29
RESERVED2	stm32f051x8.h	/^  uint16_t  RESERVED2;  \/*!< Reserved, 0x2A                                                 *\/$/;"	m	struct:__anon30
RESERVED2	stm32f051x8.h	/^  uint32_t      RESERVED2;    \/*!< Reserved,                                                 Address offset: 0x30 *\/$/;"	m	struct:__anon13
RESERVED2	stm32f051x8.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                    0x0C *\/$/;"	m	struct:__anon12
RESERVED3	core_cm0.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon48
RESERVED3	stm32f051x8.h	/^       uint32_t RESERVED3;    \/*!< Reserved,                                                      0x24 *\/$/;"	m	struct:__anon6
RESERVED3	stm32f051x8.h	/^       uint32_t RESERVED3;  \/*!< Reserved,                                                  Address offset: 0x20 *\/$/;"	m	struct:__anon26
RESERVED3	stm32f051x8.h	/^       uint32_t RESERVED3; \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	m	struct:__anon29
RESERVED3	stm32f051x8.h	/^  __IO uint32_t RESERVED3;   \/*!< Reserved,                                                    0x14 *\/$/;"	m	struct:__anon12
RESERVED4	core_cm0.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon48
RESERVED4	stm32f051x8.h	/^       uint32_t RESERVED4;  \/*!< Reserved,                                                  Address offset: 0x48 *\/$/;"	m	struct:__anon26
RESERVED4	stm32f051x8.h	/^       uint32_t RESERVED4; \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	m	struct:__anon29
RESERVED4	stm32f051x8.h	/^       uint32_t RESERVED4[5]; \/*!< Reserved,                                                      0x2C *\/$/;"	m	struct:__anon6
RESERVED5	stm32f051x8.h	/^       uint32_t RESERVED5;  \/*!< Reserved,                                                  Address offset: 0x4C *\/$/;"	m	struct:__anon26
RESET	stm32f0xx.h	/^  RESET = 0, $/;"	e	enum:__anon53
RLR	stm32f051x8.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon23
RQR	stm32f051x8.h	/^  __IO uint32_t RQR;    \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon30
RSERVED1	core_cm0.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon48
RTC	stm32f051x8.h	609;"	d
RTC_ALRMAR_DT	stm32f051x8.h	4133;"	d
RTC_ALRMAR_DT_0	stm32f051x8.h	4134;"	d
RTC_ALRMAR_DT_1	stm32f051x8.h	4135;"	d
RTC_ALRMAR_DT_Msk	stm32f051x8.h	4132;"	d
RTC_ALRMAR_DT_Pos	stm32f051x8.h	4131;"	d
RTC_ALRMAR_DU	stm32f051x8.h	4138;"	d
RTC_ALRMAR_DU_0	stm32f051x8.h	4139;"	d
RTC_ALRMAR_DU_1	stm32f051x8.h	4140;"	d
RTC_ALRMAR_DU_2	stm32f051x8.h	4141;"	d
RTC_ALRMAR_DU_3	stm32f051x8.h	4142;"	d
RTC_ALRMAR_DU_Msk	stm32f051x8.h	4137;"	d
RTC_ALRMAR_DU_Pos	stm32f051x8.h	4136;"	d
RTC_ALRMAR_HT	stm32f051x8.h	4151;"	d
RTC_ALRMAR_HT_0	stm32f051x8.h	4152;"	d
RTC_ALRMAR_HT_1	stm32f051x8.h	4153;"	d
RTC_ALRMAR_HT_Msk	stm32f051x8.h	4150;"	d
RTC_ALRMAR_HT_Pos	stm32f051x8.h	4149;"	d
RTC_ALRMAR_HU	stm32f051x8.h	4156;"	d
RTC_ALRMAR_HU_0	stm32f051x8.h	4157;"	d
RTC_ALRMAR_HU_1	stm32f051x8.h	4158;"	d
RTC_ALRMAR_HU_2	stm32f051x8.h	4159;"	d
RTC_ALRMAR_HU_3	stm32f051x8.h	4160;"	d
RTC_ALRMAR_HU_Msk	stm32f051x8.h	4155;"	d
RTC_ALRMAR_HU_Pos	stm32f051x8.h	4154;"	d
RTC_ALRMAR_MNT	stm32f051x8.h	4166;"	d
RTC_ALRMAR_MNT_0	stm32f051x8.h	4167;"	d
RTC_ALRMAR_MNT_1	stm32f051x8.h	4168;"	d
RTC_ALRMAR_MNT_2	stm32f051x8.h	4169;"	d
RTC_ALRMAR_MNT_Msk	stm32f051x8.h	4165;"	d
RTC_ALRMAR_MNT_Pos	stm32f051x8.h	4164;"	d
RTC_ALRMAR_MNU	stm32f051x8.h	4172;"	d
RTC_ALRMAR_MNU_0	stm32f051x8.h	4173;"	d
RTC_ALRMAR_MNU_1	stm32f051x8.h	4174;"	d
RTC_ALRMAR_MNU_2	stm32f051x8.h	4175;"	d
RTC_ALRMAR_MNU_3	stm32f051x8.h	4176;"	d
RTC_ALRMAR_MNU_Msk	stm32f051x8.h	4171;"	d
RTC_ALRMAR_MNU_Pos	stm32f051x8.h	4170;"	d
RTC_ALRMAR_MSK1	stm32f051x8.h	4179;"	d
RTC_ALRMAR_MSK1_Msk	stm32f051x8.h	4178;"	d
RTC_ALRMAR_MSK1_Pos	stm32f051x8.h	4177;"	d
RTC_ALRMAR_MSK2	stm32f051x8.h	4163;"	d
RTC_ALRMAR_MSK2_Msk	stm32f051x8.h	4162;"	d
RTC_ALRMAR_MSK2_Pos	stm32f051x8.h	4161;"	d
RTC_ALRMAR_MSK3	stm32f051x8.h	4145;"	d
RTC_ALRMAR_MSK3_Msk	stm32f051x8.h	4144;"	d
RTC_ALRMAR_MSK3_Pos	stm32f051x8.h	4143;"	d
RTC_ALRMAR_MSK4	stm32f051x8.h	4127;"	d
RTC_ALRMAR_MSK4_Msk	stm32f051x8.h	4126;"	d
RTC_ALRMAR_MSK4_Pos	stm32f051x8.h	4125;"	d
RTC_ALRMAR_PM	stm32f051x8.h	4148;"	d
RTC_ALRMAR_PM_Msk	stm32f051x8.h	4147;"	d
RTC_ALRMAR_PM_Pos	stm32f051x8.h	4146;"	d
RTC_ALRMAR_ST	stm32f051x8.h	4182;"	d
RTC_ALRMAR_ST_0	stm32f051x8.h	4183;"	d
RTC_ALRMAR_ST_1	stm32f051x8.h	4184;"	d
RTC_ALRMAR_ST_2	stm32f051x8.h	4185;"	d
RTC_ALRMAR_ST_Msk	stm32f051x8.h	4181;"	d
RTC_ALRMAR_ST_Pos	stm32f051x8.h	4180;"	d
RTC_ALRMAR_SU	stm32f051x8.h	4188;"	d
RTC_ALRMAR_SU_0	stm32f051x8.h	4189;"	d
RTC_ALRMAR_SU_1	stm32f051x8.h	4190;"	d
RTC_ALRMAR_SU_2	stm32f051x8.h	4191;"	d
RTC_ALRMAR_SU_3	stm32f051x8.h	4192;"	d
RTC_ALRMAR_SU_Msk	stm32f051x8.h	4187;"	d
RTC_ALRMAR_SU_Pos	stm32f051x8.h	4186;"	d
RTC_ALRMAR_WDSEL	stm32f051x8.h	4130;"	d
RTC_ALRMAR_WDSEL_Msk	stm32f051x8.h	4129;"	d
RTC_ALRMAR_WDSEL_Pos	stm32f051x8.h	4128;"	d
RTC_ALRMASSR_MASKSS	stm32f051x8.h	4376;"	d
RTC_ALRMASSR_MASKSS_0	stm32f051x8.h	4377;"	d
RTC_ALRMASSR_MASKSS_1	stm32f051x8.h	4378;"	d
RTC_ALRMASSR_MASKSS_2	stm32f051x8.h	4379;"	d
RTC_ALRMASSR_MASKSS_3	stm32f051x8.h	4380;"	d
RTC_ALRMASSR_MASKSS_Msk	stm32f051x8.h	4375;"	d
RTC_ALRMASSR_MASKSS_Pos	stm32f051x8.h	4374;"	d
RTC_ALRMASSR_SS	stm32f051x8.h	4383;"	d
RTC_ALRMASSR_SS_Msk	stm32f051x8.h	4382;"	d
RTC_ALRMASSR_SS_Pos	stm32f051x8.h	4381;"	d
RTC_BACKUP_SUPPORT	stm32f051x8.h	3935;"	d
RTC_BASE	stm32f051x8.h	549;"	d
RTC_BKP0R	stm32f051x8.h	4388;"	d
RTC_BKP0R_Msk	stm32f051x8.h	4387;"	d
RTC_BKP0R_Pos	stm32f051x8.h	4386;"	d
RTC_BKP1R	stm32f051x8.h	4393;"	d
RTC_BKP1R_Msk	stm32f051x8.h	4392;"	d
RTC_BKP1R_Pos	stm32f051x8.h	4391;"	d
RTC_BKP2R	stm32f051x8.h	4398;"	d
RTC_BKP2R_Msk	stm32f051x8.h	4397;"	d
RTC_BKP2R_Pos	stm32f051x8.h	4396;"	d
RTC_BKP3R	stm32f051x8.h	4403;"	d
RTC_BKP3R_Msk	stm32f051x8.h	4402;"	d
RTC_BKP3R_Pos	stm32f051x8.h	4401;"	d
RTC_BKP4R	stm32f051x8.h	4408;"	d
RTC_BKP4R_Msk	stm32f051x8.h	4407;"	d
RTC_BKP4R_Pos	stm32f051x8.h	4406;"	d
RTC_BKP_NUMBER	stm32f051x8.h	4411;"	d
RTC_CALR_CALM	stm32f051x8.h	4302;"	d
RTC_CALR_CALM_0	stm32f051x8.h	4303;"	d
RTC_CALR_CALM_1	stm32f051x8.h	4304;"	d
RTC_CALR_CALM_2	stm32f051x8.h	4305;"	d
RTC_CALR_CALM_3	stm32f051x8.h	4306;"	d
RTC_CALR_CALM_4	stm32f051x8.h	4307;"	d
RTC_CALR_CALM_5	stm32f051x8.h	4308;"	d
RTC_CALR_CALM_6	stm32f051x8.h	4309;"	d
RTC_CALR_CALM_7	stm32f051x8.h	4310;"	d
RTC_CALR_CALM_8	stm32f051x8.h	4311;"	d
RTC_CALR_CALM_Msk	stm32f051x8.h	4301;"	d
RTC_CALR_CALM_Pos	stm32f051x8.h	4300;"	d
RTC_CALR_CALP	stm32f051x8.h	4293;"	d
RTC_CALR_CALP_Msk	stm32f051x8.h	4292;"	d
RTC_CALR_CALP_Pos	stm32f051x8.h	4291;"	d
RTC_CALR_CALW16	stm32f051x8.h	4299;"	d
RTC_CALR_CALW16_Msk	stm32f051x8.h	4298;"	d
RTC_CALR_CALW16_Pos	stm32f051x8.h	4297;"	d
RTC_CALR_CALW8	stm32f051x8.h	4296;"	d
RTC_CALR_CALW8_Msk	stm32f051x8.h	4295;"	d
RTC_CALR_CALW8_Pos	stm32f051x8.h	4294;"	d
RTC_CR_ADD1H	stm32f051x8.h	4047;"	d
RTC_CR_ADD1H_Msk	stm32f051x8.h	4046;"	d
RTC_CR_ADD1H_Pos	stm32f051x8.h	4045;"	d
RTC_CR_ALRAE	stm32f051x8.h	4059;"	d
RTC_CR_ALRAE_Msk	stm32f051x8.h	4058;"	d
RTC_CR_ALRAE_Pos	stm32f051x8.h	4057;"	d
RTC_CR_ALRAIE	stm32f051x8.h	4053;"	d
RTC_CR_ALRAIE_Msk	stm32f051x8.h	4052;"	d
RTC_CR_ALRAIE_Pos	stm32f051x8.h	4051;"	d
RTC_CR_BCK	stm32f051x8.h	4076;"	d
RTC_CR_BCK_Msk	stm32f051x8.h	4075;"	d
RTC_CR_BCK_Pos	stm32f051x8.h	4074;"	d
RTC_CR_BKP	stm32f051x8.h	4041;"	d
RTC_CR_BKP_Msk	stm32f051x8.h	4040;"	d
RTC_CR_BKP_Pos	stm32f051x8.h	4039;"	d
RTC_CR_BYPSHAD	stm32f051x8.h	4065;"	d
RTC_CR_BYPSHAD_Msk	stm32f051x8.h	4064;"	d
RTC_CR_BYPSHAD_Pos	stm32f051x8.h	4063;"	d
RTC_CR_COE	stm32f051x8.h	4027;"	d
RTC_CR_COE_Msk	stm32f051x8.h	4026;"	d
RTC_CR_COE_Pos	stm32f051x8.h	4025;"	d
RTC_CR_COSEL	stm32f051x8.h	4038;"	d
RTC_CR_COSEL_Msk	stm32f051x8.h	4037;"	d
RTC_CR_COSEL_Pos	stm32f051x8.h	4036;"	d
RTC_CR_FMT	stm32f051x8.h	4062;"	d
RTC_CR_FMT_Msk	stm32f051x8.h	4061;"	d
RTC_CR_FMT_Pos	stm32f051x8.h	4060;"	d
RTC_CR_OSEL	stm32f051x8.h	4030;"	d
RTC_CR_OSEL_0	stm32f051x8.h	4031;"	d
RTC_CR_OSEL_1	stm32f051x8.h	4032;"	d
RTC_CR_OSEL_Msk	stm32f051x8.h	4029;"	d
RTC_CR_OSEL_Pos	stm32f051x8.h	4028;"	d
RTC_CR_POL	stm32f051x8.h	4035;"	d
RTC_CR_POL_Msk	stm32f051x8.h	4034;"	d
RTC_CR_POL_Pos	stm32f051x8.h	4033;"	d
RTC_CR_REFCKON	stm32f051x8.h	4068;"	d
RTC_CR_REFCKON_Msk	stm32f051x8.h	4067;"	d
RTC_CR_REFCKON_Pos	stm32f051x8.h	4066;"	d
RTC_CR_SUB1H	stm32f051x8.h	4044;"	d
RTC_CR_SUB1H_Msk	stm32f051x8.h	4043;"	d
RTC_CR_SUB1H_Pos	stm32f051x8.h	4042;"	d
RTC_CR_TSE	stm32f051x8.h	4056;"	d
RTC_CR_TSEDGE	stm32f051x8.h	4071;"	d
RTC_CR_TSEDGE_Msk	stm32f051x8.h	4070;"	d
RTC_CR_TSEDGE_Pos	stm32f051x8.h	4069;"	d
RTC_CR_TSE_Msk	stm32f051x8.h	4055;"	d
RTC_CR_TSE_Pos	stm32f051x8.h	4054;"	d
RTC_CR_TSIE	stm32f051x8.h	4050;"	d
RTC_CR_TSIE_Msk	stm32f051x8.h	4049;"	d
RTC_CR_TSIE_Pos	stm32f051x8.h	4048;"	d
RTC_DR_DT	stm32f051x8.h	4013;"	d
RTC_DR_DT_0	stm32f051x8.h	4014;"	d
RTC_DR_DT_1	stm32f051x8.h	4015;"	d
RTC_DR_DT_Msk	stm32f051x8.h	4012;"	d
RTC_DR_DT_Pos	stm32f051x8.h	4011;"	d
RTC_DR_DU	stm32f051x8.h	4018;"	d
RTC_DR_DU_0	stm32f051x8.h	4019;"	d
RTC_DR_DU_1	stm32f051x8.h	4020;"	d
RTC_DR_DU_2	stm32f051x8.h	4021;"	d
RTC_DR_DU_3	stm32f051x8.h	4022;"	d
RTC_DR_DU_Msk	stm32f051x8.h	4017;"	d
RTC_DR_DU_Pos	stm32f051x8.h	4016;"	d
RTC_DR_MT	stm32f051x8.h	4003;"	d
RTC_DR_MT_Msk	stm32f051x8.h	4002;"	d
RTC_DR_MT_Pos	stm32f051x8.h	4001;"	d
RTC_DR_MU	stm32f051x8.h	4006;"	d
RTC_DR_MU_0	stm32f051x8.h	4007;"	d
RTC_DR_MU_1	stm32f051x8.h	4008;"	d
RTC_DR_MU_2	stm32f051x8.h	4009;"	d
RTC_DR_MU_3	stm32f051x8.h	4010;"	d
RTC_DR_MU_Msk	stm32f051x8.h	4005;"	d
RTC_DR_MU_Pos	stm32f051x8.h	4004;"	d
RTC_DR_WDU	stm32f051x8.h	3997;"	d
RTC_DR_WDU_0	stm32f051x8.h	3998;"	d
RTC_DR_WDU_1	stm32f051x8.h	3999;"	d
RTC_DR_WDU_2	stm32f051x8.h	4000;"	d
RTC_DR_WDU_Msk	stm32f051x8.h	3996;"	d
RTC_DR_WDU_Pos	stm32f051x8.h	3995;"	d
RTC_DR_YT	stm32f051x8.h	3983;"	d
RTC_DR_YT_0	stm32f051x8.h	3984;"	d
RTC_DR_YT_1	stm32f051x8.h	3985;"	d
RTC_DR_YT_2	stm32f051x8.h	3986;"	d
RTC_DR_YT_3	stm32f051x8.h	3987;"	d
RTC_DR_YT_Msk	stm32f051x8.h	3982;"	d
RTC_DR_YT_Pos	stm32f051x8.h	3981;"	d
RTC_DR_YU	stm32f051x8.h	3990;"	d
RTC_DR_YU_0	stm32f051x8.h	3991;"	d
RTC_DR_YU_1	stm32f051x8.h	3992;"	d
RTC_DR_YU_2	stm32f051x8.h	3993;"	d
RTC_DR_YU_3	stm32f051x8.h	3994;"	d
RTC_DR_YU_Msk	stm32f051x8.h	3989;"	d
RTC_DR_YU_Pos	stm32f051x8.h	3988;"	d
RTC_INIT_MASK	stm32f0xx_ll_rtc.h	66;"	d
RTC_IRQn	stm32f051x8.h	/^  RTC_IRQn                    = 2,      \/*!< RTC Interrupt through EXTI Lines 17, 19 and 20                  *\/$/;"	e	enum:__anon5
RTC_ISR_ALRAF	stm32f051x8.h	4096;"	d
RTC_ISR_ALRAF_Msk	stm32f051x8.h	4095;"	d
RTC_ISR_ALRAF_Pos	stm32f051x8.h	4094;"	d
RTC_ISR_ALRAWF	stm32f051x8.h	4114;"	d
RTC_ISR_ALRAWF_Msk	stm32f051x8.h	4113;"	d
RTC_ISR_ALRAWF_Pos	stm32f051x8.h	4112;"	d
RTC_ISR_INIT	stm32f051x8.h	4099;"	d
RTC_ISR_INITF	stm32f051x8.h	4102;"	d
RTC_ISR_INITF_Msk	stm32f051x8.h	4101;"	d
RTC_ISR_INITF_Pos	stm32f051x8.h	4100;"	d
RTC_ISR_INITS	stm32f051x8.h	4108;"	d
RTC_ISR_INITS_Msk	stm32f051x8.h	4107;"	d
RTC_ISR_INITS_Pos	stm32f051x8.h	4106;"	d
RTC_ISR_INIT_Msk	stm32f051x8.h	4098;"	d
RTC_ISR_INIT_Pos	stm32f051x8.h	4097;"	d
RTC_ISR_RECALPF	stm32f051x8.h	4081;"	d
RTC_ISR_RECALPF_Msk	stm32f051x8.h	4080;"	d
RTC_ISR_RECALPF_Pos	stm32f051x8.h	4079;"	d
RTC_ISR_RSF	stm32f051x8.h	4105;"	d
RTC_ISR_RSF_Msk	stm32f051x8.h	4104;"	d
RTC_ISR_RSF_Pos	stm32f051x8.h	4103;"	d
RTC_ISR_SHPF	stm32f051x8.h	4111;"	d
RTC_ISR_SHPF_Msk	stm32f051x8.h	4110;"	d
RTC_ISR_SHPF_Pos	stm32f051x8.h	4109;"	d
RTC_ISR_TAMP1F	stm32f051x8.h	4087;"	d
RTC_ISR_TAMP1F_Msk	stm32f051x8.h	4086;"	d
RTC_ISR_TAMP1F_Pos	stm32f051x8.h	4085;"	d
RTC_ISR_TAMP2F	stm32f051x8.h	4084;"	d
RTC_ISR_TAMP2F_Msk	stm32f051x8.h	4083;"	d
RTC_ISR_TAMP2F_Pos	stm32f051x8.h	4082;"	d
RTC_ISR_TSF	stm32f051x8.h	4093;"	d
RTC_ISR_TSF_Msk	stm32f051x8.h	4092;"	d
RTC_ISR_TSF_Pos	stm32f051x8.h	4091;"	d
RTC_ISR_TSOVF	stm32f051x8.h	4090;"	d
RTC_ISR_TSOVF_Msk	stm32f051x8.h	4089;"	d
RTC_ISR_TSOVF_Pos	stm32f051x8.h	4088;"	d
RTC_OFFSET_DAY	stm32f0xx_ll_rtc.h	105;"	d
RTC_OFFSET_HOUR	stm32f0xx_ll_rtc.h	107;"	d
RTC_OFFSET_MINUTE	stm32f0xx_ll_rtc.h	108;"	d
RTC_OFFSET_MONTH	stm32f0xx_ll_rtc.h	106;"	d
RTC_OFFSET_WEEKDAY	stm32f0xx_ll_rtc.h	104;"	d
RTC_POSITION_ALMA_DT	stm32f0xx_ll_rtc.h	88;"	d
RTC_POSITION_ALMA_DU	stm32f0xx_ll_rtc.h	89;"	d
RTC_POSITION_ALMA_HT	stm32f0xx_ll_rtc.h	90;"	d
RTC_POSITION_ALMA_HU	stm32f0xx_ll_rtc.h	91;"	d
RTC_POSITION_ALMA_MASKSS	stm32f0xx_ll_rtc.h	97;"	d
RTC_POSITION_ALMA_MT	stm32f0xx_ll_rtc.h	92;"	d
RTC_POSITION_ALMA_MU	stm32f0xx_ll_rtc.h	93;"	d
RTC_POSITION_ALMA_ST	stm32f0xx_ll_rtc.h	95;"	d
RTC_POSITION_ALMA_SU	stm32f0xx_ll_rtc.h	94;"	d
RTC_POSITION_DR_DT	stm32f0xx_ll_rtc.h	85;"	d
RTC_POSITION_DR_DU	stm32f0xx_ll_rtc.h	86;"	d
RTC_POSITION_DR_MT	stm32f0xx_ll_rtc.h	83;"	d
RTC_POSITION_DR_MU	stm32f0xx_ll_rtc.h	84;"	d
RTC_POSITION_DR_WDU	stm32f0xx_ll_rtc.h	87;"	d
RTC_POSITION_DR_YT	stm32f0xx_ll_rtc.h	81;"	d
RTC_POSITION_DR_YU	stm32f0xx_ll_rtc.h	82;"	d
RTC_POSITION_PRER_PREDIV_A	stm32f0xx_ll_rtc.h	96;"	d
RTC_POSITION_TR_HT	stm32f0xx_ll_rtc.h	75;"	d
RTC_POSITION_TR_HU	stm32f0xx_ll_rtc.h	76;"	d
RTC_POSITION_TR_MT	stm32f0xx_ll_rtc.h	77;"	d
RTC_POSITION_TR_MU	stm32f0xx_ll_rtc.h	78;"	d
RTC_POSITION_TR_ST	stm32f0xx_ll_rtc.h	79;"	d
RTC_POSITION_TR_SU	stm32f0xx_ll_rtc.h	80;"	d
RTC_POSITION_TS_HU	stm32f0xx_ll_rtc.h	98;"	d
RTC_POSITION_TS_MNU	stm32f0xx_ll_rtc.h	99;"	d
RTC_POSITION_TS_MU	stm32f0xx_ll_rtc.h	101;"	d
RTC_POSITION_TS_WDU	stm32f0xx_ll_rtc.h	100;"	d
RTC_PRER_PREDIV_A	stm32f051x8.h	4119;"	d
RTC_PRER_PREDIV_A_Msk	stm32f051x8.h	4118;"	d
RTC_PRER_PREDIV_A_Pos	stm32f051x8.h	4117;"	d
RTC_PRER_PREDIV_S	stm32f051x8.h	4122;"	d
RTC_PRER_PREDIV_S_Msk	stm32f051x8.h	4121;"	d
RTC_PRER_PREDIV_S_Pos	stm32f051x8.h	4120;"	d
RTC_RSF_MASK	stm32f0xx_ll_rtc.h	67;"	d
RTC_SHIFTR_ADD1S	stm32f051x8.h	4210;"	d
RTC_SHIFTR_ADD1S_Msk	stm32f051x8.h	4209;"	d
RTC_SHIFTR_ADD1S_Pos	stm32f051x8.h	4208;"	d
RTC_SHIFTR_SUBFS	stm32f051x8.h	4207;"	d
RTC_SHIFTR_SUBFS_Msk	stm32f051x8.h	4206;"	d
RTC_SHIFTR_SUBFS_Pos	stm32f051x8.h	4205;"	d
RTC_SSR_SS	stm32f051x8.h	4202;"	d
RTC_SSR_SS_Msk	stm32f051x8.h	4201;"	d
RTC_SSR_SS_Pos	stm32f051x8.h	4200;"	d
RTC_TAFCR_ALARMOUTTYPE	stm32f051x8.h	4371;"	d
RTC_TAFCR_PC13MODE	stm32f051x8.h	4328;"	d
RTC_TAFCR_PC13MODE_Msk	stm32f051x8.h	4327;"	d
RTC_TAFCR_PC13MODE_Pos	stm32f051x8.h	4326;"	d
RTC_TAFCR_PC13VALUE	stm32f051x8.h	4331;"	d
RTC_TAFCR_PC13VALUE_Msk	stm32f051x8.h	4330;"	d
RTC_TAFCR_PC13VALUE_Pos	stm32f051x8.h	4329;"	d
RTC_TAFCR_PC14MODE	stm32f051x8.h	4322;"	d
RTC_TAFCR_PC14MODE_Msk	stm32f051x8.h	4321;"	d
RTC_TAFCR_PC14MODE_Pos	stm32f051x8.h	4320;"	d
RTC_TAFCR_PC14VALUE	stm32f051x8.h	4325;"	d
RTC_TAFCR_PC14VALUE_Msk	stm32f051x8.h	4324;"	d
RTC_TAFCR_PC14VALUE_Pos	stm32f051x8.h	4323;"	d
RTC_TAFCR_PC15MODE	stm32f051x8.h	4316;"	d
RTC_TAFCR_PC15MODE_Msk	stm32f051x8.h	4315;"	d
RTC_TAFCR_PC15MODE_Pos	stm32f051x8.h	4314;"	d
RTC_TAFCR_PC15VALUE	stm32f051x8.h	4319;"	d
RTC_TAFCR_PC15VALUE_Msk	stm32f051x8.h	4318;"	d
RTC_TAFCR_PC15VALUE_Pos	stm32f051x8.h	4317;"	d
RTC_TAFCR_TAMP1E	stm32f051x8.h	4368;"	d
RTC_TAFCR_TAMP1E_Msk	stm32f051x8.h	4367;"	d
RTC_TAFCR_TAMP1E_Pos	stm32f051x8.h	4366;"	d
RTC_TAFCR_TAMP1TRG	stm32f051x8.h	4365;"	d
RTC_TAFCR_TAMP1TRG_Msk	stm32f051x8.h	4364;"	d
RTC_TAFCR_TAMP1TRG_Pos	stm32f051x8.h	4363;"	d
RTC_TAFCR_TAMP2E	stm32f051x8.h	4359;"	d
RTC_TAFCR_TAMP2E_Msk	stm32f051x8.h	4358;"	d
RTC_TAFCR_TAMP2E_Pos	stm32f051x8.h	4357;"	d
RTC_TAFCR_TAMP2TRG	stm32f051x8.h	4356;"	d
RTC_TAFCR_TAMP2TRG_Msk	stm32f051x8.h	4355;"	d
RTC_TAFCR_TAMP2TRG_Pos	stm32f051x8.h	4354;"	d
RTC_TAFCR_TAMPFLT	stm32f051x8.h	4342;"	d
RTC_TAFCR_TAMPFLT_0	stm32f051x8.h	4343;"	d
RTC_TAFCR_TAMPFLT_1	stm32f051x8.h	4344;"	d
RTC_TAFCR_TAMPFLT_Msk	stm32f051x8.h	4341;"	d
RTC_TAFCR_TAMPFLT_Pos	stm32f051x8.h	4340;"	d
RTC_TAFCR_TAMPFREQ	stm32f051x8.h	4347;"	d
RTC_TAFCR_TAMPFREQ_0	stm32f051x8.h	4348;"	d
RTC_TAFCR_TAMPFREQ_1	stm32f051x8.h	4349;"	d
RTC_TAFCR_TAMPFREQ_2	stm32f051x8.h	4350;"	d
RTC_TAFCR_TAMPFREQ_Msk	stm32f051x8.h	4346;"	d
RTC_TAFCR_TAMPFREQ_Pos	stm32f051x8.h	4345;"	d
RTC_TAFCR_TAMPIE	stm32f051x8.h	4362;"	d
RTC_TAFCR_TAMPIE_Msk	stm32f051x8.h	4361;"	d
RTC_TAFCR_TAMPIE_Pos	stm32f051x8.h	4360;"	d
RTC_TAFCR_TAMPPRCH	stm32f051x8.h	4337;"	d
RTC_TAFCR_TAMPPRCH_0	stm32f051x8.h	4338;"	d
RTC_TAFCR_TAMPPRCH_1	stm32f051x8.h	4339;"	d
RTC_TAFCR_TAMPPRCH_Msk	stm32f051x8.h	4336;"	d
RTC_TAFCR_TAMPPRCH_Pos	stm32f051x8.h	4335;"	d
RTC_TAFCR_TAMPPUDIS	stm32f051x8.h	4334;"	d
RTC_TAFCR_TAMPPUDIS_Msk	stm32f051x8.h	4333;"	d
RTC_TAFCR_TAMPPUDIS_Pos	stm32f051x8.h	4332;"	d
RTC_TAFCR_TAMPTS	stm32f051x8.h	4353;"	d
RTC_TAFCR_TAMPTS_Msk	stm32f051x8.h	4352;"	d
RTC_TAFCR_TAMPTS_Pos	stm32f051x8.h	4351;"	d
RTC_TAMPER1_SUPPORT	stm32f051x8.h	3933;"	d
RTC_TAMPER2_SUPPORT	stm32f051x8.h	3934;"	d
RTC_TR_HT	stm32f051x8.h	3943;"	d
RTC_TR_HT_0	stm32f051x8.h	3944;"	d
RTC_TR_HT_1	stm32f051x8.h	3945;"	d
RTC_TR_HT_Msk	stm32f051x8.h	3942;"	d
RTC_TR_HT_Pos	stm32f051x8.h	3941;"	d
RTC_TR_HU	stm32f051x8.h	3948;"	d
RTC_TR_HU_0	stm32f051x8.h	3949;"	d
RTC_TR_HU_1	stm32f051x8.h	3950;"	d
RTC_TR_HU_2	stm32f051x8.h	3951;"	d
RTC_TR_HU_3	stm32f051x8.h	3952;"	d
RTC_TR_HU_Msk	stm32f051x8.h	3947;"	d
RTC_TR_HU_Pos	stm32f051x8.h	3946;"	d
RTC_TR_MNT	stm32f051x8.h	3955;"	d
RTC_TR_MNT_0	stm32f051x8.h	3956;"	d
RTC_TR_MNT_1	stm32f051x8.h	3957;"	d
RTC_TR_MNT_2	stm32f051x8.h	3958;"	d
RTC_TR_MNT_Msk	stm32f051x8.h	3954;"	d
RTC_TR_MNT_Pos	stm32f051x8.h	3953;"	d
RTC_TR_MNU	stm32f051x8.h	3961;"	d
RTC_TR_MNU_0	stm32f051x8.h	3962;"	d
RTC_TR_MNU_1	stm32f051x8.h	3963;"	d
RTC_TR_MNU_2	stm32f051x8.h	3964;"	d
RTC_TR_MNU_3	stm32f051x8.h	3965;"	d
RTC_TR_MNU_Msk	stm32f051x8.h	3960;"	d
RTC_TR_MNU_Pos	stm32f051x8.h	3959;"	d
RTC_TR_PM	stm32f051x8.h	3940;"	d
RTC_TR_PM_Msk	stm32f051x8.h	3939;"	d
RTC_TR_PM_Pos	stm32f051x8.h	3938;"	d
RTC_TR_ST	stm32f051x8.h	3968;"	d
RTC_TR_ST_0	stm32f051x8.h	3969;"	d
RTC_TR_ST_1	stm32f051x8.h	3970;"	d
RTC_TR_ST_2	stm32f051x8.h	3971;"	d
RTC_TR_ST_Msk	stm32f051x8.h	3967;"	d
RTC_TR_ST_Pos	stm32f051x8.h	3966;"	d
RTC_TR_SU	stm32f051x8.h	3974;"	d
RTC_TR_SU_0	stm32f051x8.h	3975;"	d
RTC_TR_SU_1	stm32f051x8.h	3976;"	d
RTC_TR_SU_2	stm32f051x8.h	3977;"	d
RTC_TR_SU_3	stm32f051x8.h	3978;"	d
RTC_TR_SU_Msk	stm32f051x8.h	3973;"	d
RTC_TR_SU_Pos	stm32f051x8.h	3972;"	d
RTC_TSDR_DT	stm32f051x8.h	4274;"	d
RTC_TSDR_DT_0	stm32f051x8.h	4275;"	d
RTC_TSDR_DT_1	stm32f051x8.h	4276;"	d
RTC_TSDR_DT_Msk	stm32f051x8.h	4273;"	d
RTC_TSDR_DT_Pos	stm32f051x8.h	4272;"	d
RTC_TSDR_DU	stm32f051x8.h	4279;"	d
RTC_TSDR_DU_0	stm32f051x8.h	4280;"	d
RTC_TSDR_DU_1	stm32f051x8.h	4281;"	d
RTC_TSDR_DU_2	stm32f051x8.h	4282;"	d
RTC_TSDR_DU_3	stm32f051x8.h	4283;"	d
RTC_TSDR_DU_Msk	stm32f051x8.h	4278;"	d
RTC_TSDR_DU_Pos	stm32f051x8.h	4277;"	d
RTC_TSDR_MT	stm32f051x8.h	4264;"	d
RTC_TSDR_MT_Msk	stm32f051x8.h	4263;"	d
RTC_TSDR_MT_Pos	stm32f051x8.h	4262;"	d
RTC_TSDR_MU	stm32f051x8.h	4267;"	d
RTC_TSDR_MU_0	stm32f051x8.h	4268;"	d
RTC_TSDR_MU_1	stm32f051x8.h	4269;"	d
RTC_TSDR_MU_2	stm32f051x8.h	4270;"	d
RTC_TSDR_MU_3	stm32f051x8.h	4271;"	d
RTC_TSDR_MU_Msk	stm32f051x8.h	4266;"	d
RTC_TSDR_MU_Pos	stm32f051x8.h	4265;"	d
RTC_TSDR_WDU	stm32f051x8.h	4258;"	d
RTC_TSDR_WDU_0	stm32f051x8.h	4259;"	d
RTC_TSDR_WDU_1	stm32f051x8.h	4260;"	d
RTC_TSDR_WDU_2	stm32f051x8.h	4261;"	d
RTC_TSDR_WDU_Msk	stm32f051x8.h	4257;"	d
RTC_TSDR_WDU_Pos	stm32f051x8.h	4256;"	d
RTC_TSSSR_SS	stm32f051x8.h	4288;"	d
RTC_TSSSR_SS_Msk	stm32f051x8.h	4287;"	d
RTC_TSSSR_SS_Pos	stm32f051x8.h	4286;"	d
RTC_TSTR_HT	stm32f051x8.h	4218;"	d
RTC_TSTR_HT_0	stm32f051x8.h	4219;"	d
RTC_TSTR_HT_1	stm32f051x8.h	4220;"	d
RTC_TSTR_HT_Msk	stm32f051x8.h	4217;"	d
RTC_TSTR_HT_Pos	stm32f051x8.h	4216;"	d
RTC_TSTR_HU	stm32f051x8.h	4223;"	d
RTC_TSTR_HU_0	stm32f051x8.h	4224;"	d
RTC_TSTR_HU_1	stm32f051x8.h	4225;"	d
RTC_TSTR_HU_2	stm32f051x8.h	4226;"	d
RTC_TSTR_HU_3	stm32f051x8.h	4227;"	d
RTC_TSTR_HU_Msk	stm32f051x8.h	4222;"	d
RTC_TSTR_HU_Pos	stm32f051x8.h	4221;"	d
RTC_TSTR_MNT	stm32f051x8.h	4230;"	d
RTC_TSTR_MNT_0	stm32f051x8.h	4231;"	d
RTC_TSTR_MNT_1	stm32f051x8.h	4232;"	d
RTC_TSTR_MNT_2	stm32f051x8.h	4233;"	d
RTC_TSTR_MNT_Msk	stm32f051x8.h	4229;"	d
RTC_TSTR_MNT_Pos	stm32f051x8.h	4228;"	d
RTC_TSTR_MNU	stm32f051x8.h	4236;"	d
RTC_TSTR_MNU_0	stm32f051x8.h	4237;"	d
RTC_TSTR_MNU_1	stm32f051x8.h	4238;"	d
RTC_TSTR_MNU_2	stm32f051x8.h	4239;"	d
RTC_TSTR_MNU_3	stm32f051x8.h	4240;"	d
RTC_TSTR_MNU_Msk	stm32f051x8.h	4235;"	d
RTC_TSTR_MNU_Pos	stm32f051x8.h	4234;"	d
RTC_TSTR_PM	stm32f051x8.h	4215;"	d
RTC_TSTR_PM_Msk	stm32f051x8.h	4214;"	d
RTC_TSTR_PM_Pos	stm32f051x8.h	4213;"	d
RTC_TSTR_ST	stm32f051x8.h	4243;"	d
RTC_TSTR_ST_0	stm32f051x8.h	4244;"	d
RTC_TSTR_ST_1	stm32f051x8.h	4245;"	d
RTC_TSTR_ST_2	stm32f051x8.h	4246;"	d
RTC_TSTR_ST_Msk	stm32f051x8.h	4242;"	d
RTC_TSTR_ST_Pos	stm32f051x8.h	4241;"	d
RTC_TSTR_SU	stm32f051x8.h	4249;"	d
RTC_TSTR_SU_0	stm32f051x8.h	4250;"	d
RTC_TSTR_SU_1	stm32f051x8.h	4251;"	d
RTC_TSTR_SU_2	stm32f051x8.h	4252;"	d
RTC_TSTR_SU_3	stm32f051x8.h	4253;"	d
RTC_TSTR_SU_Msk	stm32f051x8.h	4248;"	d
RTC_TSTR_SU_Pos	stm32f051x8.h	4247;"	d
RTC_TypeDef	stm32f051x8.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon26
RTC_WPR_KEY	stm32f051x8.h	4197;"	d
RTC_WPR_KEY_Msk	stm32f051x8.h	4196;"	d
RTC_WPR_KEY_Pos	stm32f051x8.h	4195;"	d
RTC_WRITE_PROTECTION_DISABLE	stm32f0xx_ll_rtc.h	70;"	d
RTC_WRITE_PROTECTION_ENABLE_1	stm32f0xx_ll_rtc.h	71;"	d
RTC_WRITE_PROTECTION_ENABLE_2	stm32f0xx_ll_rtc.h	72;"	d
RTOR	stm32f051x8.h	/^  __IO uint32_t RTOR;   \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/  $/;"	m	struct:__anon30
RTSR	stm32f051x8.h	/^  __IO uint32_t RTSR;         \/*!<EXTI Rising trigger selection register ,      Address offset: 0x08 *\/$/;"	m	struct:__anon17
RXCRCR	stm32f051x8.h	/^  __IO uint32_t RXCRCR;     \/*!< SPI Rx CRC register (not used in I2S mode),         Address offset: 0x14 *\/$/;"	m	struct:__anon27
RXDR	stm32f051x8.h	/^  __IO uint32_t RXDR;         \/*!< CEC Rx Data Register,                                       Address offset:0x0C *\/$/;"	m	struct:__anon8
RXDR	stm32f051x8.h	/^  __IO uint32_t RXDR;     \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon22
RepetitionCounter	stm32f0xx_ll_tim.h	/^  uint8_t RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon35
Resolution	stm32f0xx_ll_adc.h	/^  uint32_t Resolution;                  \/*!< Set ADC resolution.$/;"	m	struct:__anon63
SCB	core_cm0.h	586;"	d
SCB_AIRCR_ENDIANESS_Msk	core_cm0.h	453;"	d
SCB_AIRCR_ENDIANESS_Pos	core_cm0.h	452;"	d
SCB_AIRCR_SYSRESETREQ_Msk	core_cm0.h	456;"	d
SCB_AIRCR_SYSRESETREQ_Pos	core_cm0.h	455;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	core_cm0.h	459;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	core_cm0.h	458;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	core_cm0.h	450;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	core_cm0.h	449;"	d
SCB_AIRCR_VECTKEY_Msk	core_cm0.h	447;"	d
SCB_AIRCR_VECTKEY_Pos	core_cm0.h	446;"	d
SCB_BASE	core_cm0.h	584;"	d
SCB_CCR_STKALIGN_Msk	core_cm0.h	473;"	d
SCB_CCR_STKALIGN_Pos	core_cm0.h	472;"	d
SCB_CCR_UNALIGN_TRP_Msk	core_cm0.h	476;"	d
SCB_CCR_UNALIGN_TRP_Pos	core_cm0.h	475;"	d
SCB_CPUID_ARCHITECTURE_Msk	core_cm0.h	409;"	d
SCB_CPUID_ARCHITECTURE_Pos	core_cm0.h	408;"	d
SCB_CPUID_IMPLEMENTER_Msk	core_cm0.h	403;"	d
SCB_CPUID_IMPLEMENTER_Pos	core_cm0.h	402;"	d
SCB_CPUID_PARTNO_Msk	core_cm0.h	412;"	d
SCB_CPUID_PARTNO_Pos	core_cm0.h	411;"	d
SCB_CPUID_REVISION_Msk	core_cm0.h	415;"	d
SCB_CPUID_REVISION_Pos	core_cm0.h	414;"	d
SCB_CPUID_VARIANT_Msk	core_cm0.h	406;"	d
SCB_CPUID_VARIANT_Pos	core_cm0.h	405;"	d
SCB_ICSR_ISRPENDING_Msk	core_cm0.h	437;"	d
SCB_ICSR_ISRPENDING_Pos	core_cm0.h	436;"	d
SCB_ICSR_ISRPREEMPT_Msk	core_cm0.h	434;"	d
SCB_ICSR_ISRPREEMPT_Pos	core_cm0.h	433;"	d
SCB_ICSR_NMIPENDSET_Msk	core_cm0.h	419;"	d
SCB_ICSR_NMIPENDSET_Pos	core_cm0.h	418;"	d
SCB_ICSR_PENDSTCLR_Msk	core_cm0.h	431;"	d
SCB_ICSR_PENDSTCLR_Pos	core_cm0.h	430;"	d
SCB_ICSR_PENDSTSET_Msk	core_cm0.h	428;"	d
SCB_ICSR_PENDSTSET_Pos	core_cm0.h	427;"	d
SCB_ICSR_PENDSVCLR_Msk	core_cm0.h	425;"	d
SCB_ICSR_PENDSVCLR_Pos	core_cm0.h	424;"	d
SCB_ICSR_PENDSVSET_Msk	core_cm0.h	422;"	d
SCB_ICSR_PENDSVSET_Pos	core_cm0.h	421;"	d
SCB_ICSR_VECTACTIVE_Msk	core_cm0.h	443;"	d
SCB_ICSR_VECTACTIVE_Pos	core_cm0.h	442;"	d
SCB_ICSR_VECTPENDING_Msk	core_cm0.h	440;"	d
SCB_ICSR_VECTPENDING_Pos	core_cm0.h	439;"	d
SCB_SCR_SEVONPEND_Msk	core_cm0.h	463;"	d
SCB_SCR_SEVONPEND_Pos	core_cm0.h	462;"	d
SCB_SCR_SLEEPDEEP_Msk	core_cm0.h	466;"	d
SCB_SCR_SLEEPDEEP_Pos	core_cm0.h	465;"	d
SCB_SCR_SLEEPONEXIT_Msk	core_cm0.h	469;"	d
SCB_SCR_SLEEPONEXIT_Pos	core_cm0.h	468;"	d
SCB_SHCSR_SVCALLPENDED_Msk	core_cm0.h	480;"	d
SCB_SHCSR_SVCALLPENDED_Pos	core_cm0.h	479;"	d
SCB_Type	core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon49
SCR	core_cm0.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon49
SCS_BASE	core_cm0.h	581;"	d
SET	stm32f0xx.h	/^  SET = !RESET$/;"	e	enum:__anon53
SET_BIT	stm32f0xx.h	202;"	d
SHCSR	core_cm0.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon49
SHIFTR	stm32f051x8.h	/^  __IO uint32_t SHIFTR;     \/*!< RTC shift control register,                                Address offset: 0x2C *\/$/;"	m	struct:__anon26
SHIFT_TAB_CCxP	stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_CCxP[] =$/;"	v
SHIFT_TAB_ICxx	stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_ICxx[] =$/;"	v
SHIFT_TAB_OCxx	stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_OCxx[] =$/;"	v
SHIFT_TAB_OISx	stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_OISx[] =$/;"	v
SHP	core_cm0.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED *\/$/;"	m	struct:__anon49
SMCR	stm32f051x8.h	/^  __IO uint32_t SMCR;         \/*!< TIM slave Mode Control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon28
SMPR	stm32f051x8.h	/^  __IO uint32_t SMPR;         \/*!< ADC sampling time register,                    Address offset: 0x14 *\/$/;"	m	struct:__anon6
SPI1	stm32f051x8.h	629;"	d
SPI1_BASE	stm32f051x8.h	567;"	d
SPI1_IRQn	stm32f051x8.h	/^  SPI1_IRQn                   = 25,     \/*!< SPI1 global Interrupt                                           *\/$/;"	e	enum:__anon5
SPI2	stm32f051x8.h	630;"	d
SPI2_BASE	stm32f051x8.h	552;"	d
SPI2_IRQn	stm32f051x8.h	/^  SPI2_IRQn                   = 26,     \/*!< SPI2 global Interrupt                                           *\/$/;"	e	enum:__anon5
SPI_CR1_BIDIMODE	stm32f051x8.h	4469;"	d
SPI_CR1_BIDIMODE_Msk	stm32f051x8.h	4468;"	d
SPI_CR1_BIDIMODE_Pos	stm32f051x8.h	4467;"	d
SPI_CR1_BIDIOE	stm32f051x8.h	4466;"	d
SPI_CR1_BIDIOE_Msk	stm32f051x8.h	4465;"	d
SPI_CR1_BIDIOE_Pos	stm32f051x8.h	4464;"	d
SPI_CR1_BR	stm32f051x8.h	4436;"	d
SPI_CR1_BR_0	stm32f051x8.h	4437;"	d
SPI_CR1_BR_1	stm32f051x8.h	4438;"	d
SPI_CR1_BR_2	stm32f051x8.h	4439;"	d
SPI_CR1_BR_Msk	stm32f051x8.h	4435;"	d
SPI_CR1_BR_Pos	stm32f051x8.h	4434;"	d
SPI_CR1_CPHA	stm32f051x8.h	4427;"	d
SPI_CR1_CPHA_Msk	stm32f051x8.h	4426;"	d
SPI_CR1_CPHA_Pos	stm32f051x8.h	4425;"	d
SPI_CR1_CPOL	stm32f051x8.h	4430;"	d
SPI_CR1_CPOL_Msk	stm32f051x8.h	4429;"	d
SPI_CR1_CPOL_Pos	stm32f051x8.h	4428;"	d
SPI_CR1_CRCEN	stm32f051x8.h	4463;"	d
SPI_CR1_CRCEN_Msk	stm32f051x8.h	4462;"	d
SPI_CR1_CRCEN_Pos	stm32f051x8.h	4461;"	d
SPI_CR1_CRCL	stm32f051x8.h	4457;"	d
SPI_CR1_CRCL_Msk	stm32f051x8.h	4456;"	d
SPI_CR1_CRCL_Pos	stm32f051x8.h	4455;"	d
SPI_CR1_CRCNEXT	stm32f051x8.h	4460;"	d
SPI_CR1_CRCNEXT_Msk	stm32f051x8.h	4459;"	d
SPI_CR1_CRCNEXT_Pos	stm32f051x8.h	4458;"	d
SPI_CR1_LSBFIRST	stm32f051x8.h	4445;"	d
SPI_CR1_LSBFIRST_Msk	stm32f051x8.h	4444;"	d
SPI_CR1_LSBFIRST_Pos	stm32f051x8.h	4443;"	d
SPI_CR1_MSTR	stm32f051x8.h	4433;"	d
SPI_CR1_MSTR_Msk	stm32f051x8.h	4432;"	d
SPI_CR1_MSTR_Pos	stm32f051x8.h	4431;"	d
SPI_CR1_RXONLY	stm32f051x8.h	4454;"	d
SPI_CR1_RXONLY_Msk	stm32f051x8.h	4453;"	d
SPI_CR1_RXONLY_Pos	stm32f051x8.h	4452;"	d
SPI_CR1_SPE	stm32f051x8.h	4442;"	d
SPI_CR1_SPE_Msk	stm32f051x8.h	4441;"	d
SPI_CR1_SPE_Pos	stm32f051x8.h	4440;"	d
SPI_CR1_SSI	stm32f051x8.h	4448;"	d
SPI_CR1_SSI_Msk	stm32f051x8.h	4447;"	d
SPI_CR1_SSI_Pos	stm32f051x8.h	4446;"	d
SPI_CR1_SSM	stm32f051x8.h	4451;"	d
SPI_CR1_SSM_Msk	stm32f051x8.h	4450;"	d
SPI_CR1_SSM_Pos	stm32f051x8.h	4449;"	d
SPI_CR2_DS	stm32f051x8.h	4498;"	d
SPI_CR2_DS_0	stm32f051x8.h	4499;"	d
SPI_CR2_DS_1	stm32f051x8.h	4500;"	d
SPI_CR2_DS_2	stm32f051x8.h	4501;"	d
SPI_CR2_DS_3	stm32f051x8.h	4502;"	d
SPI_CR2_DS_Msk	stm32f051x8.h	4497;"	d
SPI_CR2_DS_Pos	stm32f051x8.h	4496;"	d
SPI_CR2_ERRIE	stm32f051x8.h	4489;"	d
SPI_CR2_ERRIE_Msk	stm32f051x8.h	4488;"	d
SPI_CR2_ERRIE_Pos	stm32f051x8.h	4487;"	d
SPI_CR2_FRF	stm32f051x8.h	4486;"	d
SPI_CR2_FRF_Msk	stm32f051x8.h	4485;"	d
SPI_CR2_FRF_Pos	stm32f051x8.h	4484;"	d
SPI_CR2_FRXTH	stm32f051x8.h	4505;"	d
SPI_CR2_FRXTH_Msk	stm32f051x8.h	4504;"	d
SPI_CR2_FRXTH_Pos	stm32f051x8.h	4503;"	d
SPI_CR2_LDMARX	stm32f051x8.h	4508;"	d
SPI_CR2_LDMARX_Msk	stm32f051x8.h	4507;"	d
SPI_CR2_LDMARX_Pos	stm32f051x8.h	4506;"	d
SPI_CR2_LDMATX	stm32f051x8.h	4511;"	d
SPI_CR2_LDMATX_Msk	stm32f051x8.h	4510;"	d
SPI_CR2_LDMATX_Pos	stm32f051x8.h	4509;"	d
SPI_CR2_NSSP	stm32f051x8.h	4483;"	d
SPI_CR2_NSSP_Msk	stm32f051x8.h	4482;"	d
SPI_CR2_NSSP_Pos	stm32f051x8.h	4481;"	d
SPI_CR2_RXDMAEN	stm32f051x8.h	4474;"	d
SPI_CR2_RXDMAEN_Msk	stm32f051x8.h	4473;"	d
SPI_CR2_RXDMAEN_Pos	stm32f051x8.h	4472;"	d
SPI_CR2_RXNEIE	stm32f051x8.h	4492;"	d
SPI_CR2_RXNEIE_Msk	stm32f051x8.h	4491;"	d
SPI_CR2_RXNEIE_Pos	stm32f051x8.h	4490;"	d
SPI_CR2_SSOE	stm32f051x8.h	4480;"	d
SPI_CR2_SSOE_Msk	stm32f051x8.h	4479;"	d
SPI_CR2_SSOE_Pos	stm32f051x8.h	4478;"	d
SPI_CR2_TXDMAEN	stm32f051x8.h	4477;"	d
SPI_CR2_TXDMAEN_Msk	stm32f051x8.h	4476;"	d
SPI_CR2_TXDMAEN_Pos	stm32f051x8.h	4475;"	d
SPI_CR2_TXEIE	stm32f051x8.h	4495;"	d
SPI_CR2_TXEIE_Msk	stm32f051x8.h	4494;"	d
SPI_CR2_TXEIE_Pos	stm32f051x8.h	4493;"	d
SPI_CRCPR_CRCPOLY	stm32f051x8.h	4560;"	d
SPI_CRCPR_CRCPOLY_Msk	stm32f051x8.h	4559;"	d
SPI_CRCPR_CRCPOLY_Pos	stm32f051x8.h	4558;"	d
SPI_DR_DR	stm32f051x8.h	4555;"	d
SPI_DR_DR_Msk	stm32f051x8.h	4554;"	d
SPI_DR_DR_Pos	stm32f051x8.h	4553;"	d
SPI_I2SCFGR_CHLEN	stm32f051x8.h	4575;"	d
SPI_I2SCFGR_CHLEN_Msk	stm32f051x8.h	4574;"	d
SPI_I2SCFGR_CHLEN_Pos	stm32f051x8.h	4573;"	d
SPI_I2SCFGR_CKPOL	stm32f051x8.h	4583;"	d
SPI_I2SCFGR_CKPOL_Msk	stm32f051x8.h	4582;"	d
SPI_I2SCFGR_CKPOL_Pos	stm32f051x8.h	4581;"	d
SPI_I2SCFGR_DATLEN	stm32f051x8.h	4578;"	d
SPI_I2SCFGR_DATLEN_0	stm32f051x8.h	4579;"	d
SPI_I2SCFGR_DATLEN_1	stm32f051x8.h	4580;"	d
SPI_I2SCFGR_DATLEN_Msk	stm32f051x8.h	4577;"	d
SPI_I2SCFGR_DATLEN_Pos	stm32f051x8.h	4576;"	d
SPI_I2SCFGR_I2SCFG	stm32f051x8.h	4594;"	d
SPI_I2SCFGR_I2SCFG_0	stm32f051x8.h	4595;"	d
SPI_I2SCFGR_I2SCFG_1	stm32f051x8.h	4596;"	d
SPI_I2SCFGR_I2SCFG_Msk	stm32f051x8.h	4593;"	d
SPI_I2SCFGR_I2SCFG_Pos	stm32f051x8.h	4592;"	d
SPI_I2SCFGR_I2SE	stm32f051x8.h	4599;"	d
SPI_I2SCFGR_I2SE_Msk	stm32f051x8.h	4598;"	d
SPI_I2SCFGR_I2SE_Pos	stm32f051x8.h	4597;"	d
SPI_I2SCFGR_I2SMOD	stm32f051x8.h	4602;"	d
SPI_I2SCFGR_I2SMOD_Msk	stm32f051x8.h	4601;"	d
SPI_I2SCFGR_I2SMOD_Pos	stm32f051x8.h	4600;"	d
SPI_I2SCFGR_I2SSTD	stm32f051x8.h	4586;"	d
SPI_I2SCFGR_I2SSTD_0	stm32f051x8.h	4587;"	d
SPI_I2SCFGR_I2SSTD_1	stm32f051x8.h	4588;"	d
SPI_I2SCFGR_I2SSTD_Msk	stm32f051x8.h	4585;"	d
SPI_I2SCFGR_I2SSTD_Pos	stm32f051x8.h	4584;"	d
SPI_I2SCFGR_PCMSYNC	stm32f051x8.h	4591;"	d
SPI_I2SCFGR_PCMSYNC_Msk	stm32f051x8.h	4590;"	d
SPI_I2SCFGR_PCMSYNC_Pos	stm32f051x8.h	4589;"	d
SPI_I2SPR_I2SDIV	stm32f051x8.h	4607;"	d
SPI_I2SPR_I2SDIV_Msk	stm32f051x8.h	4606;"	d
SPI_I2SPR_I2SDIV_Pos	stm32f051x8.h	4605;"	d
SPI_I2SPR_MCKOE	stm32f051x8.h	4613;"	d
SPI_I2SPR_MCKOE_Msk	stm32f051x8.h	4612;"	d
SPI_I2SPR_MCKOE_Pos	stm32f051x8.h	4611;"	d
SPI_I2SPR_ODD	stm32f051x8.h	4610;"	d
SPI_I2SPR_ODD_Msk	stm32f051x8.h	4609;"	d
SPI_I2SPR_ODD_Pos	stm32f051x8.h	4608;"	d
SPI_I2S_SUPPORT	stm32f051x8.h	4422;"	d
SPI_RXCRCR_RXCRC	stm32f051x8.h	4565;"	d
SPI_RXCRCR_RXCRC_Msk	stm32f051x8.h	4564;"	d
SPI_RXCRCR_RXCRC_Pos	stm32f051x8.h	4563;"	d
SPI_SR_BSY	stm32f051x8.h	4537;"	d
SPI_SR_BSY_Msk	stm32f051x8.h	4536;"	d
SPI_SR_BSY_Pos	stm32f051x8.h	4535;"	d
SPI_SR_CHSIDE	stm32f051x8.h	4522;"	d
SPI_SR_CHSIDE_Msk	stm32f051x8.h	4521;"	d
SPI_SR_CHSIDE_Pos	stm32f051x8.h	4520;"	d
SPI_SR_CRCERR	stm32f051x8.h	4528;"	d
SPI_SR_CRCERR_Msk	stm32f051x8.h	4527;"	d
SPI_SR_CRCERR_Pos	stm32f051x8.h	4526;"	d
SPI_SR_FRE	stm32f051x8.h	4540;"	d
SPI_SR_FRE_Msk	stm32f051x8.h	4539;"	d
SPI_SR_FRE_Pos	stm32f051x8.h	4538;"	d
SPI_SR_FRLVL	stm32f051x8.h	4543;"	d
SPI_SR_FRLVL_0	stm32f051x8.h	4544;"	d
SPI_SR_FRLVL_1	stm32f051x8.h	4545;"	d
SPI_SR_FRLVL_Msk	stm32f051x8.h	4542;"	d
SPI_SR_FRLVL_Pos	stm32f051x8.h	4541;"	d
SPI_SR_FTLVL	stm32f051x8.h	4548;"	d
SPI_SR_FTLVL_0	stm32f051x8.h	4549;"	d
SPI_SR_FTLVL_1	stm32f051x8.h	4550;"	d
SPI_SR_FTLVL_Msk	stm32f051x8.h	4547;"	d
SPI_SR_FTLVL_Pos	stm32f051x8.h	4546;"	d
SPI_SR_MODF	stm32f051x8.h	4531;"	d
SPI_SR_MODF_Msk	stm32f051x8.h	4530;"	d
SPI_SR_MODF_Pos	stm32f051x8.h	4529;"	d
SPI_SR_OVR	stm32f051x8.h	4534;"	d
SPI_SR_OVR_Msk	stm32f051x8.h	4533;"	d
SPI_SR_OVR_Pos	stm32f051x8.h	4532;"	d
SPI_SR_RXNE	stm32f051x8.h	4516;"	d
SPI_SR_RXNE_Msk	stm32f051x8.h	4515;"	d
SPI_SR_RXNE_Pos	stm32f051x8.h	4514;"	d
SPI_SR_TXE	stm32f051x8.h	4519;"	d
SPI_SR_TXE_Msk	stm32f051x8.h	4518;"	d
SPI_SR_TXE_Pos	stm32f051x8.h	4517;"	d
SPI_SR_UDR	stm32f051x8.h	4525;"	d
SPI_SR_UDR_Msk	stm32f051x8.h	4524;"	d
SPI_SR_UDR_Pos	stm32f051x8.h	4523;"	d
SPI_TXCRCR_TXCRC	stm32f051x8.h	4570;"	d
SPI_TXCRCR_TXCRC_Msk	stm32f051x8.h	4569;"	d
SPI_TXCRCR_TXCRC_Pos	stm32f051x8.h	4568;"	d
SPI_TypeDef	stm32f051x8.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon27
SPSEL	core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon46::__anon47
SR	stm32f051x8.h	/^  __IO uint32_t SR;           \/*!< DAC status register,                                      Address offset: 0x34 *\/$/;"	m	struct:__anon13
SR	stm32f051x8.h	/^  __IO uint32_t SR;           \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon28
SR	stm32f051x8.h	/^  __IO uint32_t SR;           \/*!<FLASH status register,                         Address offset: 0x0C *\/$/;"	m	struct:__anon18
SR	stm32f051x8.h	/^  __IO uint32_t SR;         \/*!< SPI Status register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon27
SR	stm32f051x8.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon23
SR	stm32f051x8.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon31
SRAM_BASE	stm32f051x8.h	536;"	d
SSR	stm32f051x8.h	/^  __IO uint32_t SSR;        \/*!< RTC sub second register,                                   Address offset: 0x28 *\/$/;"	m	struct:__anon26
STM32F0	stm32f0xx.h	69;"	d
SUCCESS	stm32f0xx.h	/^  SUCCESS = !ERROR$/;"	e	enum:__anon55
SVC_IRQn	stm32f051x8.h	/^  SVC_IRQn                    = -5,     \/*!< 11 Cortex-M0 SV Call Interrupt                                  *\/$/;"	e	enum:__anon5
SWIER	stm32f051x8.h	/^  __IO uint32_t SWIER;        \/*!<EXTI Software interrupt event register,       Address offset: 0x10 *\/$/;"	m	struct:__anon17
SWTRIGR	stm32f051x8.h	/^  __IO uint32_t SWTRIGR;      \/*!< DAC software trigger register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon13
SYSCFG	stm32f051x8.h	619;"	d
SYSCFG_BASE	stm32f051x8.h	561;"	d
SYSCFG_CFGR1_ADC_DMA_RMP	stm32f051x8.h	4632;"	d
SYSCFG_CFGR1_ADC_DMA_RMP_Msk	stm32f051x8.h	4631;"	d
SYSCFG_CFGR1_ADC_DMA_RMP_Pos	stm32f051x8.h	4630;"	d
SYSCFG_CFGR1_DMA_RMP	stm32f051x8.h	4629;"	d
SYSCFG_CFGR1_DMA_RMP_Msk	stm32f051x8.h	4628;"	d
SYSCFG_CFGR1_DMA_RMP_Pos	stm32f051x8.h	4627;"	d
SYSCFG_CFGR1_I2C_FMP_PB6	stm32f051x8.h	4648;"	d
SYSCFG_CFGR1_I2C_FMP_PB6_Msk	stm32f051x8.h	4647;"	d
SYSCFG_CFGR1_I2C_FMP_PB6_Pos	stm32f051x8.h	4646;"	d
SYSCFG_CFGR1_I2C_FMP_PB7	stm32f051x8.h	4651;"	d
SYSCFG_CFGR1_I2C_FMP_PB7_Msk	stm32f051x8.h	4650;"	d
SYSCFG_CFGR1_I2C_FMP_PB7_Pos	stm32f051x8.h	4649;"	d
SYSCFG_CFGR1_I2C_FMP_PB8	stm32f051x8.h	4654;"	d
SYSCFG_CFGR1_I2C_FMP_PB8_Msk	stm32f051x8.h	4653;"	d
SYSCFG_CFGR1_I2C_FMP_PB8_Pos	stm32f051x8.h	4652;"	d
SYSCFG_CFGR1_I2C_FMP_PB9	stm32f051x8.h	4657;"	d
SYSCFG_CFGR1_I2C_FMP_PB9_Msk	stm32f051x8.h	4656;"	d
SYSCFG_CFGR1_I2C_FMP_PB9_Pos	stm32f051x8.h	4655;"	d
SYSCFG_CFGR1_MEM_MODE	stm32f051x8.h	4623;"	d
SYSCFG_CFGR1_MEM_MODE_0	stm32f051x8.h	4624;"	d
SYSCFG_CFGR1_MEM_MODE_1	stm32f051x8.h	4625;"	d
SYSCFG_CFGR1_MEM_MODE_Msk	stm32f051x8.h	4622;"	d
SYSCFG_CFGR1_MEM_MODE_Pos	stm32f051x8.h	4621;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP	stm32f051x8.h	4641;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP_Msk	stm32f051x8.h	4640;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP_Pos	stm32f051x8.h	4639;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP	stm32f051x8.h	4644;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP_Msk	stm32f051x8.h	4643;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP_Pos	stm32f051x8.h	4642;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP	stm32f051x8.h	4638;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk	stm32f051x8.h	4637;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos	stm32f051x8.h	4636;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP	stm32f051x8.h	4635;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk	stm32f051x8.h	4634;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos	stm32f051x8.h	4633;"	d
SYSCFG_CFGR2_LOCKUP_LOCK	stm32f051x8.h	4863;"	d
SYSCFG_CFGR2_LOCKUP_LOCK_Msk	stm32f051x8.h	4862;"	d
SYSCFG_CFGR2_LOCKUP_LOCK_Pos	stm32f051x8.h	4861;"	d
SYSCFG_CFGR2_PVD_LOCK	stm32f051x8.h	4869;"	d
SYSCFG_CFGR2_PVD_LOCK_Msk	stm32f051x8.h	4868;"	d
SYSCFG_CFGR2_PVD_LOCK_Pos	stm32f051x8.h	4867;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK	stm32f051x8.h	4866;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk	stm32f051x8.h	4865;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos	stm32f051x8.h	4864;"	d
SYSCFG_CFGR2_SRAM_PE	stm32f051x8.h	4873;"	d
SYSCFG_CFGR2_SRAM_PEF	stm32f051x8.h	4872;"	d
SYSCFG_CFGR2_SRAM_PEF_Msk	stm32f051x8.h	4871;"	d
SYSCFG_CFGR2_SRAM_PEF_Pos	stm32f051x8.h	4870;"	d
SYSCFG_EXTICR1_EXTI0	stm32f051x8.h	4662;"	d
SYSCFG_EXTICR1_EXTI0_Msk	stm32f051x8.h	4661;"	d
SYSCFG_EXTICR1_EXTI0_PA	stm32f051x8.h	4676;"	d
SYSCFG_EXTICR1_EXTI0_PB	stm32f051x8.h	4677;"	d
SYSCFG_EXTICR1_EXTI0_PC	stm32f051x8.h	4678;"	d
SYSCFG_EXTICR1_EXTI0_PD	stm32f051x8.h	4679;"	d
SYSCFG_EXTICR1_EXTI0_PF	stm32f051x8.h	4680;"	d
SYSCFG_EXTICR1_EXTI0_Pos	stm32f051x8.h	4660;"	d
SYSCFG_EXTICR1_EXTI1	stm32f051x8.h	4665;"	d
SYSCFG_EXTICR1_EXTI1_Msk	stm32f051x8.h	4664;"	d
SYSCFG_EXTICR1_EXTI1_PA	stm32f051x8.h	4685;"	d
SYSCFG_EXTICR1_EXTI1_PB	stm32f051x8.h	4686;"	d
SYSCFG_EXTICR1_EXTI1_PC	stm32f051x8.h	4687;"	d
SYSCFG_EXTICR1_EXTI1_PD	stm32f051x8.h	4688;"	d
SYSCFG_EXTICR1_EXTI1_PF	stm32f051x8.h	4689;"	d
SYSCFG_EXTICR1_EXTI1_Pos	stm32f051x8.h	4663;"	d
SYSCFG_EXTICR1_EXTI2	stm32f051x8.h	4668;"	d
SYSCFG_EXTICR1_EXTI2_Msk	stm32f051x8.h	4667;"	d
SYSCFG_EXTICR1_EXTI2_PA	stm32f051x8.h	4694;"	d
SYSCFG_EXTICR1_EXTI2_PB	stm32f051x8.h	4695;"	d
SYSCFG_EXTICR1_EXTI2_PC	stm32f051x8.h	4696;"	d
SYSCFG_EXTICR1_EXTI2_PD	stm32f051x8.h	4697;"	d
SYSCFG_EXTICR1_EXTI2_PF	stm32f051x8.h	4698;"	d
SYSCFG_EXTICR1_EXTI2_Pos	stm32f051x8.h	4666;"	d
SYSCFG_EXTICR1_EXTI3	stm32f051x8.h	4671;"	d
SYSCFG_EXTICR1_EXTI3_Msk	stm32f051x8.h	4670;"	d
SYSCFG_EXTICR1_EXTI3_PA	stm32f051x8.h	4703;"	d
SYSCFG_EXTICR1_EXTI3_PB	stm32f051x8.h	4704;"	d
SYSCFG_EXTICR1_EXTI3_PC	stm32f051x8.h	4705;"	d
SYSCFG_EXTICR1_EXTI3_PD	stm32f051x8.h	4706;"	d
SYSCFG_EXTICR1_EXTI3_PF	stm32f051x8.h	4707;"	d
SYSCFG_EXTICR1_EXTI3_Pos	stm32f051x8.h	4669;"	d
SYSCFG_EXTICR2_EXTI4	stm32f051x8.h	4712;"	d
SYSCFG_EXTICR2_EXTI4_Msk	stm32f051x8.h	4711;"	d
SYSCFG_EXTICR2_EXTI4_PA	stm32f051x8.h	4726;"	d
SYSCFG_EXTICR2_EXTI4_PB	stm32f051x8.h	4727;"	d
SYSCFG_EXTICR2_EXTI4_PC	stm32f051x8.h	4728;"	d
SYSCFG_EXTICR2_EXTI4_PD	stm32f051x8.h	4729;"	d
SYSCFG_EXTICR2_EXTI4_PF	stm32f051x8.h	4730;"	d
SYSCFG_EXTICR2_EXTI4_Pos	stm32f051x8.h	4710;"	d
SYSCFG_EXTICR2_EXTI5	stm32f051x8.h	4715;"	d
SYSCFG_EXTICR2_EXTI5_Msk	stm32f051x8.h	4714;"	d
SYSCFG_EXTICR2_EXTI5_PA	stm32f051x8.h	4735;"	d
SYSCFG_EXTICR2_EXTI5_PB	stm32f051x8.h	4736;"	d
SYSCFG_EXTICR2_EXTI5_PC	stm32f051x8.h	4737;"	d
SYSCFG_EXTICR2_EXTI5_PD	stm32f051x8.h	4738;"	d
SYSCFG_EXTICR2_EXTI5_PF	stm32f051x8.h	4739;"	d
SYSCFG_EXTICR2_EXTI5_Pos	stm32f051x8.h	4713;"	d
SYSCFG_EXTICR2_EXTI6	stm32f051x8.h	4718;"	d
SYSCFG_EXTICR2_EXTI6_Msk	stm32f051x8.h	4717;"	d
SYSCFG_EXTICR2_EXTI6_PA	stm32f051x8.h	4744;"	d
SYSCFG_EXTICR2_EXTI6_PB	stm32f051x8.h	4745;"	d
SYSCFG_EXTICR2_EXTI6_PC	stm32f051x8.h	4746;"	d
SYSCFG_EXTICR2_EXTI6_PD	stm32f051x8.h	4747;"	d
SYSCFG_EXTICR2_EXTI6_PF	stm32f051x8.h	4748;"	d
SYSCFG_EXTICR2_EXTI6_Pos	stm32f051x8.h	4716;"	d
SYSCFG_EXTICR2_EXTI7	stm32f051x8.h	4721;"	d
SYSCFG_EXTICR2_EXTI7_Msk	stm32f051x8.h	4720;"	d
SYSCFG_EXTICR2_EXTI7_PA	stm32f051x8.h	4753;"	d
SYSCFG_EXTICR2_EXTI7_PB	stm32f051x8.h	4754;"	d
SYSCFG_EXTICR2_EXTI7_PC	stm32f051x8.h	4755;"	d
SYSCFG_EXTICR2_EXTI7_PD	stm32f051x8.h	4756;"	d
SYSCFG_EXTICR2_EXTI7_PF	stm32f051x8.h	4757;"	d
SYSCFG_EXTICR2_EXTI7_Pos	stm32f051x8.h	4719;"	d
SYSCFG_EXTICR3_EXTI10	stm32f051x8.h	4768;"	d
SYSCFG_EXTICR3_EXTI10_Msk	stm32f051x8.h	4767;"	d
SYSCFG_EXTICR3_EXTI10_PA	stm32f051x8.h	4795;"	d
SYSCFG_EXTICR3_EXTI10_PB	stm32f051x8.h	4796;"	d
SYSCFG_EXTICR3_EXTI10_PC	stm32f051x8.h	4797;"	d
SYSCFG_EXTICR3_EXTI10_PD	stm32f051x8.h	4798;"	d
SYSCFG_EXTICR3_EXTI10_PF	stm32f051x8.h	4799;"	d
SYSCFG_EXTICR3_EXTI10_Pos	stm32f051x8.h	4766;"	d
SYSCFG_EXTICR3_EXTI11	stm32f051x8.h	4771;"	d
SYSCFG_EXTICR3_EXTI11_Msk	stm32f051x8.h	4770;"	d
SYSCFG_EXTICR3_EXTI11_PA	stm32f051x8.h	4804;"	d
SYSCFG_EXTICR3_EXTI11_PB	stm32f051x8.h	4805;"	d
SYSCFG_EXTICR3_EXTI11_PC	stm32f051x8.h	4806;"	d
SYSCFG_EXTICR3_EXTI11_PD	stm32f051x8.h	4807;"	d
SYSCFG_EXTICR3_EXTI11_PF	stm32f051x8.h	4808;"	d
SYSCFG_EXTICR3_EXTI11_Pos	stm32f051x8.h	4769;"	d
SYSCFG_EXTICR3_EXTI8	stm32f051x8.h	4762;"	d
SYSCFG_EXTICR3_EXTI8_Msk	stm32f051x8.h	4761;"	d
SYSCFG_EXTICR3_EXTI8_PA	stm32f051x8.h	4776;"	d
SYSCFG_EXTICR3_EXTI8_PB	stm32f051x8.h	4777;"	d
SYSCFG_EXTICR3_EXTI8_PC	stm32f051x8.h	4778;"	d
SYSCFG_EXTICR3_EXTI8_PD	stm32f051x8.h	4779;"	d
SYSCFG_EXTICR3_EXTI8_PF	stm32f051x8.h	4780;"	d
SYSCFG_EXTICR3_EXTI8_Pos	stm32f051x8.h	4760;"	d
SYSCFG_EXTICR3_EXTI9	stm32f051x8.h	4765;"	d
SYSCFG_EXTICR3_EXTI9_Msk	stm32f051x8.h	4764;"	d
SYSCFG_EXTICR3_EXTI9_PA	stm32f051x8.h	4786;"	d
SYSCFG_EXTICR3_EXTI9_PB	stm32f051x8.h	4787;"	d
SYSCFG_EXTICR3_EXTI9_PC	stm32f051x8.h	4788;"	d
SYSCFG_EXTICR3_EXTI9_PD	stm32f051x8.h	4789;"	d
SYSCFG_EXTICR3_EXTI9_PF	stm32f051x8.h	4790;"	d
SYSCFG_EXTICR3_EXTI9_Pos	stm32f051x8.h	4763;"	d
SYSCFG_EXTICR4_EXTI12	stm32f051x8.h	4813;"	d
SYSCFG_EXTICR4_EXTI12_Msk	stm32f051x8.h	4812;"	d
SYSCFG_EXTICR4_EXTI12_PA	stm32f051x8.h	4827;"	d
SYSCFG_EXTICR4_EXTI12_PB	stm32f051x8.h	4828;"	d
SYSCFG_EXTICR4_EXTI12_PC	stm32f051x8.h	4829;"	d
SYSCFG_EXTICR4_EXTI12_PD	stm32f051x8.h	4830;"	d
SYSCFG_EXTICR4_EXTI12_PF	stm32f051x8.h	4831;"	d
SYSCFG_EXTICR4_EXTI12_Pos	stm32f051x8.h	4811;"	d
SYSCFG_EXTICR4_EXTI13	stm32f051x8.h	4816;"	d
SYSCFG_EXTICR4_EXTI13_Msk	stm32f051x8.h	4815;"	d
SYSCFG_EXTICR4_EXTI13_PA	stm32f051x8.h	4836;"	d
SYSCFG_EXTICR4_EXTI13_PB	stm32f051x8.h	4837;"	d
SYSCFG_EXTICR4_EXTI13_PC	stm32f051x8.h	4838;"	d
SYSCFG_EXTICR4_EXTI13_PD	stm32f051x8.h	4839;"	d
SYSCFG_EXTICR4_EXTI13_PF	stm32f051x8.h	4840;"	d
SYSCFG_EXTICR4_EXTI13_Pos	stm32f051x8.h	4814;"	d
SYSCFG_EXTICR4_EXTI14	stm32f051x8.h	4819;"	d
SYSCFG_EXTICR4_EXTI14_Msk	stm32f051x8.h	4818;"	d
SYSCFG_EXTICR4_EXTI14_PA	stm32f051x8.h	4845;"	d
SYSCFG_EXTICR4_EXTI14_PB	stm32f051x8.h	4846;"	d
SYSCFG_EXTICR4_EXTI14_PC	stm32f051x8.h	4847;"	d
SYSCFG_EXTICR4_EXTI14_PD	stm32f051x8.h	4848;"	d
SYSCFG_EXTICR4_EXTI14_PF	stm32f051x8.h	4849;"	d
SYSCFG_EXTICR4_EXTI14_Pos	stm32f051x8.h	4817;"	d
SYSCFG_EXTICR4_EXTI15	stm32f051x8.h	4822;"	d
SYSCFG_EXTICR4_EXTI15_Msk	stm32f051x8.h	4821;"	d
SYSCFG_EXTICR4_EXTI15_PA	stm32f051x8.h	4854;"	d
SYSCFG_EXTICR4_EXTI15_PB	stm32f051x8.h	4855;"	d
SYSCFG_EXTICR4_EXTI15_PC	stm32f051x8.h	4856;"	d
SYSCFG_EXTICR4_EXTI15_PD	stm32f051x8.h	4857;"	d
SYSCFG_EXTICR4_EXTI15_PF	stm32f051x8.h	4858;"	d
SYSCFG_EXTICR4_EXTI15_Pos	stm32f051x8.h	4820;"	d
SYSCFG_TypeDef	stm32f051x8.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon21
SYSCLK_Frequency	stm32f0xx_ll_rcc.h	/^  uint32_t SYSCLK_Frequency;        \/*!< SYSCLK clock frequency *\/$/;"	m	struct:__anon65
Seconds	stm32f0xx_ll_rtc.h	/^  uint8_t Seconds;     \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon58
SequencerDiscont	stm32f0xx_ll_adc.h	/^  uint32_t SequencerDiscont;            \/*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.$/;"	m	struct:__anon64
Speed	stm32f0xx_ll_gpio.h	/^  uint32_t Speed;        \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon32
Standard	stm32f0xx_ll_spi.h	/^  uint32_t Standard;                \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon34
StopBits	stm32f0xx_ll_usart.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon61
SynchPrescaler	stm32f0xx_ll_rtc.h	/^  uint32_t SynchPrescaler;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon57
SysTick	core_cm0.h	587;"	d
SysTick_BASE	core_cm0.h	582;"	d
SysTick_CALIB_NOREF_Msk	core_cm0.h	526;"	d
SysTick_CALIB_NOREF_Pos	core_cm0.h	525;"	d
SysTick_CALIB_SKEW_Msk	core_cm0.h	529;"	d
SysTick_CALIB_SKEW_Pos	core_cm0.h	528;"	d
SysTick_CALIB_TENMS_Msk	core_cm0.h	532;"	d
SysTick_CALIB_TENMS_Pos	core_cm0.h	531;"	d
SysTick_CTRL_CLKSOURCE_Msk	core_cm0.h	508;"	d
SysTick_CTRL_CLKSOURCE_Pos	core_cm0.h	507;"	d
SysTick_CTRL_COUNTFLAG_Msk	core_cm0.h	505;"	d
SysTick_CTRL_COUNTFLAG_Pos	core_cm0.h	504;"	d
SysTick_CTRL_ENABLE_Msk	core_cm0.h	514;"	d
SysTick_CTRL_ENABLE_Pos	core_cm0.h	513;"	d
SysTick_CTRL_TICKINT_Msk	core_cm0.h	511;"	d
SysTick_CTRL_TICKINT_Pos	core_cm0.h	510;"	d
SysTick_Config	core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_IRQn	stm32f051x8.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M0 System Tick Interrupt                              *\/$/;"	e	enum:__anon5
SysTick_LOAD_RELOAD_Msk	core_cm0.h	518;"	d
SysTick_LOAD_RELOAD_Pos	core_cm0.h	517;"	d
SysTick_Type	core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon50
SysTick_VAL_CURRENT_Msk	core_cm0.h	522;"	d
SysTick_VAL_CURRENT_Pos	core_cm0.h	521;"	d
T	core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon44::__anon45
TAFCR	stm32f051x8.h	/^  __IO uint32_t TAFCR;      \/*!< RTC tamper and alternate function configuration register,  Address offset: 0x40 *\/$/;"	m	struct:__anon26
TDR	stm32f051x8.h	/^  __IO uint16_t TDR;    \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	m	struct:__anon30
TEMPSENSOR_CAL1_ADDR	stm32f0xx_ll_adc.h	210;"	d
TEMPSENSOR_CAL1_TEMP	stm32f0xx_ll_adc.h	212;"	d
TEMPSENSOR_CAL2_ADDR	stm32f0xx_ll_adc.h	211;"	d
TEMPSENSOR_CAL2_TEMP	stm32f0xx_ll_adc.h	213;"	d
TEMPSENSOR_CAL_VREFANALOG	stm32f0xx_ll_adc.h	214;"	d
TIM1	stm32f051x8.h	628;"	d
TIM14	stm32f051x8.h	608;"	d
TIM14_BASE	stm32f051x8.h	548;"	d
TIM14_IRQn	stm32f051x8.h	/^  TIM14_IRQn                  = 19,     \/*!< TIM14 global Interrupt                                          *\/$/;"	e	enum:__anon5
TIM14_OR_RMP_MASK	stm32f0xx_ll_tim.h	131;"	d
TIM14_OR_TI1_RMP	stm32f051x8.h	5421;"	d
TIM14_OR_TI1_RMP_0	stm32f051x8.h	5422;"	d
TIM14_OR_TI1_RMP_1	stm32f051x8.h	5423;"	d
TIM14_OR_TI1_RMP_Msk	stm32f051x8.h	5420;"	d
TIM14_OR_TI1_RMP_Pos	stm32f051x8.h	5419;"	d
TIM15	stm32f051x8.h	632;"	d
TIM15_BASE	stm32f051x8.h	569;"	d
TIM15_IRQn	stm32f051x8.h	/^  TIM15_IRQn                  = 20,     \/*!< TIM15 global Interrupt                                          *\/$/;"	e	enum:__anon5
TIM16	stm32f051x8.h	633;"	d
TIM16_BASE	stm32f051x8.h	570;"	d
TIM16_IRQn	stm32f051x8.h	/^  TIM16_IRQn                  = 21,     \/*!< TIM16 global Interrupt                                          *\/$/;"	e	enum:__anon5
TIM17	stm32f051x8.h	634;"	d
TIM17_BASE	stm32f051x8.h	571;"	d
TIM17_IRQn	stm32f051x8.h	/^  TIM17_IRQn                  = 22,     \/*!< TIM17 global Interrupt                                          *\/$/;"	e	enum:__anon5
TIM1_BASE	stm32f051x8.h	566;"	d
TIM1_BRK_UP_TRG_COM_IRQn	stm32f051x8.h	/^  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     \/*!< TIM1 Break, Update, Trigger and Commutation Interrupt           *\/$/;"	e	enum:__anon5
TIM1_CC_IRQn	stm32f051x8.h	/^  TIM1_CC_IRQn                = 14,     \/*!< TIM1 Capture Compare Interrupt                                  *\/$/;"	e	enum:__anon5
TIM2	stm32f051x8.h	605;"	d
TIM2_BASE	stm32f051x8.h	545;"	d
TIM2_IRQn	stm32f051x8.h	/^  TIM2_IRQn                   = 15,     \/*!< TIM2 global Interrupt                                           *\/$/;"	e	enum:__anon5
TIM3	stm32f051x8.h	606;"	d
TIM3_BASE	stm32f051x8.h	546;"	d
TIM3_IRQn	stm32f051x8.h	/^  TIM3_IRQn                   = 16,     \/*!< TIM3 global Interrupt                                           *\/$/;"	e	enum:__anon5
TIM6	stm32f051x8.h	607;"	d
TIM6_BASE	stm32f051x8.h	547;"	d
TIM6_DAC_IRQn	stm32f051x8.h	/^  TIM6_DAC_IRQn               = 17,     \/*!< TIM6 global and DAC channel underrun error Interrupt            *\/$/;"	e	enum:__anon5
TIM6_IRQHandler	stm32f051x8.h	6774;"	d
TIM6_IRQn	stm32f051x8.h	6762;"	d
TIMEOUTR	stm32f051x8.h	/^  __IO uint32_t TIMEOUTR; \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon22
TIMINGR	stm32f051x8.h	/^  __IO uint32_t TIMINGR;  \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon22
TIM_ARR_ARR	stm32f051x8.h	5329;"	d
TIM_ARR_ARR_Msk	stm32f051x8.h	5328;"	d
TIM_ARR_ARR_Pos	stm32f051x8.h	5327;"	d
TIM_BDTR_AOE	stm32f051x8.h	5389;"	d
TIM_BDTR_AOE_Msk	stm32f051x8.h	5388;"	d
TIM_BDTR_AOE_Pos	stm32f051x8.h	5387;"	d
TIM_BDTR_BKE	stm32f051x8.h	5383;"	d
TIM_BDTR_BKE_Msk	stm32f051x8.h	5382;"	d
TIM_BDTR_BKE_Pos	stm32f051x8.h	5381;"	d
TIM_BDTR_BKP	stm32f051x8.h	5386;"	d
TIM_BDTR_BKP_Msk	stm32f051x8.h	5385;"	d
TIM_BDTR_BKP_Pos	stm32f051x8.h	5384;"	d
TIM_BDTR_DTG	stm32f051x8.h	5359;"	d
TIM_BDTR_DTG_0	stm32f051x8.h	5360;"	d
TIM_BDTR_DTG_1	stm32f051x8.h	5361;"	d
TIM_BDTR_DTG_2	stm32f051x8.h	5362;"	d
TIM_BDTR_DTG_3	stm32f051x8.h	5363;"	d
TIM_BDTR_DTG_4	stm32f051x8.h	5364;"	d
TIM_BDTR_DTG_5	stm32f051x8.h	5365;"	d
TIM_BDTR_DTG_6	stm32f051x8.h	5366;"	d
TIM_BDTR_DTG_7	stm32f051x8.h	5367;"	d
TIM_BDTR_DTG_Msk	stm32f051x8.h	5358;"	d
TIM_BDTR_DTG_Pos	stm32f051x8.h	5357;"	d
TIM_BDTR_LOCK	stm32f051x8.h	5371;"	d
TIM_BDTR_LOCK_0	stm32f051x8.h	5372;"	d
TIM_BDTR_LOCK_1	stm32f051x8.h	5373;"	d
TIM_BDTR_LOCK_Msk	stm32f051x8.h	5370;"	d
TIM_BDTR_LOCK_Pos	stm32f051x8.h	5369;"	d
TIM_BDTR_MOE	stm32f051x8.h	5392;"	d
TIM_BDTR_MOE_Msk	stm32f051x8.h	5391;"	d
TIM_BDTR_MOE_Pos	stm32f051x8.h	5390;"	d
TIM_BDTR_OSSI	stm32f051x8.h	5377;"	d
TIM_BDTR_OSSI_Msk	stm32f051x8.h	5376;"	d
TIM_BDTR_OSSI_Pos	stm32f051x8.h	5375;"	d
TIM_BDTR_OSSR	stm32f051x8.h	5380;"	d
TIM_BDTR_OSSR_Msk	stm32f051x8.h	5379;"	d
TIM_BDTR_OSSR_Pos	stm32f051x8.h	5378;"	d
TIM_CALC_DTS	stm32f0xx_ll_tim.h	182;"	d
TIM_CCER_CC1E	stm32f051x8.h	5272;"	d
TIM_CCER_CC1E_Msk	stm32f051x8.h	5271;"	d
TIM_CCER_CC1E_Pos	stm32f051x8.h	5270;"	d
TIM_CCER_CC1NE	stm32f051x8.h	5278;"	d
TIM_CCER_CC1NE_Msk	stm32f051x8.h	5277;"	d
TIM_CCER_CC1NE_Pos	stm32f051x8.h	5276;"	d
TIM_CCER_CC1NP	stm32f051x8.h	5281;"	d
TIM_CCER_CC1NP_Msk	stm32f051x8.h	5280;"	d
TIM_CCER_CC1NP_Pos	stm32f051x8.h	5279;"	d
TIM_CCER_CC1P	stm32f051x8.h	5275;"	d
TIM_CCER_CC1P_Msk	stm32f051x8.h	5274;"	d
TIM_CCER_CC1P_Pos	stm32f051x8.h	5273;"	d
TIM_CCER_CC2E	stm32f051x8.h	5284;"	d
TIM_CCER_CC2E_Msk	stm32f051x8.h	5283;"	d
TIM_CCER_CC2E_Pos	stm32f051x8.h	5282;"	d
TIM_CCER_CC2NE	stm32f051x8.h	5290;"	d
TIM_CCER_CC2NE_Msk	stm32f051x8.h	5289;"	d
TIM_CCER_CC2NE_Pos	stm32f051x8.h	5288;"	d
TIM_CCER_CC2NP	stm32f051x8.h	5293;"	d
TIM_CCER_CC2NP_Msk	stm32f051x8.h	5292;"	d
TIM_CCER_CC2NP_Pos	stm32f051x8.h	5291;"	d
TIM_CCER_CC2P	stm32f051x8.h	5287;"	d
TIM_CCER_CC2P_Msk	stm32f051x8.h	5286;"	d
TIM_CCER_CC2P_Pos	stm32f051x8.h	5285;"	d
TIM_CCER_CC3E	stm32f051x8.h	5296;"	d
TIM_CCER_CC3E_Msk	stm32f051x8.h	5295;"	d
TIM_CCER_CC3E_Pos	stm32f051x8.h	5294;"	d
TIM_CCER_CC3NE	stm32f051x8.h	5302;"	d
TIM_CCER_CC3NE_Msk	stm32f051x8.h	5301;"	d
TIM_CCER_CC3NE_Pos	stm32f051x8.h	5300;"	d
TIM_CCER_CC3NP	stm32f051x8.h	5305;"	d
TIM_CCER_CC3NP_Msk	stm32f051x8.h	5304;"	d
TIM_CCER_CC3NP_Pos	stm32f051x8.h	5303;"	d
TIM_CCER_CC3P	stm32f051x8.h	5299;"	d
TIM_CCER_CC3P_Msk	stm32f051x8.h	5298;"	d
TIM_CCER_CC3P_Pos	stm32f051x8.h	5297;"	d
TIM_CCER_CC4E	stm32f051x8.h	5308;"	d
TIM_CCER_CC4E_Msk	stm32f051x8.h	5307;"	d
TIM_CCER_CC4E_Pos	stm32f051x8.h	5306;"	d
TIM_CCER_CC4NP	stm32f051x8.h	5314;"	d
TIM_CCER_CC4NP_Msk	stm32f051x8.h	5313;"	d
TIM_CCER_CC4NP_Pos	stm32f051x8.h	5312;"	d
TIM_CCER_CC4P	stm32f051x8.h	5311;"	d
TIM_CCER_CC4P_Msk	stm32f051x8.h	5310;"	d
TIM_CCER_CC4P_Pos	stm32f051x8.h	5309;"	d
TIM_CCMR1_CC1S	stm32f051x8.h	5114;"	d
TIM_CCMR1_CC1S_0	stm32f051x8.h	5115;"	d
TIM_CCMR1_CC1S_1	stm32f051x8.h	5116;"	d
TIM_CCMR1_CC1S_Msk	stm32f051x8.h	5113;"	d
TIM_CCMR1_CC1S_Pos	stm32f051x8.h	5112;"	d
TIM_CCMR1_CC2S	stm32f051x8.h	5138;"	d
TIM_CCMR1_CC2S_0	stm32f051x8.h	5139;"	d
TIM_CCMR1_CC2S_1	stm32f051x8.h	5140;"	d
TIM_CCMR1_CC2S_Msk	stm32f051x8.h	5137;"	d
TIM_CCMR1_CC2S_Pos	stm32f051x8.h	5136;"	d
TIM_CCMR1_IC1F	stm32f051x8.h	5170;"	d
TIM_CCMR1_IC1F_0	stm32f051x8.h	5171;"	d
TIM_CCMR1_IC1F_1	stm32f051x8.h	5172;"	d
TIM_CCMR1_IC1F_2	stm32f051x8.h	5173;"	d
TIM_CCMR1_IC1F_3	stm32f051x8.h	5174;"	d
TIM_CCMR1_IC1F_Msk	stm32f051x8.h	5169;"	d
TIM_CCMR1_IC1F_Pos	stm32f051x8.h	5168;"	d
TIM_CCMR1_IC1PSC	stm32f051x8.h	5164;"	d
TIM_CCMR1_IC1PSC_0	stm32f051x8.h	5165;"	d
TIM_CCMR1_IC1PSC_1	stm32f051x8.h	5166;"	d
TIM_CCMR1_IC1PSC_Msk	stm32f051x8.h	5163;"	d
TIM_CCMR1_IC1PSC_Pos	stm32f051x8.h	5162;"	d
TIM_CCMR1_IC2F	stm32f051x8.h	5184;"	d
TIM_CCMR1_IC2F_0	stm32f051x8.h	5185;"	d
TIM_CCMR1_IC2F_1	stm32f051x8.h	5186;"	d
TIM_CCMR1_IC2F_2	stm32f051x8.h	5187;"	d
TIM_CCMR1_IC2F_3	stm32f051x8.h	5188;"	d
TIM_CCMR1_IC2F_Msk	stm32f051x8.h	5183;"	d
TIM_CCMR1_IC2F_Pos	stm32f051x8.h	5182;"	d
TIM_CCMR1_IC2PSC	stm32f051x8.h	5178;"	d
TIM_CCMR1_IC2PSC_0	stm32f051x8.h	5179;"	d
TIM_CCMR1_IC2PSC_1	stm32f051x8.h	5180;"	d
TIM_CCMR1_IC2PSC_Msk	stm32f051x8.h	5177;"	d
TIM_CCMR1_IC2PSC_Pos	stm32f051x8.h	5176;"	d
TIM_CCMR1_OC1CE	stm32f051x8.h	5134;"	d
TIM_CCMR1_OC1CE_Msk	stm32f051x8.h	5133;"	d
TIM_CCMR1_OC1CE_Pos	stm32f051x8.h	5132;"	d
TIM_CCMR1_OC1FE	stm32f051x8.h	5120;"	d
TIM_CCMR1_OC1FE_Msk	stm32f051x8.h	5119;"	d
TIM_CCMR1_OC1FE_Pos	stm32f051x8.h	5118;"	d
TIM_CCMR1_OC1M	stm32f051x8.h	5127;"	d
TIM_CCMR1_OC1M_0	stm32f051x8.h	5128;"	d
TIM_CCMR1_OC1M_1	stm32f051x8.h	5129;"	d
TIM_CCMR1_OC1M_2	stm32f051x8.h	5130;"	d
TIM_CCMR1_OC1M_Msk	stm32f051x8.h	5126;"	d
TIM_CCMR1_OC1M_Pos	stm32f051x8.h	5125;"	d
TIM_CCMR1_OC1PE	stm32f051x8.h	5123;"	d
TIM_CCMR1_OC1PE_Msk	stm32f051x8.h	5122;"	d
TIM_CCMR1_OC1PE_Pos	stm32f051x8.h	5121;"	d
TIM_CCMR1_OC2CE	stm32f051x8.h	5158;"	d
TIM_CCMR1_OC2CE_Msk	stm32f051x8.h	5157;"	d
TIM_CCMR1_OC2CE_Pos	stm32f051x8.h	5156;"	d
TIM_CCMR1_OC2FE	stm32f051x8.h	5144;"	d
TIM_CCMR1_OC2FE_Msk	stm32f051x8.h	5143;"	d
TIM_CCMR1_OC2FE_Pos	stm32f051x8.h	5142;"	d
TIM_CCMR1_OC2M	stm32f051x8.h	5151;"	d
TIM_CCMR1_OC2M_0	stm32f051x8.h	5152;"	d
TIM_CCMR1_OC2M_1	stm32f051x8.h	5153;"	d
TIM_CCMR1_OC2M_2	stm32f051x8.h	5154;"	d
TIM_CCMR1_OC2M_Msk	stm32f051x8.h	5150;"	d
TIM_CCMR1_OC2M_Pos	stm32f051x8.h	5149;"	d
TIM_CCMR1_OC2PE	stm32f051x8.h	5147;"	d
TIM_CCMR1_OC2PE_Msk	stm32f051x8.h	5146;"	d
TIM_CCMR1_OC2PE_Pos	stm32f051x8.h	5145;"	d
TIM_CCMR2_CC3S	stm32f051x8.h	5193;"	d
TIM_CCMR2_CC3S_0	stm32f051x8.h	5194;"	d
TIM_CCMR2_CC3S_1	stm32f051x8.h	5195;"	d
TIM_CCMR2_CC3S_Msk	stm32f051x8.h	5192;"	d
TIM_CCMR2_CC3S_Pos	stm32f051x8.h	5191;"	d
TIM_CCMR2_CC4S	stm32f051x8.h	5217;"	d
TIM_CCMR2_CC4S_0	stm32f051x8.h	5218;"	d
TIM_CCMR2_CC4S_1	stm32f051x8.h	5219;"	d
TIM_CCMR2_CC4S_Msk	stm32f051x8.h	5216;"	d
TIM_CCMR2_CC4S_Pos	stm32f051x8.h	5215;"	d
TIM_CCMR2_IC3F	stm32f051x8.h	5249;"	d
TIM_CCMR2_IC3F_0	stm32f051x8.h	5250;"	d
TIM_CCMR2_IC3F_1	stm32f051x8.h	5251;"	d
TIM_CCMR2_IC3F_2	stm32f051x8.h	5252;"	d
TIM_CCMR2_IC3F_3	stm32f051x8.h	5253;"	d
TIM_CCMR2_IC3F_Msk	stm32f051x8.h	5248;"	d
TIM_CCMR2_IC3F_Pos	stm32f051x8.h	5247;"	d
TIM_CCMR2_IC3PSC	stm32f051x8.h	5243;"	d
TIM_CCMR2_IC3PSC_0	stm32f051x8.h	5244;"	d
TIM_CCMR2_IC3PSC_1	stm32f051x8.h	5245;"	d
TIM_CCMR2_IC3PSC_Msk	stm32f051x8.h	5242;"	d
TIM_CCMR2_IC3PSC_Pos	stm32f051x8.h	5241;"	d
TIM_CCMR2_IC4F	stm32f051x8.h	5263;"	d
TIM_CCMR2_IC4F_0	stm32f051x8.h	5264;"	d
TIM_CCMR2_IC4F_1	stm32f051x8.h	5265;"	d
TIM_CCMR2_IC4F_2	stm32f051x8.h	5266;"	d
TIM_CCMR2_IC4F_3	stm32f051x8.h	5267;"	d
TIM_CCMR2_IC4F_Msk	stm32f051x8.h	5262;"	d
TIM_CCMR2_IC4F_Pos	stm32f051x8.h	5261;"	d
TIM_CCMR2_IC4PSC	stm32f051x8.h	5257;"	d
TIM_CCMR2_IC4PSC_0	stm32f051x8.h	5258;"	d
TIM_CCMR2_IC4PSC_1	stm32f051x8.h	5259;"	d
TIM_CCMR2_IC4PSC_Msk	stm32f051x8.h	5256;"	d
TIM_CCMR2_IC4PSC_Pos	stm32f051x8.h	5255;"	d
TIM_CCMR2_OC3CE	stm32f051x8.h	5213;"	d
TIM_CCMR2_OC3CE_Msk	stm32f051x8.h	5212;"	d
TIM_CCMR2_OC3CE_Pos	stm32f051x8.h	5211;"	d
TIM_CCMR2_OC3FE	stm32f051x8.h	5199;"	d
TIM_CCMR2_OC3FE_Msk	stm32f051x8.h	5198;"	d
TIM_CCMR2_OC3FE_Pos	stm32f051x8.h	5197;"	d
TIM_CCMR2_OC3M	stm32f051x8.h	5206;"	d
TIM_CCMR2_OC3M_0	stm32f051x8.h	5207;"	d
TIM_CCMR2_OC3M_1	stm32f051x8.h	5208;"	d
TIM_CCMR2_OC3M_2	stm32f051x8.h	5209;"	d
TIM_CCMR2_OC3M_Msk	stm32f051x8.h	5205;"	d
TIM_CCMR2_OC3M_Pos	stm32f051x8.h	5204;"	d
TIM_CCMR2_OC3PE	stm32f051x8.h	5202;"	d
TIM_CCMR2_OC3PE_Msk	stm32f051x8.h	5201;"	d
TIM_CCMR2_OC3PE_Pos	stm32f051x8.h	5200;"	d
TIM_CCMR2_OC4CE	stm32f051x8.h	5237;"	d
TIM_CCMR2_OC4CE_Msk	stm32f051x8.h	5236;"	d
TIM_CCMR2_OC4CE_Pos	stm32f051x8.h	5235;"	d
TIM_CCMR2_OC4FE	stm32f051x8.h	5223;"	d
TIM_CCMR2_OC4FE_Msk	stm32f051x8.h	5222;"	d
TIM_CCMR2_OC4FE_Pos	stm32f051x8.h	5221;"	d
TIM_CCMR2_OC4M	stm32f051x8.h	5230;"	d
TIM_CCMR2_OC4M_0	stm32f051x8.h	5231;"	d
TIM_CCMR2_OC4M_1	stm32f051x8.h	5232;"	d
TIM_CCMR2_OC4M_2	stm32f051x8.h	5233;"	d
TIM_CCMR2_OC4M_Msk	stm32f051x8.h	5229;"	d
TIM_CCMR2_OC4M_Pos	stm32f051x8.h	5228;"	d
TIM_CCMR2_OC4PE	stm32f051x8.h	5226;"	d
TIM_CCMR2_OC4PE_Msk	stm32f051x8.h	5225;"	d
TIM_CCMR2_OC4PE_Pos	stm32f051x8.h	5224;"	d
TIM_CCR1_CCR1	stm32f051x8.h	5339;"	d
TIM_CCR1_CCR1_Msk	stm32f051x8.h	5338;"	d
TIM_CCR1_CCR1_Pos	stm32f051x8.h	5337;"	d
TIM_CCR2_CCR2	stm32f051x8.h	5344;"	d
TIM_CCR2_CCR2_Msk	stm32f051x8.h	5343;"	d
TIM_CCR2_CCR2_Pos	stm32f051x8.h	5342;"	d
TIM_CCR3_CCR3	stm32f051x8.h	5349;"	d
TIM_CCR3_CCR3_Msk	stm32f051x8.h	5348;"	d
TIM_CCR3_CCR3_Pos	stm32f051x8.h	5347;"	d
TIM_CCR4_CCR4	stm32f051x8.h	5354;"	d
TIM_CCR4_CCR4_Msk	stm32f051x8.h	5353;"	d
TIM_CCR4_CCR4_Pos	stm32f051x8.h	5352;"	d
TIM_CNT_CNT	stm32f051x8.h	5319;"	d
TIM_CNT_CNT_Msk	stm32f051x8.h	5318;"	d
TIM_CNT_CNT_Pos	stm32f051x8.h	5317;"	d
TIM_CR1_ARPE	stm32f051x8.h	4905;"	d
TIM_CR1_ARPE_Msk	stm32f051x8.h	4904;"	d
TIM_CR1_ARPE_Pos	stm32f051x8.h	4903;"	d
TIM_CR1_CEN	stm32f051x8.h	4883;"	d
TIM_CR1_CEN_Msk	stm32f051x8.h	4882;"	d
TIM_CR1_CEN_Pos	stm32f051x8.h	4881;"	d
TIM_CR1_CKD	stm32f051x8.h	4909;"	d
TIM_CR1_CKD_0	stm32f051x8.h	4910;"	d
TIM_CR1_CKD_1	stm32f051x8.h	4911;"	d
TIM_CR1_CKD_Msk	stm32f051x8.h	4908;"	d
TIM_CR1_CKD_Pos	stm32f051x8.h	4907;"	d
TIM_CR1_CMS	stm32f051x8.h	4899;"	d
TIM_CR1_CMS_0	stm32f051x8.h	4900;"	d
TIM_CR1_CMS_1	stm32f051x8.h	4901;"	d
TIM_CR1_CMS_Msk	stm32f051x8.h	4898;"	d
TIM_CR1_CMS_Pos	stm32f051x8.h	4897;"	d
TIM_CR1_DIR	stm32f051x8.h	4895;"	d
TIM_CR1_DIR_Msk	stm32f051x8.h	4894;"	d
TIM_CR1_DIR_Pos	stm32f051x8.h	4893;"	d
TIM_CR1_OPM	stm32f051x8.h	4892;"	d
TIM_CR1_OPM_Msk	stm32f051x8.h	4891;"	d
TIM_CR1_OPM_Pos	stm32f051x8.h	4890;"	d
TIM_CR1_UDIS	stm32f051x8.h	4886;"	d
TIM_CR1_UDIS_Msk	stm32f051x8.h	4885;"	d
TIM_CR1_UDIS_Pos	stm32f051x8.h	4884;"	d
TIM_CR1_URS	stm32f051x8.h	4889;"	d
TIM_CR1_URS_Msk	stm32f051x8.h	4888;"	d
TIM_CR1_URS_Pos	stm32f051x8.h	4887;"	d
TIM_CR2_CCDS	stm32f051x8.h	4922;"	d
TIM_CR2_CCDS_Msk	stm32f051x8.h	4921;"	d
TIM_CR2_CCDS_Pos	stm32f051x8.h	4920;"	d
TIM_CR2_CCPC	stm32f051x8.h	4916;"	d
TIM_CR2_CCPC_Msk	stm32f051x8.h	4915;"	d
TIM_CR2_CCPC_Pos	stm32f051x8.h	4914;"	d
TIM_CR2_CCUS	stm32f051x8.h	4919;"	d
TIM_CR2_CCUS_Msk	stm32f051x8.h	4918;"	d
TIM_CR2_CCUS_Pos	stm32f051x8.h	4917;"	d
TIM_CR2_MMS	stm32f051x8.h	4926;"	d
TIM_CR2_MMS_0	stm32f051x8.h	4927;"	d
TIM_CR2_MMS_1	stm32f051x8.h	4928;"	d
TIM_CR2_MMS_2	stm32f051x8.h	4929;"	d
TIM_CR2_MMS_Msk	stm32f051x8.h	4925;"	d
TIM_CR2_MMS_Pos	stm32f051x8.h	4924;"	d
TIM_CR2_OIS1	stm32f051x8.h	4936;"	d
TIM_CR2_OIS1N	stm32f051x8.h	4939;"	d
TIM_CR2_OIS1N_Msk	stm32f051x8.h	4938;"	d
TIM_CR2_OIS1N_Pos	stm32f051x8.h	4937;"	d
TIM_CR2_OIS1_Msk	stm32f051x8.h	4935;"	d
TIM_CR2_OIS1_Pos	stm32f051x8.h	4934;"	d
TIM_CR2_OIS2	stm32f051x8.h	4942;"	d
TIM_CR2_OIS2N	stm32f051x8.h	4945;"	d
TIM_CR2_OIS2N_Msk	stm32f051x8.h	4944;"	d
TIM_CR2_OIS2N_Pos	stm32f051x8.h	4943;"	d
TIM_CR2_OIS2_Msk	stm32f051x8.h	4941;"	d
TIM_CR2_OIS2_Pos	stm32f051x8.h	4940;"	d
TIM_CR2_OIS3	stm32f051x8.h	4948;"	d
TIM_CR2_OIS3N	stm32f051x8.h	4951;"	d
TIM_CR2_OIS3N_Msk	stm32f051x8.h	4950;"	d
TIM_CR2_OIS3N_Pos	stm32f051x8.h	4949;"	d
TIM_CR2_OIS3_Msk	stm32f051x8.h	4947;"	d
TIM_CR2_OIS3_Pos	stm32f051x8.h	4946;"	d
TIM_CR2_OIS4	stm32f051x8.h	4954;"	d
TIM_CR2_OIS4_Msk	stm32f051x8.h	4953;"	d
TIM_CR2_OIS4_Pos	stm32f051x8.h	4952;"	d
TIM_CR2_TI1S	stm32f051x8.h	4933;"	d
TIM_CR2_TI1S_Msk	stm32f051x8.h	4932;"	d
TIM_CR2_TI1S_Pos	stm32f051x8.h	4931;"	d
TIM_DCR_DBA	stm32f051x8.h	5397;"	d
TIM_DCR_DBA_0	stm32f051x8.h	5398;"	d
TIM_DCR_DBA_1	stm32f051x8.h	5399;"	d
TIM_DCR_DBA_2	stm32f051x8.h	5400;"	d
TIM_DCR_DBA_3	stm32f051x8.h	5401;"	d
TIM_DCR_DBA_4	stm32f051x8.h	5402;"	d
TIM_DCR_DBA_Msk	stm32f051x8.h	5396;"	d
TIM_DCR_DBA_Pos	stm32f051x8.h	5395;"	d
TIM_DCR_DBL	stm32f051x8.h	5406;"	d
TIM_DCR_DBL_0	stm32f051x8.h	5407;"	d
TIM_DCR_DBL_1	stm32f051x8.h	5408;"	d
TIM_DCR_DBL_2	stm32f051x8.h	5409;"	d
TIM_DCR_DBL_3	stm32f051x8.h	5410;"	d
TIM_DCR_DBL_4	stm32f051x8.h	5411;"	d
TIM_DCR_DBL_Msk	stm32f051x8.h	5405;"	d
TIM_DCR_DBL_Pos	stm32f051x8.h	5404;"	d
TIM_DIER_BIE	stm32f051x8.h	5024;"	d
TIM_DIER_BIE_Msk	stm32f051x8.h	5023;"	d
TIM_DIER_BIE_Pos	stm32f051x8.h	5022;"	d
TIM_DIER_CC1DE	stm32f051x8.h	5030;"	d
TIM_DIER_CC1DE_Msk	stm32f051x8.h	5029;"	d
TIM_DIER_CC1DE_Pos	stm32f051x8.h	5028;"	d
TIM_DIER_CC1IE	stm32f051x8.h	5006;"	d
TIM_DIER_CC1IE_Msk	stm32f051x8.h	5005;"	d
TIM_DIER_CC1IE_Pos	stm32f051x8.h	5004;"	d
TIM_DIER_CC2DE	stm32f051x8.h	5033;"	d
TIM_DIER_CC2DE_Msk	stm32f051x8.h	5032;"	d
TIM_DIER_CC2DE_Pos	stm32f051x8.h	5031;"	d
TIM_DIER_CC2IE	stm32f051x8.h	5009;"	d
TIM_DIER_CC2IE_Msk	stm32f051x8.h	5008;"	d
TIM_DIER_CC2IE_Pos	stm32f051x8.h	5007;"	d
TIM_DIER_CC3DE	stm32f051x8.h	5036;"	d
TIM_DIER_CC3DE_Msk	stm32f051x8.h	5035;"	d
TIM_DIER_CC3DE_Pos	stm32f051x8.h	5034;"	d
TIM_DIER_CC3IE	stm32f051x8.h	5012;"	d
TIM_DIER_CC3IE_Msk	stm32f051x8.h	5011;"	d
TIM_DIER_CC3IE_Pos	stm32f051x8.h	5010;"	d
TIM_DIER_CC4DE	stm32f051x8.h	5039;"	d
TIM_DIER_CC4DE_Msk	stm32f051x8.h	5038;"	d
TIM_DIER_CC4DE_Pos	stm32f051x8.h	5037;"	d
TIM_DIER_CC4IE	stm32f051x8.h	5015;"	d
TIM_DIER_CC4IE_Msk	stm32f051x8.h	5014;"	d
TIM_DIER_CC4IE_Pos	stm32f051x8.h	5013;"	d
TIM_DIER_COMDE	stm32f051x8.h	5042;"	d
TIM_DIER_COMDE_Msk	stm32f051x8.h	5041;"	d
TIM_DIER_COMDE_Pos	stm32f051x8.h	5040;"	d
TIM_DIER_COMIE	stm32f051x8.h	5018;"	d
TIM_DIER_COMIE_Msk	stm32f051x8.h	5017;"	d
TIM_DIER_COMIE_Pos	stm32f051x8.h	5016;"	d
TIM_DIER_TDE	stm32f051x8.h	5045;"	d
TIM_DIER_TDE_Msk	stm32f051x8.h	5044;"	d
TIM_DIER_TDE_Pos	stm32f051x8.h	5043;"	d
TIM_DIER_TIE	stm32f051x8.h	5021;"	d
TIM_DIER_TIE_Msk	stm32f051x8.h	5020;"	d
TIM_DIER_TIE_Pos	stm32f051x8.h	5019;"	d
TIM_DIER_UDE	stm32f051x8.h	5027;"	d
TIM_DIER_UDE_Msk	stm32f051x8.h	5026;"	d
TIM_DIER_UDE_Pos	stm32f051x8.h	5025;"	d
TIM_DIER_UIE	stm32f051x8.h	5003;"	d
TIM_DIER_UIE_Msk	stm32f051x8.h	5002;"	d
TIM_DIER_UIE_Pos	stm32f051x8.h	5001;"	d
TIM_DMAR_DMAB	stm32f051x8.h	5416;"	d
TIM_DMAR_DMAB_Msk	stm32f051x8.h	5415;"	d
TIM_DMAR_DMAB_Pos	stm32f051x8.h	5414;"	d
TIM_EGR_BG	stm32f051x8.h	5109;"	d
TIM_EGR_BG_Msk	stm32f051x8.h	5108;"	d
TIM_EGR_BG_Pos	stm32f051x8.h	5107;"	d
TIM_EGR_CC1G	stm32f051x8.h	5091;"	d
TIM_EGR_CC1G_Msk	stm32f051x8.h	5090;"	d
TIM_EGR_CC1G_Pos	stm32f051x8.h	5089;"	d
TIM_EGR_CC2G	stm32f051x8.h	5094;"	d
TIM_EGR_CC2G_Msk	stm32f051x8.h	5093;"	d
TIM_EGR_CC2G_Pos	stm32f051x8.h	5092;"	d
TIM_EGR_CC3G	stm32f051x8.h	5097;"	d
TIM_EGR_CC3G_Msk	stm32f051x8.h	5096;"	d
TIM_EGR_CC3G_Pos	stm32f051x8.h	5095;"	d
TIM_EGR_CC4G	stm32f051x8.h	5100;"	d
TIM_EGR_CC4G_Msk	stm32f051x8.h	5099;"	d
TIM_EGR_CC4G_Pos	stm32f051x8.h	5098;"	d
TIM_EGR_COMG	stm32f051x8.h	5103;"	d
TIM_EGR_COMG_Msk	stm32f051x8.h	5102;"	d
TIM_EGR_COMG_Pos	stm32f051x8.h	5101;"	d
TIM_EGR_TG	stm32f051x8.h	5106;"	d
TIM_EGR_TG_Msk	stm32f051x8.h	5105;"	d
TIM_EGR_TG_Pos	stm32f051x8.h	5104;"	d
TIM_EGR_UG	stm32f051x8.h	5088;"	d
TIM_EGR_UG_Msk	stm32f051x8.h	5087;"	d
TIM_EGR_UG_Pos	stm32f051x8.h	5086;"	d
TIM_GET_CHANNEL_INDEX	stm32f0xx_ll_tim.h	166;"	d
TIM_PSC_PSC	stm32f051x8.h	5324;"	d
TIM_PSC_PSC_Msk	stm32f051x8.h	5323;"	d
TIM_PSC_PSC_Pos	stm32f051x8.h	5322;"	d
TIM_RCR_REP	stm32f051x8.h	5334;"	d
TIM_RCR_REP_Msk	stm32f051x8.h	5333;"	d
TIM_RCR_REP_Pos	stm32f051x8.h	5332;"	d
TIM_SMCR_ECE	stm32f051x8.h	4995;"	d
TIM_SMCR_ECE_Msk	stm32f051x8.h	4994;"	d
TIM_SMCR_ECE_Pos	stm32f051x8.h	4993;"	d
TIM_SMCR_ETF	stm32f051x8.h	4981;"	d
TIM_SMCR_ETF_0	stm32f051x8.h	4982;"	d
TIM_SMCR_ETF_1	stm32f051x8.h	4983;"	d
TIM_SMCR_ETF_2	stm32f051x8.h	4984;"	d
TIM_SMCR_ETF_3	stm32f051x8.h	4985;"	d
TIM_SMCR_ETF_Msk	stm32f051x8.h	4980;"	d
TIM_SMCR_ETF_Pos	stm32f051x8.h	4979;"	d
TIM_SMCR_ETP	stm32f051x8.h	4998;"	d
TIM_SMCR_ETPS	stm32f051x8.h	4989;"	d
TIM_SMCR_ETPS_0	stm32f051x8.h	4990;"	d
TIM_SMCR_ETPS_1	stm32f051x8.h	4991;"	d
TIM_SMCR_ETPS_Msk	stm32f051x8.h	4988;"	d
TIM_SMCR_ETPS_Pos	stm32f051x8.h	4987;"	d
TIM_SMCR_ETP_Msk	stm32f051x8.h	4997;"	d
TIM_SMCR_ETP_Pos	stm32f051x8.h	4996;"	d
TIM_SMCR_MSM	stm32f051x8.h	4977;"	d
TIM_SMCR_MSM_Msk	stm32f051x8.h	4976;"	d
TIM_SMCR_MSM_Pos	stm32f051x8.h	4975;"	d
TIM_SMCR_OCCS	stm32f051x8.h	4966;"	d
TIM_SMCR_OCCS_Msk	stm32f051x8.h	4965;"	d
TIM_SMCR_OCCS_Pos	stm32f051x8.h	4964;"	d
TIM_SMCR_SMS	stm32f051x8.h	4959;"	d
TIM_SMCR_SMS_0	stm32f051x8.h	4960;"	d
TIM_SMCR_SMS_1	stm32f051x8.h	4961;"	d
TIM_SMCR_SMS_2	stm32f051x8.h	4962;"	d
TIM_SMCR_SMS_Msk	stm32f051x8.h	4958;"	d
TIM_SMCR_SMS_Pos	stm32f051x8.h	4957;"	d
TIM_SMCR_TS	stm32f051x8.h	4970;"	d
TIM_SMCR_TS_0	stm32f051x8.h	4971;"	d
TIM_SMCR_TS_1	stm32f051x8.h	4972;"	d
TIM_SMCR_TS_2	stm32f051x8.h	4973;"	d
TIM_SMCR_TS_Msk	stm32f051x8.h	4969;"	d
TIM_SMCR_TS_Pos	stm32f051x8.h	4968;"	d
TIM_SR_BIF	stm32f051x8.h	5071;"	d
TIM_SR_BIF_Msk	stm32f051x8.h	5070;"	d
TIM_SR_BIF_Pos	stm32f051x8.h	5069;"	d
TIM_SR_CC1IF	stm32f051x8.h	5053;"	d
TIM_SR_CC1IF_Msk	stm32f051x8.h	5052;"	d
TIM_SR_CC1IF_Pos	stm32f051x8.h	5051;"	d
TIM_SR_CC1OF	stm32f051x8.h	5074;"	d
TIM_SR_CC1OF_Msk	stm32f051x8.h	5073;"	d
TIM_SR_CC1OF_Pos	stm32f051x8.h	5072;"	d
TIM_SR_CC2IF	stm32f051x8.h	5056;"	d
TIM_SR_CC2IF_Msk	stm32f051x8.h	5055;"	d
TIM_SR_CC2IF_Pos	stm32f051x8.h	5054;"	d
TIM_SR_CC2OF	stm32f051x8.h	5077;"	d
TIM_SR_CC2OF_Msk	stm32f051x8.h	5076;"	d
TIM_SR_CC2OF_Pos	stm32f051x8.h	5075;"	d
TIM_SR_CC3IF	stm32f051x8.h	5059;"	d
TIM_SR_CC3IF_Msk	stm32f051x8.h	5058;"	d
TIM_SR_CC3IF_Pos	stm32f051x8.h	5057;"	d
TIM_SR_CC3OF	stm32f051x8.h	5080;"	d
TIM_SR_CC3OF_Msk	stm32f051x8.h	5079;"	d
TIM_SR_CC3OF_Pos	stm32f051x8.h	5078;"	d
TIM_SR_CC4IF	stm32f051x8.h	5062;"	d
TIM_SR_CC4IF_Msk	stm32f051x8.h	5061;"	d
TIM_SR_CC4IF_Pos	stm32f051x8.h	5060;"	d
TIM_SR_CC4OF	stm32f051x8.h	5083;"	d
TIM_SR_CC4OF_Msk	stm32f051x8.h	5082;"	d
TIM_SR_CC4OF_Pos	stm32f051x8.h	5081;"	d
TIM_SR_COMIF	stm32f051x8.h	5065;"	d
TIM_SR_COMIF_Msk	stm32f051x8.h	5064;"	d
TIM_SR_COMIF_Pos	stm32f051x8.h	5063;"	d
TIM_SR_TIF	stm32f051x8.h	5068;"	d
TIM_SR_TIF_Msk	stm32f051x8.h	5067;"	d
TIM_SR_TIF_Pos	stm32f051x8.h	5066;"	d
TIM_SR_UIF	stm32f051x8.h	5050;"	d
TIM_SR_UIF_Msk	stm32f051x8.h	5049;"	d
TIM_SR_UIF_Pos	stm32f051x8.h	5048;"	d
TIM_TypeDef	stm32f051x8.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon28
TIMx_OR_RMP_MASK	stm32f0xx_ll_tim.h	130;"	d
TIMx_OR_RMP_SHIFT	stm32f0xx_ll_tim.h	129;"	d
TR	stm32f051x8.h	/^  __IO uint32_t TR;           \/*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 *\/$/;"	m	struct:__anon6
TR	stm32f051x8.h	/^  __IO uint32_t TR;         \/*!< RTC time register,                                         Address offset: 0x00 *\/$/;"	m	struct:__anon26
TSC	stm32f051x8.h	646;"	d
TSC_BASE	stm32f051x8.h	588;"	d
TSC_CR_AM	stm32f051x8.h	5439;"	d
TSC_CR_AM_Msk	stm32f051x8.h	5438;"	d
TSC_CR_AM_Pos	stm32f051x8.h	5437;"	d
TSC_CR_CTPH	stm32f051x8.h	5489;"	d
TSC_CR_CTPH_0	stm32f051x8.h	5490;"	d
TSC_CR_CTPH_1	stm32f051x8.h	5491;"	d
TSC_CR_CTPH_2	stm32f051x8.h	5492;"	d
TSC_CR_CTPH_3	stm32f051x8.h	5493;"	d
TSC_CR_CTPH_Msk	stm32f051x8.h	5488;"	d
TSC_CR_CTPH_Pos	stm32f051x8.h	5487;"	d
TSC_CR_CTPL	stm32f051x8.h	5481;"	d
TSC_CR_CTPL_0	stm32f051x8.h	5482;"	d
TSC_CR_CTPL_1	stm32f051x8.h	5483;"	d
TSC_CR_CTPL_2	stm32f051x8.h	5484;"	d
TSC_CR_CTPL_3	stm32f051x8.h	5485;"	d
TSC_CR_CTPL_Msk	stm32f051x8.h	5480;"	d
TSC_CR_CTPL_Pos	stm32f051x8.h	5479;"	d
TSC_CR_IODEF	stm32f051x8.h	5445;"	d
TSC_CR_IODEF_Msk	stm32f051x8.h	5444;"	d
TSC_CR_IODEF_Pos	stm32f051x8.h	5443;"	d
TSC_CR_MCV	stm32f051x8.h	5449;"	d
TSC_CR_MCV_0	stm32f051x8.h	5450;"	d
TSC_CR_MCV_1	stm32f051x8.h	5451;"	d
TSC_CR_MCV_2	stm32f051x8.h	5452;"	d
TSC_CR_MCV_Msk	stm32f051x8.h	5448;"	d
TSC_CR_MCV_Pos	stm32f051x8.h	5447;"	d
TSC_CR_PGPSC	stm32f051x8.h	5456;"	d
TSC_CR_PGPSC_0	stm32f051x8.h	5457;"	d
TSC_CR_PGPSC_1	stm32f051x8.h	5458;"	d
TSC_CR_PGPSC_2	stm32f051x8.h	5459;"	d
TSC_CR_PGPSC_Msk	stm32f051x8.h	5455;"	d
TSC_CR_PGPSC_Pos	stm32f051x8.h	5454;"	d
TSC_CR_SSD	stm32f051x8.h	5470;"	d
TSC_CR_SSD_0	stm32f051x8.h	5471;"	d
TSC_CR_SSD_1	stm32f051x8.h	5472;"	d
TSC_CR_SSD_2	stm32f051x8.h	5473;"	d
TSC_CR_SSD_3	stm32f051x8.h	5474;"	d
TSC_CR_SSD_4	stm32f051x8.h	5475;"	d
TSC_CR_SSD_5	stm32f051x8.h	5476;"	d
TSC_CR_SSD_6	stm32f051x8.h	5477;"	d
TSC_CR_SSD_Msk	stm32f051x8.h	5469;"	d
TSC_CR_SSD_Pos	stm32f051x8.h	5468;"	d
TSC_CR_SSE	stm32f051x8.h	5466;"	d
TSC_CR_SSE_Msk	stm32f051x8.h	5465;"	d
TSC_CR_SSE_Pos	stm32f051x8.h	5464;"	d
TSC_CR_SSPSC	stm32f051x8.h	5463;"	d
TSC_CR_SSPSC_Msk	stm32f051x8.h	5462;"	d
TSC_CR_SSPSC_Pos	stm32f051x8.h	5461;"	d
TSC_CR_START	stm32f051x8.h	5436;"	d
TSC_CR_START_Msk	stm32f051x8.h	5435;"	d
TSC_CR_START_Pos	stm32f051x8.h	5434;"	d
TSC_CR_SYNCPOL	stm32f051x8.h	5442;"	d
TSC_CR_SYNCPOL_Msk	stm32f051x8.h	5441;"	d
TSC_CR_SYNCPOL_Pos	stm32f051x8.h	5440;"	d
TSC_CR_TSCE	stm32f051x8.h	5433;"	d
TSC_CR_TSCE_Msk	stm32f051x8.h	5432;"	d
TSC_CR_TSCE_Pos	stm32f051x8.h	5431;"	d
TSC_ICR_EOAIC	stm32f051x8.h	5506;"	d
TSC_ICR_EOAIC_Msk	stm32f051x8.h	5505;"	d
TSC_ICR_EOAIC_Pos	stm32f051x8.h	5504;"	d
TSC_ICR_MCEIC	stm32f051x8.h	5509;"	d
TSC_ICR_MCEIC_Msk	stm32f051x8.h	5508;"	d
TSC_ICR_MCEIC_Pos	stm32f051x8.h	5507;"	d
TSC_IER_EOAIE	stm32f051x8.h	5498;"	d
TSC_IER_EOAIE_Msk	stm32f051x8.h	5497;"	d
TSC_IER_EOAIE_Pos	stm32f051x8.h	5496;"	d
TSC_IER_MCEIE	stm32f051x8.h	5501;"	d
TSC_IER_MCEIE_Msk	stm32f051x8.h	5500;"	d
TSC_IER_MCEIE_Pos	stm32f051x8.h	5499;"	d
TSC_IOASCR_G1_IO1	stm32f051x8.h	5620;"	d
TSC_IOASCR_G1_IO1_Msk	stm32f051x8.h	5619;"	d
TSC_IOASCR_G1_IO1_Pos	stm32f051x8.h	5618;"	d
TSC_IOASCR_G1_IO2	stm32f051x8.h	5623;"	d
TSC_IOASCR_G1_IO2_Msk	stm32f051x8.h	5622;"	d
TSC_IOASCR_G1_IO2_Pos	stm32f051x8.h	5621;"	d
TSC_IOASCR_G1_IO3	stm32f051x8.h	5626;"	d
TSC_IOASCR_G1_IO3_Msk	stm32f051x8.h	5625;"	d
TSC_IOASCR_G1_IO3_Pos	stm32f051x8.h	5624;"	d
TSC_IOASCR_G1_IO4	stm32f051x8.h	5629;"	d
TSC_IOASCR_G1_IO4_Msk	stm32f051x8.h	5628;"	d
TSC_IOASCR_G1_IO4_Pos	stm32f051x8.h	5627;"	d
TSC_IOASCR_G2_IO1	stm32f051x8.h	5632;"	d
TSC_IOASCR_G2_IO1_Msk	stm32f051x8.h	5631;"	d
TSC_IOASCR_G2_IO1_Pos	stm32f051x8.h	5630;"	d
TSC_IOASCR_G2_IO2	stm32f051x8.h	5635;"	d
TSC_IOASCR_G2_IO2_Msk	stm32f051x8.h	5634;"	d
TSC_IOASCR_G2_IO2_Pos	stm32f051x8.h	5633;"	d
TSC_IOASCR_G2_IO3	stm32f051x8.h	5638;"	d
TSC_IOASCR_G2_IO3_Msk	stm32f051x8.h	5637;"	d
TSC_IOASCR_G2_IO3_Pos	stm32f051x8.h	5636;"	d
TSC_IOASCR_G2_IO4	stm32f051x8.h	5641;"	d
TSC_IOASCR_G2_IO4_Msk	stm32f051x8.h	5640;"	d
TSC_IOASCR_G2_IO4_Pos	stm32f051x8.h	5639;"	d
TSC_IOASCR_G3_IO1	stm32f051x8.h	5644;"	d
TSC_IOASCR_G3_IO1_Msk	stm32f051x8.h	5643;"	d
TSC_IOASCR_G3_IO1_Pos	stm32f051x8.h	5642;"	d
TSC_IOASCR_G3_IO2	stm32f051x8.h	5647;"	d
TSC_IOASCR_G3_IO2_Msk	stm32f051x8.h	5646;"	d
TSC_IOASCR_G3_IO2_Pos	stm32f051x8.h	5645;"	d
TSC_IOASCR_G3_IO3	stm32f051x8.h	5650;"	d
TSC_IOASCR_G3_IO3_Msk	stm32f051x8.h	5649;"	d
TSC_IOASCR_G3_IO3_Pos	stm32f051x8.h	5648;"	d
TSC_IOASCR_G3_IO4	stm32f051x8.h	5653;"	d
TSC_IOASCR_G3_IO4_Msk	stm32f051x8.h	5652;"	d
TSC_IOASCR_G3_IO4_Pos	stm32f051x8.h	5651;"	d
TSC_IOASCR_G4_IO1	stm32f051x8.h	5656;"	d
TSC_IOASCR_G4_IO1_Msk	stm32f051x8.h	5655;"	d
TSC_IOASCR_G4_IO1_Pos	stm32f051x8.h	5654;"	d
TSC_IOASCR_G4_IO2	stm32f051x8.h	5659;"	d
TSC_IOASCR_G4_IO2_Msk	stm32f051x8.h	5658;"	d
TSC_IOASCR_G4_IO2_Pos	stm32f051x8.h	5657;"	d
TSC_IOASCR_G4_IO3	stm32f051x8.h	5662;"	d
TSC_IOASCR_G4_IO3_Msk	stm32f051x8.h	5661;"	d
TSC_IOASCR_G4_IO3_Pos	stm32f051x8.h	5660;"	d
TSC_IOASCR_G4_IO4	stm32f051x8.h	5665;"	d
TSC_IOASCR_G4_IO4_Msk	stm32f051x8.h	5664;"	d
TSC_IOASCR_G4_IO4_Pos	stm32f051x8.h	5663;"	d
TSC_IOASCR_G5_IO1	stm32f051x8.h	5668;"	d
TSC_IOASCR_G5_IO1_Msk	stm32f051x8.h	5667;"	d
TSC_IOASCR_G5_IO1_Pos	stm32f051x8.h	5666;"	d
TSC_IOASCR_G5_IO2	stm32f051x8.h	5671;"	d
TSC_IOASCR_G5_IO2_Msk	stm32f051x8.h	5670;"	d
TSC_IOASCR_G5_IO2_Pos	stm32f051x8.h	5669;"	d
TSC_IOASCR_G5_IO3	stm32f051x8.h	5674;"	d
TSC_IOASCR_G5_IO3_Msk	stm32f051x8.h	5673;"	d
TSC_IOASCR_G5_IO3_Pos	stm32f051x8.h	5672;"	d
TSC_IOASCR_G5_IO4	stm32f051x8.h	5677;"	d
TSC_IOASCR_G5_IO4_Msk	stm32f051x8.h	5676;"	d
TSC_IOASCR_G5_IO4_Pos	stm32f051x8.h	5675;"	d
TSC_IOASCR_G6_IO1	stm32f051x8.h	5680;"	d
TSC_IOASCR_G6_IO1_Msk	stm32f051x8.h	5679;"	d
TSC_IOASCR_G6_IO1_Pos	stm32f051x8.h	5678;"	d
TSC_IOASCR_G6_IO2	stm32f051x8.h	5683;"	d
TSC_IOASCR_G6_IO2_Msk	stm32f051x8.h	5682;"	d
TSC_IOASCR_G6_IO2_Pos	stm32f051x8.h	5681;"	d
TSC_IOASCR_G6_IO3	stm32f051x8.h	5686;"	d
TSC_IOASCR_G6_IO3_Msk	stm32f051x8.h	5685;"	d
TSC_IOASCR_G6_IO3_Pos	stm32f051x8.h	5684;"	d
TSC_IOASCR_G6_IO4	stm32f051x8.h	5689;"	d
TSC_IOASCR_G6_IO4_Msk	stm32f051x8.h	5688;"	d
TSC_IOASCR_G6_IO4_Pos	stm32f051x8.h	5687;"	d
TSC_IOASCR_G7_IO1	stm32f051x8.h	5692;"	d
TSC_IOASCR_G7_IO1_Msk	stm32f051x8.h	5691;"	d
TSC_IOASCR_G7_IO1_Pos	stm32f051x8.h	5690;"	d
TSC_IOASCR_G7_IO2	stm32f051x8.h	5695;"	d
TSC_IOASCR_G7_IO2_Msk	stm32f051x8.h	5694;"	d
TSC_IOASCR_G7_IO2_Pos	stm32f051x8.h	5693;"	d
TSC_IOASCR_G7_IO3	stm32f051x8.h	5698;"	d
TSC_IOASCR_G7_IO3_Msk	stm32f051x8.h	5697;"	d
TSC_IOASCR_G7_IO3_Pos	stm32f051x8.h	5696;"	d
TSC_IOASCR_G7_IO4	stm32f051x8.h	5701;"	d
TSC_IOASCR_G7_IO4_Msk	stm32f051x8.h	5700;"	d
TSC_IOASCR_G7_IO4_Pos	stm32f051x8.h	5699;"	d
TSC_IOASCR_G8_IO1	stm32f051x8.h	5704;"	d
TSC_IOASCR_G8_IO1_Msk	stm32f051x8.h	5703;"	d
TSC_IOASCR_G8_IO1_Pos	stm32f051x8.h	5702;"	d
TSC_IOASCR_G8_IO2	stm32f051x8.h	5707;"	d
TSC_IOASCR_G8_IO2_Msk	stm32f051x8.h	5706;"	d
TSC_IOASCR_G8_IO2_Pos	stm32f051x8.h	5705;"	d
TSC_IOASCR_G8_IO3	stm32f051x8.h	5710;"	d
TSC_IOASCR_G8_IO3_Msk	stm32f051x8.h	5709;"	d
TSC_IOASCR_G8_IO3_Pos	stm32f051x8.h	5708;"	d
TSC_IOASCR_G8_IO4	stm32f051x8.h	5713;"	d
TSC_IOASCR_G8_IO4_Msk	stm32f051x8.h	5712;"	d
TSC_IOASCR_G8_IO4_Pos	stm32f051x8.h	5711;"	d
TSC_IOCCR_G1_IO1	stm32f051x8.h	5816;"	d
TSC_IOCCR_G1_IO1_Msk	stm32f051x8.h	5815;"	d
TSC_IOCCR_G1_IO1_Pos	stm32f051x8.h	5814;"	d
TSC_IOCCR_G1_IO2	stm32f051x8.h	5819;"	d
TSC_IOCCR_G1_IO2_Msk	stm32f051x8.h	5818;"	d
TSC_IOCCR_G1_IO2_Pos	stm32f051x8.h	5817;"	d
TSC_IOCCR_G1_IO3	stm32f051x8.h	5822;"	d
TSC_IOCCR_G1_IO3_Msk	stm32f051x8.h	5821;"	d
TSC_IOCCR_G1_IO3_Pos	stm32f051x8.h	5820;"	d
TSC_IOCCR_G1_IO4	stm32f051x8.h	5825;"	d
TSC_IOCCR_G1_IO4_Msk	stm32f051x8.h	5824;"	d
TSC_IOCCR_G1_IO4_Pos	stm32f051x8.h	5823;"	d
TSC_IOCCR_G2_IO1	stm32f051x8.h	5828;"	d
TSC_IOCCR_G2_IO1_Msk	stm32f051x8.h	5827;"	d
TSC_IOCCR_G2_IO1_Pos	stm32f051x8.h	5826;"	d
TSC_IOCCR_G2_IO2	stm32f051x8.h	5831;"	d
TSC_IOCCR_G2_IO2_Msk	stm32f051x8.h	5830;"	d
TSC_IOCCR_G2_IO2_Pos	stm32f051x8.h	5829;"	d
TSC_IOCCR_G2_IO3	stm32f051x8.h	5834;"	d
TSC_IOCCR_G2_IO3_Msk	stm32f051x8.h	5833;"	d
TSC_IOCCR_G2_IO3_Pos	stm32f051x8.h	5832;"	d
TSC_IOCCR_G2_IO4	stm32f051x8.h	5837;"	d
TSC_IOCCR_G2_IO4_Msk	stm32f051x8.h	5836;"	d
TSC_IOCCR_G2_IO4_Pos	stm32f051x8.h	5835;"	d
TSC_IOCCR_G3_IO1	stm32f051x8.h	5840;"	d
TSC_IOCCR_G3_IO1_Msk	stm32f051x8.h	5839;"	d
TSC_IOCCR_G3_IO1_Pos	stm32f051x8.h	5838;"	d
TSC_IOCCR_G3_IO2	stm32f051x8.h	5843;"	d
TSC_IOCCR_G3_IO2_Msk	stm32f051x8.h	5842;"	d
TSC_IOCCR_G3_IO2_Pos	stm32f051x8.h	5841;"	d
TSC_IOCCR_G3_IO3	stm32f051x8.h	5846;"	d
TSC_IOCCR_G3_IO3_Msk	stm32f051x8.h	5845;"	d
TSC_IOCCR_G3_IO3_Pos	stm32f051x8.h	5844;"	d
TSC_IOCCR_G3_IO4	stm32f051x8.h	5849;"	d
TSC_IOCCR_G3_IO4_Msk	stm32f051x8.h	5848;"	d
TSC_IOCCR_G3_IO4_Pos	stm32f051x8.h	5847;"	d
TSC_IOCCR_G4_IO1	stm32f051x8.h	5852;"	d
TSC_IOCCR_G4_IO1_Msk	stm32f051x8.h	5851;"	d
TSC_IOCCR_G4_IO1_Pos	stm32f051x8.h	5850;"	d
TSC_IOCCR_G4_IO2	stm32f051x8.h	5855;"	d
TSC_IOCCR_G4_IO2_Msk	stm32f051x8.h	5854;"	d
TSC_IOCCR_G4_IO2_Pos	stm32f051x8.h	5853;"	d
TSC_IOCCR_G4_IO3	stm32f051x8.h	5858;"	d
TSC_IOCCR_G4_IO3_Msk	stm32f051x8.h	5857;"	d
TSC_IOCCR_G4_IO3_Pos	stm32f051x8.h	5856;"	d
TSC_IOCCR_G4_IO4	stm32f051x8.h	5861;"	d
TSC_IOCCR_G4_IO4_Msk	stm32f051x8.h	5860;"	d
TSC_IOCCR_G4_IO4_Pos	stm32f051x8.h	5859;"	d
TSC_IOCCR_G5_IO1	stm32f051x8.h	5864;"	d
TSC_IOCCR_G5_IO1_Msk	stm32f051x8.h	5863;"	d
TSC_IOCCR_G5_IO1_Pos	stm32f051x8.h	5862;"	d
TSC_IOCCR_G5_IO2	stm32f051x8.h	5867;"	d
TSC_IOCCR_G5_IO2_Msk	stm32f051x8.h	5866;"	d
TSC_IOCCR_G5_IO2_Pos	stm32f051x8.h	5865;"	d
TSC_IOCCR_G5_IO3	stm32f051x8.h	5870;"	d
TSC_IOCCR_G5_IO3_Msk	stm32f051x8.h	5869;"	d
TSC_IOCCR_G5_IO3_Pos	stm32f051x8.h	5868;"	d
TSC_IOCCR_G5_IO4	stm32f051x8.h	5873;"	d
TSC_IOCCR_G5_IO4_Msk	stm32f051x8.h	5872;"	d
TSC_IOCCR_G5_IO4_Pos	stm32f051x8.h	5871;"	d
TSC_IOCCR_G6_IO1	stm32f051x8.h	5876;"	d
TSC_IOCCR_G6_IO1_Msk	stm32f051x8.h	5875;"	d
TSC_IOCCR_G6_IO1_Pos	stm32f051x8.h	5874;"	d
TSC_IOCCR_G6_IO2	stm32f051x8.h	5879;"	d
TSC_IOCCR_G6_IO2_Msk	stm32f051x8.h	5878;"	d
TSC_IOCCR_G6_IO2_Pos	stm32f051x8.h	5877;"	d
TSC_IOCCR_G6_IO3	stm32f051x8.h	5882;"	d
TSC_IOCCR_G6_IO3_Msk	stm32f051x8.h	5881;"	d
TSC_IOCCR_G6_IO3_Pos	stm32f051x8.h	5880;"	d
TSC_IOCCR_G6_IO4	stm32f051x8.h	5885;"	d
TSC_IOCCR_G6_IO4_Msk	stm32f051x8.h	5884;"	d
TSC_IOCCR_G6_IO4_Pos	stm32f051x8.h	5883;"	d
TSC_IOCCR_G7_IO1	stm32f051x8.h	5888;"	d
TSC_IOCCR_G7_IO1_Msk	stm32f051x8.h	5887;"	d
TSC_IOCCR_G7_IO1_Pos	stm32f051x8.h	5886;"	d
TSC_IOCCR_G7_IO2	stm32f051x8.h	5891;"	d
TSC_IOCCR_G7_IO2_Msk	stm32f051x8.h	5890;"	d
TSC_IOCCR_G7_IO2_Pos	stm32f051x8.h	5889;"	d
TSC_IOCCR_G7_IO3	stm32f051x8.h	5894;"	d
TSC_IOCCR_G7_IO3_Msk	stm32f051x8.h	5893;"	d
TSC_IOCCR_G7_IO3_Pos	stm32f051x8.h	5892;"	d
TSC_IOCCR_G7_IO4	stm32f051x8.h	5897;"	d
TSC_IOCCR_G7_IO4_Msk	stm32f051x8.h	5896;"	d
TSC_IOCCR_G7_IO4_Pos	stm32f051x8.h	5895;"	d
TSC_IOCCR_G8_IO1	stm32f051x8.h	5900;"	d
TSC_IOCCR_G8_IO1_Msk	stm32f051x8.h	5899;"	d
TSC_IOCCR_G8_IO1_Pos	stm32f051x8.h	5898;"	d
TSC_IOCCR_G8_IO2	stm32f051x8.h	5903;"	d
TSC_IOCCR_G8_IO2_Msk	stm32f051x8.h	5902;"	d
TSC_IOCCR_G8_IO2_Pos	stm32f051x8.h	5901;"	d
TSC_IOCCR_G8_IO3	stm32f051x8.h	5906;"	d
TSC_IOCCR_G8_IO3_Msk	stm32f051x8.h	5905;"	d
TSC_IOCCR_G8_IO3_Pos	stm32f051x8.h	5904;"	d
TSC_IOCCR_G8_IO4	stm32f051x8.h	5909;"	d
TSC_IOCCR_G8_IO4_Msk	stm32f051x8.h	5908;"	d
TSC_IOCCR_G8_IO4_Pos	stm32f051x8.h	5907;"	d
TSC_IOGCSR_G1E	stm32f051x8.h	5914;"	d
TSC_IOGCSR_G1E_Msk	stm32f051x8.h	5913;"	d
TSC_IOGCSR_G1E_Pos	stm32f051x8.h	5912;"	d
TSC_IOGCSR_G1S	stm32f051x8.h	5938;"	d
TSC_IOGCSR_G1S_Msk	stm32f051x8.h	5937;"	d
TSC_IOGCSR_G1S_Pos	stm32f051x8.h	5936;"	d
TSC_IOGCSR_G2E	stm32f051x8.h	5917;"	d
TSC_IOGCSR_G2E_Msk	stm32f051x8.h	5916;"	d
TSC_IOGCSR_G2E_Pos	stm32f051x8.h	5915;"	d
TSC_IOGCSR_G2S	stm32f051x8.h	5941;"	d
TSC_IOGCSR_G2S_Msk	stm32f051x8.h	5940;"	d
TSC_IOGCSR_G2S_Pos	stm32f051x8.h	5939;"	d
TSC_IOGCSR_G3E	stm32f051x8.h	5920;"	d
TSC_IOGCSR_G3E_Msk	stm32f051x8.h	5919;"	d
TSC_IOGCSR_G3E_Pos	stm32f051x8.h	5918;"	d
TSC_IOGCSR_G3S	stm32f051x8.h	5944;"	d
TSC_IOGCSR_G3S_Msk	stm32f051x8.h	5943;"	d
TSC_IOGCSR_G3S_Pos	stm32f051x8.h	5942;"	d
TSC_IOGCSR_G4E	stm32f051x8.h	5923;"	d
TSC_IOGCSR_G4E_Msk	stm32f051x8.h	5922;"	d
TSC_IOGCSR_G4E_Pos	stm32f051x8.h	5921;"	d
TSC_IOGCSR_G4S	stm32f051x8.h	5947;"	d
TSC_IOGCSR_G4S_Msk	stm32f051x8.h	5946;"	d
TSC_IOGCSR_G4S_Pos	stm32f051x8.h	5945;"	d
TSC_IOGCSR_G5E	stm32f051x8.h	5926;"	d
TSC_IOGCSR_G5E_Msk	stm32f051x8.h	5925;"	d
TSC_IOGCSR_G5E_Pos	stm32f051x8.h	5924;"	d
TSC_IOGCSR_G5S	stm32f051x8.h	5950;"	d
TSC_IOGCSR_G5S_Msk	stm32f051x8.h	5949;"	d
TSC_IOGCSR_G5S_Pos	stm32f051x8.h	5948;"	d
TSC_IOGCSR_G6E	stm32f051x8.h	5929;"	d
TSC_IOGCSR_G6E_Msk	stm32f051x8.h	5928;"	d
TSC_IOGCSR_G6E_Pos	stm32f051x8.h	5927;"	d
TSC_IOGCSR_G6S	stm32f051x8.h	5953;"	d
TSC_IOGCSR_G6S_Msk	stm32f051x8.h	5952;"	d
TSC_IOGCSR_G6S_Pos	stm32f051x8.h	5951;"	d
TSC_IOGCSR_G7E	stm32f051x8.h	5932;"	d
TSC_IOGCSR_G7E_Msk	stm32f051x8.h	5931;"	d
TSC_IOGCSR_G7E_Pos	stm32f051x8.h	5930;"	d
TSC_IOGCSR_G7S	stm32f051x8.h	5956;"	d
TSC_IOGCSR_G7S_Msk	stm32f051x8.h	5955;"	d
TSC_IOGCSR_G7S_Pos	stm32f051x8.h	5954;"	d
TSC_IOGCSR_G8E	stm32f051x8.h	5935;"	d
TSC_IOGCSR_G8E_Msk	stm32f051x8.h	5934;"	d
TSC_IOGCSR_G8E_Pos	stm32f051x8.h	5933;"	d
TSC_IOGCSR_G8S	stm32f051x8.h	5959;"	d
TSC_IOGCSR_G8S_Msk	stm32f051x8.h	5958;"	d
TSC_IOGCSR_G8S_Pos	stm32f051x8.h	5957;"	d
TSC_IOGXCR_CNT	stm32f051x8.h	5964;"	d
TSC_IOGXCR_CNT_Msk	stm32f051x8.h	5963;"	d
TSC_IOGXCR_CNT_Pos	stm32f051x8.h	5962;"	d
TSC_IOHCR_G1_IO1	stm32f051x8.h	5522;"	d
TSC_IOHCR_G1_IO1_Msk	stm32f051x8.h	5521;"	d
TSC_IOHCR_G1_IO1_Pos	stm32f051x8.h	5520;"	d
TSC_IOHCR_G1_IO2	stm32f051x8.h	5525;"	d
TSC_IOHCR_G1_IO2_Msk	stm32f051x8.h	5524;"	d
TSC_IOHCR_G1_IO2_Pos	stm32f051x8.h	5523;"	d
TSC_IOHCR_G1_IO3	stm32f051x8.h	5528;"	d
TSC_IOHCR_G1_IO3_Msk	stm32f051x8.h	5527;"	d
TSC_IOHCR_G1_IO3_Pos	stm32f051x8.h	5526;"	d
TSC_IOHCR_G1_IO4	stm32f051x8.h	5531;"	d
TSC_IOHCR_G1_IO4_Msk	stm32f051x8.h	5530;"	d
TSC_IOHCR_G1_IO4_Pos	stm32f051x8.h	5529;"	d
TSC_IOHCR_G2_IO1	stm32f051x8.h	5534;"	d
TSC_IOHCR_G2_IO1_Msk	stm32f051x8.h	5533;"	d
TSC_IOHCR_G2_IO1_Pos	stm32f051x8.h	5532;"	d
TSC_IOHCR_G2_IO2	stm32f051x8.h	5537;"	d
TSC_IOHCR_G2_IO2_Msk	stm32f051x8.h	5536;"	d
TSC_IOHCR_G2_IO2_Pos	stm32f051x8.h	5535;"	d
TSC_IOHCR_G2_IO3	stm32f051x8.h	5540;"	d
TSC_IOHCR_G2_IO3_Msk	stm32f051x8.h	5539;"	d
TSC_IOHCR_G2_IO3_Pos	stm32f051x8.h	5538;"	d
TSC_IOHCR_G2_IO4	stm32f051x8.h	5543;"	d
TSC_IOHCR_G2_IO4_Msk	stm32f051x8.h	5542;"	d
TSC_IOHCR_G2_IO4_Pos	stm32f051x8.h	5541;"	d
TSC_IOHCR_G3_IO1	stm32f051x8.h	5546;"	d
TSC_IOHCR_G3_IO1_Msk	stm32f051x8.h	5545;"	d
TSC_IOHCR_G3_IO1_Pos	stm32f051x8.h	5544;"	d
TSC_IOHCR_G3_IO2	stm32f051x8.h	5549;"	d
TSC_IOHCR_G3_IO2_Msk	stm32f051x8.h	5548;"	d
TSC_IOHCR_G3_IO2_Pos	stm32f051x8.h	5547;"	d
TSC_IOHCR_G3_IO3	stm32f051x8.h	5552;"	d
TSC_IOHCR_G3_IO3_Msk	stm32f051x8.h	5551;"	d
TSC_IOHCR_G3_IO3_Pos	stm32f051x8.h	5550;"	d
TSC_IOHCR_G3_IO4	stm32f051x8.h	5555;"	d
TSC_IOHCR_G3_IO4_Msk	stm32f051x8.h	5554;"	d
TSC_IOHCR_G3_IO4_Pos	stm32f051x8.h	5553;"	d
TSC_IOHCR_G4_IO1	stm32f051x8.h	5558;"	d
TSC_IOHCR_G4_IO1_Msk	stm32f051x8.h	5557;"	d
TSC_IOHCR_G4_IO1_Pos	stm32f051x8.h	5556;"	d
TSC_IOHCR_G4_IO2	stm32f051x8.h	5561;"	d
TSC_IOHCR_G4_IO2_Msk	stm32f051x8.h	5560;"	d
TSC_IOHCR_G4_IO2_Pos	stm32f051x8.h	5559;"	d
TSC_IOHCR_G4_IO3	stm32f051x8.h	5564;"	d
TSC_IOHCR_G4_IO3_Msk	stm32f051x8.h	5563;"	d
TSC_IOHCR_G4_IO3_Pos	stm32f051x8.h	5562;"	d
TSC_IOHCR_G4_IO4	stm32f051x8.h	5567;"	d
TSC_IOHCR_G4_IO4_Msk	stm32f051x8.h	5566;"	d
TSC_IOHCR_G4_IO4_Pos	stm32f051x8.h	5565;"	d
TSC_IOHCR_G5_IO1	stm32f051x8.h	5570;"	d
TSC_IOHCR_G5_IO1_Msk	stm32f051x8.h	5569;"	d
TSC_IOHCR_G5_IO1_Pos	stm32f051x8.h	5568;"	d
TSC_IOHCR_G5_IO2	stm32f051x8.h	5573;"	d
TSC_IOHCR_G5_IO2_Msk	stm32f051x8.h	5572;"	d
TSC_IOHCR_G5_IO2_Pos	stm32f051x8.h	5571;"	d
TSC_IOHCR_G5_IO3	stm32f051x8.h	5576;"	d
TSC_IOHCR_G5_IO3_Msk	stm32f051x8.h	5575;"	d
TSC_IOHCR_G5_IO3_Pos	stm32f051x8.h	5574;"	d
TSC_IOHCR_G5_IO4	stm32f051x8.h	5579;"	d
TSC_IOHCR_G5_IO4_Msk	stm32f051x8.h	5578;"	d
TSC_IOHCR_G5_IO4_Pos	stm32f051x8.h	5577;"	d
TSC_IOHCR_G6_IO1	stm32f051x8.h	5582;"	d
TSC_IOHCR_G6_IO1_Msk	stm32f051x8.h	5581;"	d
TSC_IOHCR_G6_IO1_Pos	stm32f051x8.h	5580;"	d
TSC_IOHCR_G6_IO2	stm32f051x8.h	5585;"	d
TSC_IOHCR_G6_IO2_Msk	stm32f051x8.h	5584;"	d
TSC_IOHCR_G6_IO2_Pos	stm32f051x8.h	5583;"	d
TSC_IOHCR_G6_IO3	stm32f051x8.h	5588;"	d
TSC_IOHCR_G6_IO3_Msk	stm32f051x8.h	5587;"	d
TSC_IOHCR_G6_IO3_Pos	stm32f051x8.h	5586;"	d
TSC_IOHCR_G6_IO4	stm32f051x8.h	5591;"	d
TSC_IOHCR_G6_IO4_Msk	stm32f051x8.h	5590;"	d
TSC_IOHCR_G6_IO4_Pos	stm32f051x8.h	5589;"	d
TSC_IOHCR_G7_IO1	stm32f051x8.h	5594;"	d
TSC_IOHCR_G7_IO1_Msk	stm32f051x8.h	5593;"	d
TSC_IOHCR_G7_IO1_Pos	stm32f051x8.h	5592;"	d
TSC_IOHCR_G7_IO2	stm32f051x8.h	5597;"	d
TSC_IOHCR_G7_IO2_Msk	stm32f051x8.h	5596;"	d
TSC_IOHCR_G7_IO2_Pos	stm32f051x8.h	5595;"	d
TSC_IOHCR_G7_IO3	stm32f051x8.h	5600;"	d
TSC_IOHCR_G7_IO3_Msk	stm32f051x8.h	5599;"	d
TSC_IOHCR_G7_IO3_Pos	stm32f051x8.h	5598;"	d
TSC_IOHCR_G7_IO4	stm32f051x8.h	5603;"	d
TSC_IOHCR_G7_IO4_Msk	stm32f051x8.h	5602;"	d
TSC_IOHCR_G7_IO4_Pos	stm32f051x8.h	5601;"	d
TSC_IOHCR_G8_IO1	stm32f051x8.h	5606;"	d
TSC_IOHCR_G8_IO1_Msk	stm32f051x8.h	5605;"	d
TSC_IOHCR_G8_IO1_Pos	stm32f051x8.h	5604;"	d
TSC_IOHCR_G8_IO2	stm32f051x8.h	5609;"	d
TSC_IOHCR_G8_IO2_Msk	stm32f051x8.h	5608;"	d
TSC_IOHCR_G8_IO2_Pos	stm32f051x8.h	5607;"	d
TSC_IOHCR_G8_IO3	stm32f051x8.h	5612;"	d
TSC_IOHCR_G8_IO3_Msk	stm32f051x8.h	5611;"	d
TSC_IOHCR_G8_IO3_Pos	stm32f051x8.h	5610;"	d
TSC_IOHCR_G8_IO4	stm32f051x8.h	5615;"	d
TSC_IOHCR_G8_IO4_Msk	stm32f051x8.h	5614;"	d
TSC_IOHCR_G8_IO4_Pos	stm32f051x8.h	5613;"	d
TSC_IOSCR_G1_IO1	stm32f051x8.h	5718;"	d
TSC_IOSCR_G1_IO1_Msk	stm32f051x8.h	5717;"	d
TSC_IOSCR_G1_IO1_Pos	stm32f051x8.h	5716;"	d
TSC_IOSCR_G1_IO2	stm32f051x8.h	5721;"	d
TSC_IOSCR_G1_IO2_Msk	stm32f051x8.h	5720;"	d
TSC_IOSCR_G1_IO2_Pos	stm32f051x8.h	5719;"	d
TSC_IOSCR_G1_IO3	stm32f051x8.h	5724;"	d
TSC_IOSCR_G1_IO3_Msk	stm32f051x8.h	5723;"	d
TSC_IOSCR_G1_IO3_Pos	stm32f051x8.h	5722;"	d
TSC_IOSCR_G1_IO4	stm32f051x8.h	5727;"	d
TSC_IOSCR_G1_IO4_Msk	stm32f051x8.h	5726;"	d
TSC_IOSCR_G1_IO4_Pos	stm32f051x8.h	5725;"	d
TSC_IOSCR_G2_IO1	stm32f051x8.h	5730;"	d
TSC_IOSCR_G2_IO1_Msk	stm32f051x8.h	5729;"	d
TSC_IOSCR_G2_IO1_Pos	stm32f051x8.h	5728;"	d
TSC_IOSCR_G2_IO2	stm32f051x8.h	5733;"	d
TSC_IOSCR_G2_IO2_Msk	stm32f051x8.h	5732;"	d
TSC_IOSCR_G2_IO2_Pos	stm32f051x8.h	5731;"	d
TSC_IOSCR_G2_IO3	stm32f051x8.h	5736;"	d
TSC_IOSCR_G2_IO3_Msk	stm32f051x8.h	5735;"	d
TSC_IOSCR_G2_IO3_Pos	stm32f051x8.h	5734;"	d
TSC_IOSCR_G2_IO4	stm32f051x8.h	5739;"	d
TSC_IOSCR_G2_IO4_Msk	stm32f051x8.h	5738;"	d
TSC_IOSCR_G2_IO4_Pos	stm32f051x8.h	5737;"	d
TSC_IOSCR_G3_IO1	stm32f051x8.h	5742;"	d
TSC_IOSCR_G3_IO1_Msk	stm32f051x8.h	5741;"	d
TSC_IOSCR_G3_IO1_Pos	stm32f051x8.h	5740;"	d
TSC_IOSCR_G3_IO2	stm32f051x8.h	5745;"	d
TSC_IOSCR_G3_IO2_Msk	stm32f051x8.h	5744;"	d
TSC_IOSCR_G3_IO2_Pos	stm32f051x8.h	5743;"	d
TSC_IOSCR_G3_IO3	stm32f051x8.h	5748;"	d
TSC_IOSCR_G3_IO3_Msk	stm32f051x8.h	5747;"	d
TSC_IOSCR_G3_IO3_Pos	stm32f051x8.h	5746;"	d
TSC_IOSCR_G3_IO4	stm32f051x8.h	5751;"	d
TSC_IOSCR_G3_IO4_Msk	stm32f051x8.h	5750;"	d
TSC_IOSCR_G3_IO4_Pos	stm32f051x8.h	5749;"	d
TSC_IOSCR_G4_IO1	stm32f051x8.h	5754;"	d
TSC_IOSCR_G4_IO1_Msk	stm32f051x8.h	5753;"	d
TSC_IOSCR_G4_IO1_Pos	stm32f051x8.h	5752;"	d
TSC_IOSCR_G4_IO2	stm32f051x8.h	5757;"	d
TSC_IOSCR_G4_IO2_Msk	stm32f051x8.h	5756;"	d
TSC_IOSCR_G4_IO2_Pos	stm32f051x8.h	5755;"	d
TSC_IOSCR_G4_IO3	stm32f051x8.h	5760;"	d
TSC_IOSCR_G4_IO3_Msk	stm32f051x8.h	5759;"	d
TSC_IOSCR_G4_IO3_Pos	stm32f051x8.h	5758;"	d
TSC_IOSCR_G4_IO4	stm32f051x8.h	5763;"	d
TSC_IOSCR_G4_IO4_Msk	stm32f051x8.h	5762;"	d
TSC_IOSCR_G4_IO4_Pos	stm32f051x8.h	5761;"	d
TSC_IOSCR_G5_IO1	stm32f051x8.h	5766;"	d
TSC_IOSCR_G5_IO1_Msk	stm32f051x8.h	5765;"	d
TSC_IOSCR_G5_IO1_Pos	stm32f051x8.h	5764;"	d
TSC_IOSCR_G5_IO2	stm32f051x8.h	5769;"	d
TSC_IOSCR_G5_IO2_Msk	stm32f051x8.h	5768;"	d
TSC_IOSCR_G5_IO2_Pos	stm32f051x8.h	5767;"	d
TSC_IOSCR_G5_IO3	stm32f051x8.h	5772;"	d
TSC_IOSCR_G5_IO3_Msk	stm32f051x8.h	5771;"	d
TSC_IOSCR_G5_IO3_Pos	stm32f051x8.h	5770;"	d
TSC_IOSCR_G5_IO4	stm32f051x8.h	5775;"	d
TSC_IOSCR_G5_IO4_Msk	stm32f051x8.h	5774;"	d
TSC_IOSCR_G5_IO4_Pos	stm32f051x8.h	5773;"	d
TSC_IOSCR_G6_IO1	stm32f051x8.h	5778;"	d
TSC_IOSCR_G6_IO1_Msk	stm32f051x8.h	5777;"	d
TSC_IOSCR_G6_IO1_Pos	stm32f051x8.h	5776;"	d
TSC_IOSCR_G6_IO2	stm32f051x8.h	5781;"	d
TSC_IOSCR_G6_IO2_Msk	stm32f051x8.h	5780;"	d
TSC_IOSCR_G6_IO2_Pos	stm32f051x8.h	5779;"	d
TSC_IOSCR_G6_IO3	stm32f051x8.h	5784;"	d
TSC_IOSCR_G6_IO3_Msk	stm32f051x8.h	5783;"	d
TSC_IOSCR_G6_IO3_Pos	stm32f051x8.h	5782;"	d
TSC_IOSCR_G6_IO4	stm32f051x8.h	5787;"	d
TSC_IOSCR_G6_IO4_Msk	stm32f051x8.h	5786;"	d
TSC_IOSCR_G6_IO4_Pos	stm32f051x8.h	5785;"	d
TSC_IOSCR_G7_IO1	stm32f051x8.h	5790;"	d
TSC_IOSCR_G7_IO1_Msk	stm32f051x8.h	5789;"	d
TSC_IOSCR_G7_IO1_Pos	stm32f051x8.h	5788;"	d
TSC_IOSCR_G7_IO2	stm32f051x8.h	5793;"	d
TSC_IOSCR_G7_IO2_Msk	stm32f051x8.h	5792;"	d
TSC_IOSCR_G7_IO2_Pos	stm32f051x8.h	5791;"	d
TSC_IOSCR_G7_IO3	stm32f051x8.h	5796;"	d
TSC_IOSCR_G7_IO3_Msk	stm32f051x8.h	5795;"	d
TSC_IOSCR_G7_IO3_Pos	stm32f051x8.h	5794;"	d
TSC_IOSCR_G7_IO4	stm32f051x8.h	5799;"	d
TSC_IOSCR_G7_IO4_Msk	stm32f051x8.h	5798;"	d
TSC_IOSCR_G7_IO4_Pos	stm32f051x8.h	5797;"	d
TSC_IOSCR_G8_IO1	stm32f051x8.h	5802;"	d
TSC_IOSCR_G8_IO1_Msk	stm32f051x8.h	5801;"	d
TSC_IOSCR_G8_IO1_Pos	stm32f051x8.h	5800;"	d
TSC_IOSCR_G8_IO2	stm32f051x8.h	5805;"	d
TSC_IOSCR_G8_IO2_Msk	stm32f051x8.h	5804;"	d
TSC_IOSCR_G8_IO2_Pos	stm32f051x8.h	5803;"	d
TSC_IOSCR_G8_IO3	stm32f051x8.h	5808;"	d
TSC_IOSCR_G8_IO3_Msk	stm32f051x8.h	5807;"	d
TSC_IOSCR_G8_IO3_Pos	stm32f051x8.h	5806;"	d
TSC_IOSCR_G8_IO4	stm32f051x8.h	5811;"	d
TSC_IOSCR_G8_IO4_Msk	stm32f051x8.h	5810;"	d
TSC_IOSCR_G8_IO4_Pos	stm32f051x8.h	5809;"	d
TSC_IRQn	stm32f051x8.h	/^  TSC_IRQn                    = 8,      \/*!< Touch Sensing Controller Interrupts                             *\/$/;"	e	enum:__anon5
TSC_ISR_EOAF	stm32f051x8.h	5514;"	d
TSC_ISR_EOAF_Msk	stm32f051x8.h	5513;"	d
TSC_ISR_EOAF_Pos	stm32f051x8.h	5512;"	d
TSC_ISR_MCEF	stm32f051x8.h	5517;"	d
TSC_ISR_MCEF_Msk	stm32f051x8.h	5516;"	d
TSC_ISR_MCEF_Pos	stm32f051x8.h	5515;"	d
TSC_TypeDef	stm32f051x8.h	/^}TSC_TypeDef;$/;"	t	typeref:struct:__anon29
TSDR	stm32f051x8.h	/^  __IO uint32_t TSDR;       \/*!< RTC time stamp date register,                              Address offset: 0x34 *\/$/;"	m	struct:__anon26
TSSSR	stm32f051x8.h	/^  __IO uint32_t TSSSR;      \/*!< RTC time-stamp sub second register,                        Address offset: 0x38 *\/$/;"	m	struct:__anon26
TSTR	stm32f051x8.h	/^  __IO uint32_t TSTR;       \/*!< RTC time stamp time register,                              Address offset: 0x30 *\/$/;"	m	struct:__anon26
TXCRCR	stm32f051x8.h	/^  __IO uint32_t TXCRCR;     \/*!< SPI Tx CRC register (not used in I2S mode),         Address offset: 0x18 *\/$/;"	m	struct:__anon27
TXDR	stm32f051x8.h	/^  __IO uint32_t TXDR;         \/*!< CEC Tx data register ,                                      Address offset:0x08 *\/$/;"	m	struct:__anon8
TXDR	stm32f051x8.h	/^  __IO uint32_t TXDR;     \/*!< I2C Transmit data register,        Address offset: 0x28 *\/$/;"	m	struct:__anon22
TimeFormat	stm32f0xx_ll_rtc.h	/^  uint32_t TimeFormat; \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon58
Timing	stm32f0xx_ll_i2c.h	/^  uint32_t Timing;              \/*!< Specifies the SDA setup, hold time and the SCL high, low period values.$/;"	m	struct:__anon56
TransferDirection	stm32f0xx_ll_spi.h	/^  uint32_t TransferDirection;       \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon33
TransferDirection	stm32f0xx_ll_usart.h	/^  uint32_t TransferDirection;         \/*!< Specifies whether the Receive and\/or Transmit mode is enabled or disabled.$/;"	m	struct:__anon61
Trigger	stm32f0xx_ll_exti.h	/^  uint8_t Trigger;              \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon1
TriggerSource	stm32f0xx_ll_adc.h	/^  uint32_t TriggerSource;               \/*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).$/;"	m	struct:__anon64
TriggerSource	stm32f0xx_ll_dac.h	/^  uint32_t TriggerSource;               \/*!< Set the conversion trigger source for the selected DAC channel: internal (SW start) or from external IP (timer event, external interrupt line).$/;"	m	struct:__anon52
TypeAcknowledge	stm32f0xx_ll_i2c.h	/^  uint32_t TypeAcknowledge;     \/*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte.$/;"	m	struct:__anon56
UID_BASE	stm32f051x8.h	586;"	d
UID_BASE_ADDRESS	stm32f0xx_ll_utils.h	83;"	d
USART1	stm32f051x8.h	631;"	d
USART1_BASE	stm32f051x8.h	568;"	d
USART1_IRQn	stm32f051x8.h	/^  USART1_IRQn                 = 27,     \/*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) *\/$/;"	e	enum:__anon5
USART2	stm32f051x8.h	612;"	d
USART2_BASE	stm32f051x8.h	553;"	d
USART2_IRQn	stm32f051x8.h	/^  USART2_IRQn                 = 28,     \/*!< USART2 global Interrupt                                         *\/$/;"	e	enum:__anon5
USART_BRR_DIV_FRACTION	stm32f051x8.h	6187;"	d
USART_BRR_DIV_FRACTION_Msk	stm32f051x8.h	6186;"	d
USART_BRR_DIV_FRACTION_Pos	stm32f051x8.h	6185;"	d
USART_BRR_DIV_MANTISSA	stm32f051x8.h	6190;"	d
USART_BRR_DIV_MANTISSA_Msk	stm32f051x8.h	6189;"	d
USART_BRR_DIV_MANTISSA_Pos	stm32f051x8.h	6188;"	d
USART_CR1_CMIE	stm32f051x8.h	6033;"	d
USART_CR1_CMIE_Msk	stm32f051x8.h	6032;"	d
USART_CR1_CMIE_Pos	stm32f051x8.h	6031;"	d
USART_CR1_DEAT	stm32f051x8.h	6047;"	d
USART_CR1_DEAT_0	stm32f051x8.h	6048;"	d
USART_CR1_DEAT_1	stm32f051x8.h	6049;"	d
USART_CR1_DEAT_2	stm32f051x8.h	6050;"	d
USART_CR1_DEAT_3	stm32f051x8.h	6051;"	d
USART_CR1_DEAT_4	stm32f051x8.h	6052;"	d
USART_CR1_DEAT_Msk	stm32f051x8.h	6046;"	d
USART_CR1_DEAT_Pos	stm32f051x8.h	6045;"	d
USART_CR1_DEDT	stm32f051x8.h	6039;"	d
USART_CR1_DEDT_0	stm32f051x8.h	6040;"	d
USART_CR1_DEDT_1	stm32f051x8.h	6041;"	d
USART_CR1_DEDT_2	stm32f051x8.h	6042;"	d
USART_CR1_DEDT_3	stm32f051x8.h	6043;"	d
USART_CR1_DEDT_4	stm32f051x8.h	6044;"	d
USART_CR1_DEDT_Msk	stm32f051x8.h	6038;"	d
USART_CR1_DEDT_Pos	stm32f051x8.h	6037;"	d
USART_CR1_EOBIE	stm32f051x8.h	6058;"	d
USART_CR1_EOBIE_Msk	stm32f051x8.h	6057;"	d
USART_CR1_EOBIE_Pos	stm32f051x8.h	6056;"	d
USART_CR1_IDLEIE	stm32f051x8.h	6003;"	d
USART_CR1_IDLEIE_Msk	stm32f051x8.h	6002;"	d
USART_CR1_IDLEIE_Pos	stm32f051x8.h	6001;"	d
USART_CR1_M	stm32f051x8.h	6027;"	d
USART_CR1_MME	stm32f051x8.h	6030;"	d
USART_CR1_MME_Msk	stm32f051x8.h	6029;"	d
USART_CR1_MME_Pos	stm32f051x8.h	6028;"	d
USART_CR1_M_Msk	stm32f051x8.h	6026;"	d
USART_CR1_M_Pos	stm32f051x8.h	6025;"	d
USART_CR1_OVER8	stm32f051x8.h	6036;"	d
USART_CR1_OVER8_Msk	stm32f051x8.h	6035;"	d
USART_CR1_OVER8_Pos	stm32f051x8.h	6034;"	d
USART_CR1_PCE	stm32f051x8.h	6021;"	d
USART_CR1_PCE_Msk	stm32f051x8.h	6020;"	d
USART_CR1_PCE_Pos	stm32f051x8.h	6019;"	d
USART_CR1_PEIE	stm32f051x8.h	6015;"	d
USART_CR1_PEIE_Msk	stm32f051x8.h	6014;"	d
USART_CR1_PEIE_Pos	stm32f051x8.h	6013;"	d
USART_CR1_PS	stm32f051x8.h	6018;"	d
USART_CR1_PS_Msk	stm32f051x8.h	6017;"	d
USART_CR1_PS_Pos	stm32f051x8.h	6016;"	d
USART_CR1_RE	stm32f051x8.h	5997;"	d
USART_CR1_RE_Msk	stm32f051x8.h	5996;"	d
USART_CR1_RE_Pos	stm32f051x8.h	5995;"	d
USART_CR1_RTOIE	stm32f051x8.h	6055;"	d
USART_CR1_RTOIE_Msk	stm32f051x8.h	6054;"	d
USART_CR1_RTOIE_Pos	stm32f051x8.h	6053;"	d
USART_CR1_RXNEIE	stm32f051x8.h	6006;"	d
USART_CR1_RXNEIE_Msk	stm32f051x8.h	6005;"	d
USART_CR1_RXNEIE_Pos	stm32f051x8.h	6004;"	d
USART_CR1_TCIE	stm32f051x8.h	6009;"	d
USART_CR1_TCIE_Msk	stm32f051x8.h	6008;"	d
USART_CR1_TCIE_Pos	stm32f051x8.h	6007;"	d
USART_CR1_TE	stm32f051x8.h	6000;"	d
USART_CR1_TE_Msk	stm32f051x8.h	5999;"	d
USART_CR1_TE_Pos	stm32f051x8.h	5998;"	d
USART_CR1_TXEIE	stm32f051x8.h	6012;"	d
USART_CR1_TXEIE_Msk	stm32f051x8.h	6011;"	d
USART_CR1_TXEIE_Pos	stm32f051x8.h	6010;"	d
USART_CR1_UE	stm32f051x8.h	5991;"	d
USART_CR1_UESM	stm32f051x8.h	5994;"	d
USART_CR1_UESM_Msk	stm32f051x8.h	5993;"	d
USART_CR1_UESM_Pos	stm32f051x8.h	5992;"	d
USART_CR1_UE_Msk	stm32f051x8.h	5990;"	d
USART_CR1_UE_Pos	stm32f051x8.h	5989;"	d
USART_CR1_WAKE	stm32f051x8.h	6024;"	d
USART_CR1_WAKE_Msk	stm32f051x8.h	6023;"	d
USART_CR1_WAKE_Pos	stm32f051x8.h	6022;"	d
USART_CR2_ABREN	stm32f051x8.h	6107;"	d
USART_CR2_ABREN_Msk	stm32f051x8.h	6106;"	d
USART_CR2_ABREN_Pos	stm32f051x8.h	6105;"	d
USART_CR2_ABRMODE	stm32f051x8.h	6110;"	d
USART_CR2_ABRMODE_0	stm32f051x8.h	6111;"	d
USART_CR2_ABRMODE_1	stm32f051x8.h	6112;"	d
USART_CR2_ABRMODE_Msk	stm32f051x8.h	6109;"	d
USART_CR2_ABRMODE_Pos	stm32f051x8.h	6108;"	d
USART_CR2_ADD	stm32f051x8.h	6118;"	d
USART_CR2_ADDM7	stm32f051x8.h	6063;"	d
USART_CR2_ADDM7_Msk	stm32f051x8.h	6062;"	d
USART_CR2_ADDM7_Pos	stm32f051x8.h	6061;"	d
USART_CR2_ADD_Msk	stm32f051x8.h	6117;"	d
USART_CR2_ADD_Pos	stm32f051x8.h	6116;"	d
USART_CR2_CLKEN	stm32f051x8.h	6081;"	d
USART_CR2_CLKEN_Msk	stm32f051x8.h	6080;"	d
USART_CR2_CLKEN_Pos	stm32f051x8.h	6079;"	d
USART_CR2_CPHA	stm32f051x8.h	6075;"	d
USART_CR2_CPHA_Msk	stm32f051x8.h	6074;"	d
USART_CR2_CPHA_Pos	stm32f051x8.h	6073;"	d
USART_CR2_CPOL	stm32f051x8.h	6078;"	d
USART_CR2_CPOL_Msk	stm32f051x8.h	6077;"	d
USART_CR2_CPOL_Pos	stm32f051x8.h	6076;"	d
USART_CR2_DATAINV	stm32f051x8.h	6101;"	d
USART_CR2_DATAINV_Msk	stm32f051x8.h	6100;"	d
USART_CR2_DATAINV_Pos	stm32f051x8.h	6099;"	d
USART_CR2_LBCL	stm32f051x8.h	6072;"	d
USART_CR2_LBCL_Msk	stm32f051x8.h	6071;"	d
USART_CR2_LBCL_Pos	stm32f051x8.h	6070;"	d
USART_CR2_LBDIE	stm32f051x8.h	6069;"	d
USART_CR2_LBDIE_Msk	stm32f051x8.h	6068;"	d
USART_CR2_LBDIE_Pos	stm32f051x8.h	6067;"	d
USART_CR2_LBDL	stm32f051x8.h	6066;"	d
USART_CR2_LBDL_Msk	stm32f051x8.h	6065;"	d
USART_CR2_LBDL_Pos	stm32f051x8.h	6064;"	d
USART_CR2_LINEN	stm32f051x8.h	6089;"	d
USART_CR2_LINEN_Msk	stm32f051x8.h	6088;"	d
USART_CR2_LINEN_Pos	stm32f051x8.h	6087;"	d
USART_CR2_MSBFIRST	stm32f051x8.h	6104;"	d
USART_CR2_MSBFIRST_Msk	stm32f051x8.h	6103;"	d
USART_CR2_MSBFIRST_Pos	stm32f051x8.h	6102;"	d
USART_CR2_RTOEN	stm32f051x8.h	6115;"	d
USART_CR2_RTOEN_Msk	stm32f051x8.h	6114;"	d
USART_CR2_RTOEN_Pos	stm32f051x8.h	6113;"	d
USART_CR2_RXINV	stm32f051x8.h	6095;"	d
USART_CR2_RXINV_Msk	stm32f051x8.h	6094;"	d
USART_CR2_RXINV_Pos	stm32f051x8.h	6093;"	d
USART_CR2_STOP	stm32f051x8.h	6084;"	d
USART_CR2_STOP_0	stm32f051x8.h	6085;"	d
USART_CR2_STOP_1	stm32f051x8.h	6086;"	d
USART_CR2_STOP_Msk	stm32f051x8.h	6083;"	d
USART_CR2_STOP_Pos	stm32f051x8.h	6082;"	d
USART_CR2_SWAP	stm32f051x8.h	6092;"	d
USART_CR2_SWAP_Msk	stm32f051x8.h	6091;"	d
USART_CR2_SWAP_Pos	stm32f051x8.h	6090;"	d
USART_CR2_TXINV	stm32f051x8.h	6098;"	d
USART_CR2_TXINV_Msk	stm32f051x8.h	6097;"	d
USART_CR2_TXINV_Pos	stm32f051x8.h	6096;"	d
USART_CR3_CTSE	stm32f051x8.h	6150;"	d
USART_CR3_CTSE_Msk	stm32f051x8.h	6149;"	d
USART_CR3_CTSE_Pos	stm32f051x8.h	6148;"	d
USART_CR3_CTSIE	stm32f051x8.h	6153;"	d
USART_CR3_CTSIE_Msk	stm32f051x8.h	6152;"	d
USART_CR3_CTSIE_Pos	stm32f051x8.h	6151;"	d
USART_CR3_DDRE	stm32f051x8.h	6162;"	d
USART_CR3_DDRE_Msk	stm32f051x8.h	6161;"	d
USART_CR3_DDRE_Pos	stm32f051x8.h	6160;"	d
USART_CR3_DEM	stm32f051x8.h	6165;"	d
USART_CR3_DEM_Msk	stm32f051x8.h	6164;"	d
USART_CR3_DEM_Pos	stm32f051x8.h	6163;"	d
USART_CR3_DEP	stm32f051x8.h	6168;"	d
USART_CR3_DEP_Msk	stm32f051x8.h	6167;"	d
USART_CR3_DEP_Pos	stm32f051x8.h	6166;"	d
USART_CR3_DMAR	stm32f051x8.h	6141;"	d
USART_CR3_DMAR_Msk	stm32f051x8.h	6140;"	d
USART_CR3_DMAR_Pos	stm32f051x8.h	6139;"	d
USART_CR3_DMAT	stm32f051x8.h	6144;"	d
USART_CR3_DMAT_Msk	stm32f051x8.h	6143;"	d
USART_CR3_DMAT_Pos	stm32f051x8.h	6142;"	d
USART_CR3_EIE	stm32f051x8.h	6123;"	d
USART_CR3_EIE_Msk	stm32f051x8.h	6122;"	d
USART_CR3_EIE_Pos	stm32f051x8.h	6121;"	d
USART_CR3_HDSEL	stm32f051x8.h	6132;"	d
USART_CR3_HDSEL_Msk	stm32f051x8.h	6131;"	d
USART_CR3_HDSEL_Pos	stm32f051x8.h	6130;"	d
USART_CR3_IREN	stm32f051x8.h	6126;"	d
USART_CR3_IREN_Msk	stm32f051x8.h	6125;"	d
USART_CR3_IREN_Pos	stm32f051x8.h	6124;"	d
USART_CR3_IRLP	stm32f051x8.h	6129;"	d
USART_CR3_IRLP_Msk	stm32f051x8.h	6128;"	d
USART_CR3_IRLP_Pos	stm32f051x8.h	6127;"	d
USART_CR3_NACK	stm32f051x8.h	6135;"	d
USART_CR3_NACK_Msk	stm32f051x8.h	6134;"	d
USART_CR3_NACK_Pos	stm32f051x8.h	6133;"	d
USART_CR3_ONEBIT	stm32f051x8.h	6156;"	d
USART_CR3_ONEBIT_Msk	stm32f051x8.h	6155;"	d
USART_CR3_ONEBIT_Pos	stm32f051x8.h	6154;"	d
USART_CR3_OVRDIS	stm32f051x8.h	6159;"	d
USART_CR3_OVRDIS_Msk	stm32f051x8.h	6158;"	d
USART_CR3_OVRDIS_Pos	stm32f051x8.h	6157;"	d
USART_CR3_RTSE	stm32f051x8.h	6147;"	d
USART_CR3_RTSE_Msk	stm32f051x8.h	6146;"	d
USART_CR3_RTSE_Pos	stm32f051x8.h	6145;"	d
USART_CR3_SCARCNT	stm32f051x8.h	6171;"	d
USART_CR3_SCARCNT_0	stm32f051x8.h	6172;"	d
USART_CR3_SCARCNT_1	stm32f051x8.h	6173;"	d
USART_CR3_SCARCNT_2	stm32f051x8.h	6174;"	d
USART_CR3_SCARCNT_Msk	stm32f051x8.h	6170;"	d
USART_CR3_SCARCNT_Pos	stm32f051x8.h	6169;"	d
USART_CR3_SCEN	stm32f051x8.h	6138;"	d
USART_CR3_SCEN_Msk	stm32f051x8.h	6137;"	d
USART_CR3_SCEN_Pos	stm32f051x8.h	6136;"	d
USART_CR3_WUFIE	stm32f051x8.h	6182;"	d
USART_CR3_WUFIE_Msk	stm32f051x8.h	6181;"	d
USART_CR3_WUFIE_Pos	stm32f051x8.h	6180;"	d
USART_CR3_WUS	stm32f051x8.h	6177;"	d
USART_CR3_WUS_0	stm32f051x8.h	6178;"	d
USART_CR3_WUS_1	stm32f051x8.h	6179;"	d
USART_CR3_WUS_Msk	stm32f051x8.h	6176;"	d
USART_CR3_WUS_Pos	stm32f051x8.h	6175;"	d
USART_GTPR_GT	stm32f051x8.h	6198;"	d
USART_GTPR_GT_Msk	stm32f051x8.h	6197;"	d
USART_GTPR_GT_Pos	stm32f051x8.h	6196;"	d
USART_GTPR_PSC	stm32f051x8.h	6195;"	d
USART_GTPR_PSC_Msk	stm32f051x8.h	6194;"	d
USART_GTPR_PSC_Pos	stm32f051x8.h	6193;"	d
USART_ICR_CMCF	stm32f051x8.h	6327;"	d
USART_ICR_CMCF_Msk	stm32f051x8.h	6326;"	d
USART_ICR_CMCF_Pos	stm32f051x8.h	6325;"	d
USART_ICR_CTSCF	stm32f051x8.h	6318;"	d
USART_ICR_CTSCF_Msk	stm32f051x8.h	6317;"	d
USART_ICR_CTSCF_Pos	stm32f051x8.h	6316;"	d
USART_ICR_EOBCF	stm32f051x8.h	6324;"	d
USART_ICR_EOBCF_Msk	stm32f051x8.h	6323;"	d
USART_ICR_EOBCF_Pos	stm32f051x8.h	6322;"	d
USART_ICR_FECF	stm32f051x8.h	6300;"	d
USART_ICR_FECF_Msk	stm32f051x8.h	6299;"	d
USART_ICR_FECF_Pos	stm32f051x8.h	6298;"	d
USART_ICR_IDLECF	stm32f051x8.h	6309;"	d
USART_ICR_IDLECF_Msk	stm32f051x8.h	6308;"	d
USART_ICR_IDLECF_Pos	stm32f051x8.h	6307;"	d
USART_ICR_LBDCF	stm32f051x8.h	6315;"	d
USART_ICR_LBDCF_Msk	stm32f051x8.h	6314;"	d
USART_ICR_LBDCF_Pos	stm32f051x8.h	6313;"	d
USART_ICR_NCF	stm32f051x8.h	6303;"	d
USART_ICR_NCF_Msk	stm32f051x8.h	6302;"	d
USART_ICR_NCF_Pos	stm32f051x8.h	6301;"	d
USART_ICR_ORECF	stm32f051x8.h	6306;"	d
USART_ICR_ORECF_Msk	stm32f051x8.h	6305;"	d
USART_ICR_ORECF_Pos	stm32f051x8.h	6304;"	d
USART_ICR_PECF	stm32f051x8.h	6297;"	d
USART_ICR_PECF_Msk	stm32f051x8.h	6296;"	d
USART_ICR_PECF_Pos	stm32f051x8.h	6295;"	d
USART_ICR_RTOCF	stm32f051x8.h	6321;"	d
USART_ICR_RTOCF_Msk	stm32f051x8.h	6320;"	d
USART_ICR_RTOCF_Pos	stm32f051x8.h	6319;"	d
USART_ICR_TCCF	stm32f051x8.h	6312;"	d
USART_ICR_TCCF_Msk	stm32f051x8.h	6311;"	d
USART_ICR_TCCF_Pos	stm32f051x8.h	6310;"	d
USART_ICR_WUCF	stm32f051x8.h	6330;"	d
USART_ICR_WUCF_Msk	stm32f051x8.h	6329;"	d
USART_ICR_WUCF_Pos	stm32f051x8.h	6328;"	d
USART_IRDA_SUPPORT	stm32f051x8.h	5983;"	d
USART_ISR_ABRE	stm32f051x8.h	6268;"	d
USART_ISR_ABRE_Msk	stm32f051x8.h	6267;"	d
USART_ISR_ABRE_Pos	stm32f051x8.h	6266;"	d
USART_ISR_ABRF	stm32f051x8.h	6271;"	d
USART_ISR_ABRF_Msk	stm32f051x8.h	6270;"	d
USART_ISR_ABRF_Pos	stm32f051x8.h	6269;"	d
USART_ISR_BUSY	stm32f051x8.h	6274;"	d
USART_ISR_BUSY_Msk	stm32f051x8.h	6273;"	d
USART_ISR_BUSY_Pos	stm32f051x8.h	6272;"	d
USART_ISR_CMF	stm32f051x8.h	6277;"	d
USART_ISR_CMF_Msk	stm32f051x8.h	6276;"	d
USART_ISR_CMF_Pos	stm32f051x8.h	6275;"	d
USART_ISR_CTS	stm32f051x8.h	6259;"	d
USART_ISR_CTSIF	stm32f051x8.h	6256;"	d
USART_ISR_CTSIF_Msk	stm32f051x8.h	6255;"	d
USART_ISR_CTSIF_Pos	stm32f051x8.h	6254;"	d
USART_ISR_CTS_Msk	stm32f051x8.h	6258;"	d
USART_ISR_CTS_Pos	stm32f051x8.h	6257;"	d
USART_ISR_EOBF	stm32f051x8.h	6265;"	d
USART_ISR_EOBF_Msk	stm32f051x8.h	6264;"	d
USART_ISR_EOBF_Pos	stm32f051x8.h	6263;"	d
USART_ISR_FE	stm32f051x8.h	6232;"	d
USART_ISR_FE_Msk	stm32f051x8.h	6231;"	d
USART_ISR_FE_Pos	stm32f051x8.h	6230;"	d
USART_ISR_IDLE	stm32f051x8.h	6241;"	d
USART_ISR_IDLE_Msk	stm32f051x8.h	6240;"	d
USART_ISR_IDLE_Pos	stm32f051x8.h	6239;"	d
USART_ISR_LBDF	stm32f051x8.h	6253;"	d
USART_ISR_LBDF_Msk	stm32f051x8.h	6252;"	d
USART_ISR_LBDF_Pos	stm32f051x8.h	6251;"	d
USART_ISR_NE	stm32f051x8.h	6235;"	d
USART_ISR_NE_Msk	stm32f051x8.h	6234;"	d
USART_ISR_NE_Pos	stm32f051x8.h	6233;"	d
USART_ISR_ORE	stm32f051x8.h	6238;"	d
USART_ISR_ORE_Msk	stm32f051x8.h	6237;"	d
USART_ISR_ORE_Pos	stm32f051x8.h	6236;"	d
USART_ISR_PE	stm32f051x8.h	6229;"	d
USART_ISR_PE_Msk	stm32f051x8.h	6228;"	d
USART_ISR_PE_Pos	stm32f051x8.h	6227;"	d
USART_ISR_REACK	stm32f051x8.h	6292;"	d
USART_ISR_REACK_Msk	stm32f051x8.h	6291;"	d
USART_ISR_REACK_Pos	stm32f051x8.h	6290;"	d
USART_ISR_RTOF	stm32f051x8.h	6262;"	d
USART_ISR_RTOF_Msk	stm32f051x8.h	6261;"	d
USART_ISR_RTOF_Pos	stm32f051x8.h	6260;"	d
USART_ISR_RWU	stm32f051x8.h	6283;"	d
USART_ISR_RWU_Msk	stm32f051x8.h	6282;"	d
USART_ISR_RWU_Pos	stm32f051x8.h	6281;"	d
USART_ISR_RXNE	stm32f051x8.h	6244;"	d
USART_ISR_RXNE_Msk	stm32f051x8.h	6243;"	d
USART_ISR_RXNE_Pos	stm32f051x8.h	6242;"	d
USART_ISR_SBKF	stm32f051x8.h	6280;"	d
USART_ISR_SBKF_Msk	stm32f051x8.h	6279;"	d
USART_ISR_SBKF_Pos	stm32f051x8.h	6278;"	d
USART_ISR_TC	stm32f051x8.h	6247;"	d
USART_ISR_TC_Msk	stm32f051x8.h	6246;"	d
USART_ISR_TC_Pos	stm32f051x8.h	6245;"	d
USART_ISR_TEACK	stm32f051x8.h	6289;"	d
USART_ISR_TEACK_Msk	stm32f051x8.h	6288;"	d
USART_ISR_TEACK_Pos	stm32f051x8.h	6287;"	d
USART_ISR_TXE	stm32f051x8.h	6250;"	d
USART_ISR_TXE_Msk	stm32f051x8.h	6249;"	d
USART_ISR_TXE_Pos	stm32f051x8.h	6248;"	d
USART_ISR_WUF	stm32f051x8.h	6286;"	d
USART_ISR_WUF_Msk	stm32f051x8.h	6285;"	d
USART_ISR_WUF_Pos	stm32f051x8.h	6284;"	d
USART_LIN_SUPPORT	stm32f051x8.h	5977;"	d
USART_POSITION_CR1_DEAT	stm32f0xx_ll_usart.h	69;"	d
USART_POSITION_CR1_DEDT	stm32f0xx_ll_usart.h	68;"	d
USART_POSITION_CR2_ADD	stm32f0xx_ll_usart.h	70;"	d
USART_POSITION_CR3_SCARCNT	stm32f0xx_ll_usart.h	72;"	d
USART_POSITION_GTPR_GT	stm32f0xx_ll_usart.h	74;"	d
USART_POSITION_RTOR_BLEN	stm32f0xx_ll_usart.h	73;"	d
USART_RDR_RDR	stm32f051x8.h	6333;"	d
USART_RQR_ABRRQ	stm32f051x8.h	6212;"	d
USART_RQR_ABRRQ_Msk	stm32f051x8.h	6211;"	d
USART_RQR_ABRRQ_Pos	stm32f051x8.h	6210;"	d
USART_RQR_MMRQ	stm32f051x8.h	6218;"	d
USART_RQR_MMRQ_Msk	stm32f051x8.h	6217;"	d
USART_RQR_MMRQ_Pos	stm32f051x8.h	6216;"	d
USART_RQR_RXFRQ	stm32f051x8.h	6221;"	d
USART_RQR_RXFRQ_Msk	stm32f051x8.h	6220;"	d
USART_RQR_RXFRQ_Pos	stm32f051x8.h	6219;"	d
USART_RQR_SBKRQ	stm32f051x8.h	6215;"	d
USART_RQR_SBKRQ_Msk	stm32f051x8.h	6214;"	d
USART_RQR_SBKRQ_Pos	stm32f051x8.h	6213;"	d
USART_RQR_TXFRQ	stm32f051x8.h	6224;"	d
USART_RQR_TXFRQ_Msk	stm32f051x8.h	6223;"	d
USART_RQR_TXFRQ_Pos	stm32f051x8.h	6222;"	d
USART_RTOR_BLEN	stm32f051x8.h	6207;"	d
USART_RTOR_BLEN_Msk	stm32f051x8.h	6206;"	d
USART_RTOR_BLEN_Pos	stm32f051x8.h	6205;"	d
USART_RTOR_RTO	stm32f051x8.h	6204;"	d
USART_RTOR_RTO_Msk	stm32f051x8.h	6203;"	d
USART_RTOR_RTO_Pos	stm32f051x8.h	6202;"	d
USART_SMARTCARD_SUPPORT	stm32f051x8.h	5980;"	d
USART_TDR_TDR	stm32f051x8.h	6336;"	d
USART_TypeDef	stm32f051x8.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon30
USART_WUSM_SUPPORT	stm32f051x8.h	5986;"	d
USER	stm32f051x8.h	/^  __IO uint16_t USER;         \/*!< FLASH option byte user options,                Address offset: 0x02 *\/$/;"	m	struct:__anon19
V	core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon40::__anon41
V	core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon44::__anon45
VAL	core_cm0.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon50
VDDIO2_IRQHandler	stm32f051x8.h	6771;"	d
VDDIO2_IRQn	stm32f051x8.h	6759;"	d
VREFINT_CAL_ADDR	stm32f0xx_ll_adc.h	207;"	d
VREFINT_CAL_VREF	stm32f0xx_ll_adc.h	208;"	d
WINR	stm32f051x8.h	/^  __IO uint32_t WINR; \/*!< IWDG Window register,    Address offset: 0x10 *\/$/;"	m	struct:__anon23
WPR	stm32f051x8.h	/^  __IO uint32_t WPR;        \/*!< RTC write protection register,                             Address offset: 0x24 *\/$/;"	m	struct:__anon26
WRITE_REG	stm32f0xx.h	210;"	d
WRP0	stm32f051x8.h	/^  __IO uint16_t WRP0;         \/*!< FLASH option byte write protection 0,          Address offset: 0x08 *\/$/;"	m	struct:__anon19
WRP1	stm32f051x8.h	/^  __IO uint16_t WRP1;         \/*!< FLASH option byte write protection 1,          Address offset: 0x0A *\/$/;"	m	struct:__anon19
WRPR	stm32f051x8.h	/^  __IO uint32_t WRPR;         \/*!<FLASH option bytes register,                   Address offset: 0x20 *\/$/;"	m	struct:__anon18
WWDG	stm32f051x8.h	610;"	d
WWDG_BASE	stm32f051x8.h	550;"	d
WWDG_CFR_EWI	stm32f051x8.h	6402;"	d
WWDG_CFR_EWI_Msk	stm32f051x8.h	6401;"	d
WWDG_CFR_EWI_Pos	stm32f051x8.h	6400;"	d
WWDG_CFR_W	stm32f051x8.h	6372;"	d
WWDG_CFR_W0	stm32f051x8.h	6382;"	d
WWDG_CFR_W1	stm32f051x8.h	6383;"	d
WWDG_CFR_W2	stm32f051x8.h	6384;"	d
WWDG_CFR_W3	stm32f051x8.h	6385;"	d
WWDG_CFR_W4	stm32f051x8.h	6386;"	d
WWDG_CFR_W5	stm32f051x8.h	6387;"	d
WWDG_CFR_W6	stm32f051x8.h	6388;"	d
WWDG_CFR_WDGTB	stm32f051x8.h	6392;"	d
WWDG_CFR_WDGTB0	stm32f051x8.h	6397;"	d
WWDG_CFR_WDGTB1	stm32f051x8.h	6398;"	d
WWDG_CFR_WDGTB_0	stm32f051x8.h	6393;"	d
WWDG_CFR_WDGTB_1	stm32f051x8.h	6394;"	d
WWDG_CFR_WDGTB_Msk	stm32f051x8.h	6391;"	d
WWDG_CFR_WDGTB_Pos	stm32f051x8.h	6390;"	d
WWDG_CFR_W_0	stm32f051x8.h	6373;"	d
WWDG_CFR_W_1	stm32f051x8.h	6374;"	d
WWDG_CFR_W_2	stm32f051x8.h	6375;"	d
WWDG_CFR_W_3	stm32f051x8.h	6376;"	d
WWDG_CFR_W_4	stm32f051x8.h	6377;"	d
WWDG_CFR_W_5	stm32f051x8.h	6378;"	d
WWDG_CFR_W_6	stm32f051x8.h	6379;"	d
WWDG_CFR_W_Msk	stm32f051x8.h	6371;"	d
WWDG_CFR_W_Pos	stm32f051x8.h	6370;"	d
WWDG_CR_T	stm32f051x8.h	6347;"	d
WWDG_CR_T0	stm32f051x8.h	6357;"	d
WWDG_CR_T1	stm32f051x8.h	6358;"	d
WWDG_CR_T2	stm32f051x8.h	6359;"	d
WWDG_CR_T3	stm32f051x8.h	6360;"	d
WWDG_CR_T4	stm32f051x8.h	6361;"	d
WWDG_CR_T5	stm32f051x8.h	6362;"	d
WWDG_CR_T6	stm32f051x8.h	6363;"	d
WWDG_CR_T_0	stm32f051x8.h	6348;"	d
WWDG_CR_T_1	stm32f051x8.h	6349;"	d
WWDG_CR_T_2	stm32f051x8.h	6350;"	d
WWDG_CR_T_3	stm32f051x8.h	6351;"	d
WWDG_CR_T_4	stm32f051x8.h	6352;"	d
WWDG_CR_T_5	stm32f051x8.h	6353;"	d
WWDG_CR_T_6	stm32f051x8.h	6354;"	d
WWDG_CR_T_Msk	stm32f051x8.h	6346;"	d
WWDG_CR_T_Pos	stm32f051x8.h	6345;"	d
WWDG_CR_WDGA	stm32f051x8.h	6367;"	d
WWDG_CR_WDGA_Msk	stm32f051x8.h	6366;"	d
WWDG_CR_WDGA_Pos	stm32f051x8.h	6365;"	d
WWDG_IRQn	stm32f051x8.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                               *\/$/;"	e	enum:__anon5
WWDG_SR_EWIF	stm32f051x8.h	6407;"	d
WWDG_SR_EWIF_Msk	stm32f051x8.h	6406;"	d
WWDG_SR_EWIF_Pos	stm32f051x8.h	6405;"	d
WWDG_TypeDef	stm32f051x8.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon31
WaveAutoGeneration	stm32f0xx_ll_dac.h	/^  uint32_t WaveAutoGeneration;          \/*!< Set the waveform automatic generation mode for the selected DAC channel.$/;"	m	struct:__anon52
WaveAutoGenerationConfig	stm32f0xx_ll_dac.h	/^  uint32_t WaveAutoGenerationConfig;    \/*!< Set the waveform automatic generation mode for the selected DAC channel.$/;"	m	struct:__anon52
WeekDay	stm32f0xx_ll_rtc.h	/^  uint8_t WeekDay;  \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon59
Year	stm32f0xx_ll_rtc.h	/^  uint8_t Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon59
Z	core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon40::__anon41
Z	core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon44::__anon45
_BIT_SHIFT	core_cm0.h	618;"	d
_FLD2VAL	core_cm0.h	568;"	d
_IP_IDX	core_cm0.h	620;"	d
_SHP_IDX	core_cm0.h	619;"	d
_VAL2FLD	core_cm0.h	560;"	d
__ASM	core_cm0.h	103;"	d
__ASM	core_cm0.h	107;"	d
__ASM	core_cm0.h	113;"	d
__ASM	core_cm0.h	83;"	d
__ASM	core_cm0.h	88;"	d
__ASM	core_cm0.h	93;"	d
__ASM	core_cm0.h	98;"	d
__BKPT	cmsis_gcc.h	517;"	d
__CLREX	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLZ	cmsis_gcc.h	554;"	d
__CM0_CMSIS_VERSION	core_cm0.h	76;"	d
__CM0_CMSIS_VERSION_MAIN	core_cm0.h	74;"	d
__CM0_CMSIS_VERSION_SUB	core_cm0.h	75;"	d
__CM0_REV	core_cm0.h	183;"	d
__CM0_REV	stm32f051x8.h	65;"	d
__CMSIS_GCC_H	cmsis_gcc.h	36;"	d
__CMSIS_GCC_OUT_REG	cmsis_gcc.h	362;"	d
__CMSIS_GCC_OUT_REG	cmsis_gcc.h	365;"	d
__CMSIS_GCC_USE_REG	cmsis_gcc.h	363;"	d
__CMSIS_GCC_USE_REG	cmsis_gcc.h	366;"	d
__COMP_BITOFFSET_INSTANCE	stm32f0xx_ll_comp.h	112;"	d
__COMP_IS_INSTANCE_EVEN	stm32f0xx_ll_comp.h	99;"	d
__COMP_IS_INSTANCE_ODD	stm32f0xx_ll_comp.h	90;"	d
__CORE_CM0_H_DEPENDANT	core_cm0.h	174;"	d
__CORE_CM0_H_GENERIC	core_cm0.h	42;"	d
__CORTEX_M	core_cm0.h	79;"	d
__DAC_PTR_REG_OFFSET	stm32f0xx_ll_dac.h	141;"	d
__DMB	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)$/;"	f
__DSB	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)$/;"	f
__FPU_USED	core_cm0.h	124;"	d
__I	core_cm0.h	207;"	d
__I	core_cm0.h	209;"	d
__IM	core_cm0.h	215;"	d
__INLINE	core_cm0.h	108;"	d
__INLINE	core_cm0.h	114;"	d
__INLINE	core_cm0.h	84;"	d
__INLINE	core_cm0.h	89;"	d
__INLINE	core_cm0.h	94;"	d
__INLINE	core_cm0.h	99;"	d
__IO	core_cm0.h	212;"	d
__IOM	core_cm0.h	217;"	d
__ISB	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)$/;"	f
__LDRBT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDREXB	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXH	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXW	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDRHT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__LL_ADC_ANALOGWD_CHANNEL_GROUP	stm32f0xx_ll_adc.h	1075;"	d
__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION	stm32f0xx_ll_adc.h	1120;"	d
__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION	stm32f0xx_ll_adc.h	1098;"	d
__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW	stm32f0xx_ll_adc.h	1135;"	d
__LL_ADC_CALC_DATA_TO_VOLTAGE	stm32f0xx_ll_adc.h	1235;"	d
__LL_ADC_CALC_TEMPERATURE	stm32f0xx_ll_adc.h	1320;"	d
__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS	stm32f0xx_ll_adc.h	1378;"	d
__LL_ADC_CALC_VREFANALOG_VOLTAGE	stm32f0xx_ll_adc.h	1267;"	d
__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL	stm32f0xx_ll_adc.h	967;"	d
__LL_ADC_CHANNEL_TO_DECIMAL_NB	stm32f0xx_ll_adc.h	752;"	d
__LL_ADC_COMMON_INSTANCE	stm32f0xx_ll_adc.h	1156;"	d
__LL_ADC_CONVERT_DATA_RESOLUTION	stm32f0xx_ll_adc.h	1213;"	d
__LL_ADC_DECIMAL_NB_TO_CHANNEL	stm32f0xx_ll_adc.h	854;"	d
__LL_ADC_DIGITAL_SCALE	stm32f0xx_ll_adc.h	1192;"	d
__LL_ADC_IS_CHANNEL_INTERNAL	stm32f0xx_ll_adc.h	905;"	d
__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE	stm32f0xx_ll_adc.h	1001;"	d
__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE	stm32f0xx_ll_adc.h	994;"	d
__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE	stm32f0xx_ll_adc.h	1176;"	d
__LL_COMP_COMMON_INSTANCE	stm32f0xx_ll_comp.h	332;"	d
__LL_CRS_CALC_CALCULATE_RELOADVALUE	stm32f0xx_ll_crs.h	229;"	d
__LL_DAC_CALC_VOLTAGE_TO_DATA	stm32f0xx_ll_dac.h	502;"	d
__LL_DAC_CHANNEL_TO_DECIMAL_NB	stm32f0xx_ll_dac.h	421;"	d
__LL_DAC_DECIMAL_NB_TO_CHANNEL	stm32f0xx_ll_dac.h	441;"	d
__LL_DAC_DECIMAL_NB_TO_CHANNEL	stm32f0xx_ll_dac.h	458;"	d
__LL_DAC_DIGITAL_SCALE	stm32f0xx_ll_dac.h	481;"	d
__LL_DMA_GET_CHANNEL	stm32f0xx_ll_dma.h	448;"	d
__LL_DMA_GET_CHANNEL	stm32f0xx_ll_dma.h	463;"	d
__LL_DMA_GET_CHANNEL	stm32f0xx_ll_dma.h	479;"	d
__LL_DMA_GET_CHANNEL	stm32f0xx_ll_dma.h	488;"	d
__LL_DMA_GET_CHANNEL	stm32f0xx_ll_dma.h	496;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0xx_ll_dma.h	513;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0xx_ll_dma.h	529;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0xx_ll_dma.h	545;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0xx_ll_dma.h	554;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0xx_ll_dma.h	562;"	d
__LL_DMA_GET_INSTANCE	stm32f0xx_ll_dma.h	435;"	d
__LL_DMA_GET_INSTANCE	stm32f0xx_ll_dma.h	438;"	d
__LL_I2C_CONVERT_TIMINGS	stm32f0xx_ll_i2c.h	390;"	d
__LL_RCC_CALC_HCLK_FREQ	stm32f0xx_ll_rcc.h	655;"	d
__LL_RCC_CALC_PCLK1_FREQ	stm32f0xx_ll_rcc.h	670;"	d
__LL_RCC_CALC_PLLCLK_FREQ	stm32f0xx_ll_rcc.h	609;"	d
__LL_RCC_CALC_PLLCLK_FREQ	stm32f0xx_ll_rcc.h	635;"	d
__LL_RTC_CONVERT_BCD2BIN	stm32f0xx_ll_rtc.h	653;"	d
__LL_RTC_CONVERT_BIN2BCD	stm32f0xx_ll_rtc.h	646;"	d
__LL_RTC_GET_DAY	stm32f0xx_ll_rtc.h	708;"	d
__LL_RTC_GET_HOUR	stm32f0xx_ll_rtc.h	723;"	d
__LL_RTC_GET_MINUTE	stm32f0xx_ll_rtc.h	730;"	d
__LL_RTC_GET_MONTH	stm32f0xx_ll_rtc.h	701;"	d
__LL_RTC_GET_SECOND	stm32f0xx_ll_rtc.h	737;"	d
__LL_RTC_GET_WEEKDAY	stm32f0xx_ll_rtc.h	675;"	d
__LL_RTC_GET_YEAR	stm32f0xx_ll_rtc.h	682;"	d
__LL_TIM_CALC_ARR	stm32f0xx_ll_tim.h	907;"	d
__LL_TIM_CALC_DEADTIME	stm32f0xx_ll_tim.h	882;"	d
__LL_TIM_CALC_DELAY	stm32f0xx_ll_tim.h	918;"	d
__LL_TIM_CALC_PSC	stm32f0xx_ll_tim.h	896;"	d
__LL_TIM_CALC_PULSE	stm32f0xx_ll_tim.h	931;"	d
__LL_TIM_GET_ICPSC_RATIO	stm32f0xx_ll_tim.h	945;"	d
__LL_USART_DIV_SAMPLING16	stm32f0xx_ll_usart.h	559;"	d
__LL_USART_DIV_SAMPLING8	stm32f0xx_ll_usart.h	550;"	d
__MPU_PRESENT	stm32f051x8.h	66;"	d
__NOP	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)$/;"	f
__NVIC_PRIO_BITS	core_cm0.h	188;"	d
__NVIC_PRIO_BITS	stm32f051x8.h	67;"	d
__O	core_cm0.h	211;"	d
__OM	core_cm0.h	216;"	d
__PKHBT	cmsis_gcc.h	1340;"	d
__PKHTB	cmsis_gcc.h	1347;"	d
__QADD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f
__QADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f
__QSUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__RBIT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__REV	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV16	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__ROR	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__RRX	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__SADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SEL	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEV	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)$/;"	f
__SHADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SMLAD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLALD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSLD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMMLA	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMUAD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SSAT	cmsis_gcc.h	686;"	d
__SSAT16	cmsis_gcc.h	1138;"	d
__SSAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__STATIC_INLINE	core_cm0.h	100;"	d
__STATIC_INLINE	core_cm0.h	104;"	d
__STATIC_INLINE	core_cm0.h	109;"	d
__STATIC_INLINE	core_cm0.h	115;"	d
__STATIC_INLINE	core_cm0.h	85;"	d
__STATIC_INLINE	core_cm0.h	90;"	d
__STATIC_INLINE	core_cm0.h	95;"	d
__STM32F051x8_H	stm32f051x8.h	53;"	d
__STM32F0_DEVICE_VERSION	stm32f0xx.h	119;"	d
__STM32F0_DEVICE_VERSION_MAIN	stm32f0xx.h	115;"	d
__STM32F0_DEVICE_VERSION_RC	stm32f0xx.h	118;"	d
__STM32F0_DEVICE_VERSION_SUB1	stm32f0xx.h	116;"	d
__STM32F0_DEVICE_VERSION_SUB2	stm32f0xx.h	117;"	d
__STM32F0xx_H	stm32f0xx.h	55;"	d
__STM32F0xx_LL_ADC_H	stm32f0xx_ll_adc.h	40;"	d
__STM32F0xx_LL_BUS_H	stm32f0xx_ll_bus.h	57;"	d
__STM32F0xx_LL_COMP_H	stm32f0xx_ll_comp.h	40;"	d
__STM32F0xx_LL_CORTEX_H	stm32f0xx_ll_cortex.h	53;"	d
__STM32F0xx_LL_CRC_H	stm32f0xx_ll_crc.h	40;"	d
__STM32F0xx_LL_CRS_H	stm32f0xx_ll_crs.h	40;"	d
__STM32F0xx_LL_DAC_H	stm32f0xx_ll_dac.h	40;"	d
__STM32F0xx_LL_DMA_H	stm32f0xx_ll_dma.h	40;"	d
__STM32F0xx_LL_EXTI_H	stm32f0xx_ll_exti.h	40;"	d
__STM32F0xx_LL_GPIO_H	stm32f0xx_ll_gpio.h	40;"	d
__STM32F0xx_LL_I2C_H	stm32f0xx_ll_i2c.h	40;"	d
__STM32F0xx_LL_IWDG_H	stm32f0xx_ll_iwdg.h	40;"	d
__STM32F0xx_LL_PWR_H	stm32f0xx_ll_pwr.h	40;"	d
__STM32F0xx_LL_RCC_H	stm32f0xx_ll_rcc.h	40;"	d
__STM32F0xx_LL_RTC_H	stm32f0xx_ll_rtc.h	40;"	d
__STM32F0xx_LL_SPI_H	stm32f0xx_ll_spi.h	40;"	d
__STM32F0xx_LL_SYSTEM_H	stm32f0xx_ll_system.h	52;"	d
__STM32F0xx_LL_TIM_H	stm32f0xx_ll_tim.h	40;"	d
__STM32F0xx_LL_USART_H	stm32f0xx_ll_usart.h	40;"	d
__STM32F0xx_LL_UTILS_H	stm32f0xx_ll_utils.h	52;"	d
__STM32F0xx_LL_WWDG_H	stm32f0xx_ll_wwdg.h	40;"	d
__STRBT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXH	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXW	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRHT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRT	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__SXTAB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SYSTEM_STM32F0XX_H	system_stm32f0xx.h	48;"	d
__UADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USADA8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USAT	cmsis_gcc.h	701;"	d
__USAT16	cmsis_gcc.h	1145;"	d
__USAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTB16	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__Vendor_SysTickConfig	core_cm0.h	193;"	d
__Vendor_SysTickConfig	stm32f051x8.h	68;"	d
__WFE	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)$/;"	f
__WFI	cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)$/;"	f
__disable_fault_irq	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_irq	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_irq	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__packed	core_cm0.h	112;"	d
__set_BASEPRI	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI_MAX	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)$/;"	f
__set_CONTROL	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
_reserved0	core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon44::__anon45
_reserved0	core_cm0.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon46::__anon47
_reserved0	core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon42::__anon43
_reserved0	core_cm0.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon40::__anon41
_reserved1	core_cm0.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon46::__anon47
_reserved1	core_cm0.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon44::__anon45
b	core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon40	typeref:struct:__anon40::__anon41
b	core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon42	typeref:struct:__anon42::__anon43
b	core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon44	typeref:struct:__anon44::__anon45
b	core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon46	typeref:struct:__anon46::__anon47
w	core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon40
w	core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon42
w	core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon44
w	core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon46
xPSR_C_Msk	core_cm0.h	318;"	d
xPSR_C_Pos	core_cm0.h	317;"	d
xPSR_ISR_Msk	core_cm0.h	327;"	d
xPSR_ISR_Pos	core_cm0.h	326;"	d
xPSR_N_Msk	core_cm0.h	312;"	d
xPSR_N_Pos	core_cm0.h	311;"	d
xPSR_T_Msk	core_cm0.h	324;"	d
xPSR_T_Pos	core_cm0.h	323;"	d
xPSR_Type	core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon44
xPSR_V_Msk	core_cm0.h	321;"	d
xPSR_V_Pos	core_cm0.h	320;"	d
xPSR_Z_Msk	core_cm0.h	315;"	d
xPSR_Z_Pos	core_cm0.h	314;"	d
