<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.3 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="C:/Users/espero/git/RedPitaya_RadioBox/fpga/vivado2015.03/red-pitaya_radio-box.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="104de15ca6b142a49a1bafcb2c51d857"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PCACHEDIR/ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/red-pitaya_radio-box.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/red-pitaya_radio-box.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hdl/system.v"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xlconcat_0_0/system_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xlconstant_0_0/system_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_processing_system7_0_0/system_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hdl/system.hwdef"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hw_handoff/system_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hw_handoff/system.hwh"/>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_pid_block.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_dfilt1.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_daisy_tx.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_daisy_test.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_daisy_rx.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_asg_ch.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/axi_wr_fifo.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/axi_slave.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/axi_master.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_radiobox.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_scope.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_pwm.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_ps.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_pid.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_hk.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_daisy.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_asg.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_ams.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/red_pitaya_top.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.upgrade_log"/>
      <File Path="$PPRDIR/../rtl/red_pitaya_pll.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/pwm.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="red_pitaya_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../sdc/red-pitaya_radio-box.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../sdc/red-pitaya_radio-box.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../tb/sys_bus_model.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_radiobox_tb.sv">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/red_pitaya_radiobox_tb_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_scope_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_pwm_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_pll_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_pid_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_hk_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_dfilt1_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_daisy_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_asg_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/red_pitaya_ams_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/pwm_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/axi_slave_tb.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../tb/axi_master_model.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="red_pitaya_radiobox_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/red_pitaya.sim/red_pitaya_radiobox_tb_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/red_pitaya_radiobox_tb_behav.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="rb_osc1_dds" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rb_osc1_dds">
      <File Path="$PSRCDIR/sources_1/ip/rb_osc1_dds.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/rb_osc1_dds/rb_osc1_dds.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds_stub.v"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds.veo"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds.vho"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds.xml"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="demo_tb/tb_rb_osc1_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="rb_osc1_dds_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="synth/rb_osc1_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="dds_compiler_v6_0_10/hdl/dds_compiler_v6_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_dsp48_multadd_v3_0_0/hdl/xbip_dsp48_multadd_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_dsp48_multadd_v3_0_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="axi_utils_v2_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_dsp48_addsub_v3_0_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_dsp48_addsub_v3_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="dds_compiler_v6_0_10/hdl/dds_compiler_v6_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="sim/rb_osc1_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="doc/dds_compiler_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc1_dds.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="rb_osc1_dds"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="rb_osc2_dds" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rb_osc2_dds">
      <File Path="$PSRCDIR/sources_1/ip/rb_osc2_dds/rb_osc2_dds.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="dds_compiler_v6_0_10/hdl/dds_compiler_v6_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_dsp48_multadd_v3_0_0/hdl/xbip_dsp48_multadd_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_dsp48_multadd_v3_0_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds.veo"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds.vho"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_dsp48_addsub_v3_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_dsp48_addsub_v3_0_0/hdl/xbip_dsp48_addsub_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="axi_utils_v2_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="cmodel/dds_compiler_v6_0_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="doc/dds_compiler_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="synth/rb_osc2_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="sim/rb_osc2_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="demo_tb/tb_rb_osc2_dds.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="dds_compiler_v6_0_10/hdl/dds_compiler_v6_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds.xml"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds_stub.v"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_dds.xci" FileRelPathName="rb_osc2_dds_sim_netlist.v"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="rb_osc2_dds"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="rb_osc2_cpxmult" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rb_osc2_cpxmult">
      <File Path="$PSRCDIR/sources_1/ip/rb_osc2_cpxmult.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/rb_osc2_cpxmult/rb_osc2_cpxmult.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult.vho"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult.veo"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="axi_utils_v2_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="synth/rb_osc2_cpxmult.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="sim/rb_osc2_cpxmult.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="cmpy_v6_0_9/hdl/cmpy_v6_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="cmpy_v6_0_9/hdl/cmpy_v6_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="demo_tb/tb_rb_osc2_cpxmult.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="cmodel/cmpy_v6_0_bitacc_cmodel_nt64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="cmodel/cmpy_v6_0_bitacc_cmodel_lin64.zip"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="doc/cmpy_v6_0_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult_stub.v"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="rb_osc2_cpxmult.xci" FileRelPathName="rb_osc2_cpxmult.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="rb_osc2_cpxmult"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_adc_pll" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_adc_pll">
      <File Path="$PSRCDIR/sources_1/ip/clk_adc_pll_1.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/clk_adc_pll_1/clk_adc_pll.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_adc_pll"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="TOOL_VIVADO"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design">
          <Option Id="FlattenHierarchy">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="rb_osc1_dds_synth_1" Type="Ft3:Synth" SrcSet="rb_osc1_dds" Part="xc7z010clg400-1" ConstrsSet="rb_osc1_dds" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/rb_osc1_dds_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="rb_osc2_dds_synth_1" Type="Ft3:Synth" SrcSet="rb_osc2_dds" Part="xc7z010clg400-1" ConstrsSet="rb_osc2_dds" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/rb_osc2_dds_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="rb_osc2_cpxmult_synth_1" Type="Ft3:Synth" SrcSet="rb_osc2_cpxmult" Part="xc7z010clg400-1" ConstrsSet="rb_osc2_cpxmult" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/rb_osc2_cpxmult_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_adc_pll_synth_1" Type="Ft3:Synth" SrcSet="clk_adc_pll" Part="xc7z010clg400-1" ConstrsSet="clk_adc_pll" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_adc_pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="rb_osc1_dds_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="rb_osc1_dds" Description="Vivado Implementation Defaults" SynthRun="rb_osc1_dds_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="rb_osc2_dds_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="rb_osc2_dds" Description="Vivado Implementation Defaults" SynthRun="rb_osc2_dds_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="rb_osc2_cpxmult_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="rb_osc2_cpxmult" Description="Vivado Implementation Defaults" SynthRun="rb_osc2_cpxmult_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="clk_adc_pll_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="clk_adc_pll" Description="Vivado Implementation Defaults" SynthRun="clk_adc_pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
