/**
 * @ingroup     driver_periph
 * @{
 *
 * @file
 * @brief       low-level UART driver implementation
 *
 * @author      Leon M. George <leon@georgemail.eu>
 *
 * @}
 */

#include <stddef.h>

#include "board.h"
#include "cpu.h"
#include "sched.h"
#include "thread.h"
#include "periph/uart.h"
#include "periph_conf.h"

#include "cc26x0-prcm.h"
#include "cc26x0-uart.h"
#include "cc26x0-ioc.h"


#define DIVFRAC_NUM_BITS      6
#define DIVFRAC_MASK          ((1 << DIVFRAC_NUM_BITS) - 1)

/** @brief bytes in fifo? */
#define uart_rx_avail() ((UART->FR & UART_FR_RXFE) == 0)

/*---------------------------------------------------------------------------*/

/**
 * @brief allocate memory to store callback functions
 */
static uart_isr_ctx_t uart_config[UART_NUMOF];

/*---------------------------------------------------------------------------*/
static void reset(UART_REGS_t *u)
{
    /* stop UART */
    u->CTL &= ~UART_CTL_UARTEN;

    u->CTL |= UART_CTL_RXE;
    u->CTL |= UART_CTL_TXE;

    /* clear error status */
    u->ECR = 0xF;

    /* flush FIFOs by dis- and reenabling them */
    u->LCRH &= ~UART_LCRH_FEN;
    u->LCRH |= UART_LCRH_FEN;

    /* start UART */
    u->CTL |= UART_CTL_UARTEN;
}
/*---------------------------------------------------------------------------*/

#if UART_0_EN
void isr_uart(void)
{
    uint_fast16_t mis;

    /* Store the current MIS and clear all flags early, except the RTM flag.
     * This will clear itself when we read out the entire FIFO contents */
    mis = UART_0_DEV->MIS;

    UART_0_DEV->ICR = 0x7F3;

    while (uart_rx_avail()) {
        uart_config[0].rx_cb(uart_config[0].arg, UART_0_DEV->DR);
    }

    if (mis & (UART_MIS_OEMIS | UART_MIS_BEMIS | UART_MIS_PEMIS | UART_MIS_FEMIS)) {
        /* ISR triggered due to some error condition */
        reset(UART_0_DEV);
    }

    if (sched_context_switch_request) {
        thread_yield();
    }
}
#endif /* UART_0_EN */

static int init_base(uart_t uart, uint32_t baudrate);

int uart_init(uart_t uart, uint32_t baudrate, uart_rx_cb_t rx_cb, void *arg)
{
    /* initialize basic functionality */
    int res = init_base(uart, baudrate);

    if (res != 1) {
        return res;
    }

    /* register callbacks */
    uart_config[0].rx_cb = rx_cb;
    uart_config[0].arg = arg;

    /* configure interrupts and enable RX interrupt */
#if UART_0_EN
    NVIC_SetPriority(UART0_IRQN, UART_IRQ_PRIO);
    NVIC_EnableIRQ(UART0_IRQN);
#endif

    return 0;
}

static int init_base(uart_t uart, uint32_t baudrate)
{
    if (uart != 1)
        return -1;

#if UART_0_EN
    PRCM->PDCTL0 |= PDCTL0_SERIAL_ON;
    //wait;
    //clockconfigureset(serial);
    //wait;

    IOC->CFG[UART_0_TX_DIO] = IOCFG_PORTID_UART0_TX | IOCFG_INPUT_ENABLE;
    IOC->CFG[UART_0_RX_DIO] = IOCFG_PORTID_UART0_RX;

    /*
     * TODO so do we still need to enable input driver?
     * When IOC is configured as UART-specific I/Os,
     * IOC sets static output driver enable to the pad
     * (enable = 1 for TXD and RTS and enable = 0 for RXD and CTS)
     */

    uart_poweron(uart);

    /* disable UART */
    UART->CTL = 0;


    /* TODO */
    uint32_t ref_clock = 48000000;
    /* chose which code to use
     * uint32_t divisor = ref_clock << 2;
     * divisor += baudrate / 2; // potentially avoid rounding error
     * divisor /= baudrate;
     * UART->IBRD = divisor >> DIVFRAC_NUM_BITS;
     * UART->FBRD = divisor & DIVFRAC_MASK;
     */
    const float brd = (float) ref_clock / (16 * baudrate);
    UART->IBRD = brd;
    UART->FBRD = (uint16_t)((brd - (long) brd) * 64 + 0.5) & DIVFRAC_MASK;
    //uint32_t ui32Div = (((ref_clock * 8) / baudrate) + 1) / 2;

    /* 8-bit words and fifo enable */
    UART->LCRH = UART_LCRH_WLEN_8 | UART_LCRH_FEN;

#ifdef UART_0_RTS_DIO
    IOCFG_n(UART_0_RTS_DIO_num) = IOCFG_PORTID_UART0_RTS;
    UART->CTL |= UART_CTL_RTSEN;
#endif

#ifdef UART_0_CTS_DIO
    IOCFG_n(UART_0_CTS_DIO_num) = IOCFG_PORTID_UART0_CTS | IOCFG_INPUT_ENABLE;
    UART->CTL |= UART_CTL_CTSEN;
#endif

    UART->IMSC = 0;
    UART->IMSC |= UART_IMSC_RXIM; /* receive */
    UART->IMSC |= UART_IMSC_RTIM; /* receive time-out */
    UART->IMSC |= UART_IMSC_OEIM; /* overrun error */
    UART->IMSC |= UART_IMSC_BEIM; /* break error */
    UART->IMSC |= UART_IMSC_FEIM; /* framing error */

    /* set FIFO interrupt levels: */
    UART->IFLS = UART_IFLS_RXSEL_1_8;
    UART->IFLS = UART_IFLS_TXSEL_4_8;

    UART->CTL = UART_CTL_RXE;
    UART->CTL = UART_CTL_TXE;

    /* wait until clocks are loaded */
    while (!(PRCM->CLKLOADCTL & CLKLOADCTL_LOADDONE))
        ;

    /* UART Enable */
    UART->CTL = UART_CTL_UARTEN;
#endif // UART_0_EN
    return 0;
}

void uart_write(uart_t uart, const uint8_t *data, size_t len)
{
    /* block if the TX FIFO is full */
    for (size_t i = 0; i < len; i++) {
        while (UART->FR == UART_FR_TXFF)
            ;
        UART->DR = data[i];
    }
}

static void uart_power(uint32_t on)
{
    /* enable clock for UART in Run, Sleep, and Deep Sleep modes */
    PRCM->UARTCLKGR = on;
    PRCM->UARTCLKGS = on;
    PRCM->UARTCLKGDS = on;
    /* reload clocks */
    PRCM->CLKLOADCTL = CLKLOADCTL_LOAD;
}

void uart_poweron(uart_t uart)
{
    if (uart != 1)
        return;
#ifdef UART_0_EN
    uart_power(1);
#endif
}

void uart_poweroff(uart_t uart)
{
    if (uart != 1)
        return;
#ifdef UART_0_EN
    uart_power(0);
#endif
}
