<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p962" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_962{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_962{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_962{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_962{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_962{left:96px;bottom:1031px;letter-spacing:0.19px;}
#t6_962{left:192px;bottom:1031px;letter-spacing:0.21px;}
#t7_962{left:96px;bottom:996px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t8_962{left:96px;bottom:974px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t9_962{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_962{left:96px;bottom:916px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tb_962{left:275px;bottom:916px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tc_962{left:96px;bottom:894px;letter-spacing:0.13px;word-spacing:-0.62px;}
#td_962{left:96px;bottom:873px;letter-spacing:0.11px;word-spacing:-0.44px;}
#te_962{left:96px;bottom:838px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_962{left:96px;bottom:816px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tg_962{left:96px;bottom:795px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_962{left:96px;bottom:760px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_962{left:96px;bottom:738px;letter-spacing:0.12px;word-spacing:-0.4px;}
#tj_962{left:96px;bottom:702px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tk_962{left:282px;bottom:701px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tl_962{left:96px;bottom:680px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tm_962{left:96px;bottom:658px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tn_962{left:96px;bottom:637px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_962{left:96px;bottom:616px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tp_962{left:96px;bottom:594px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_962{left:96px;bottom:573px;letter-spacing:0.13px;word-spacing:-0.9px;}
#tr_962{left:96px;bottom:551px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_962{left:96px;bottom:512px;letter-spacing:0.12px;}
#tt_962{left:157px;bottom:512px;letter-spacing:0.16px;word-spacing:-0.02px;}
#tu_962{left:96px;bottom:477px;letter-spacing:0.13px;word-spacing:-0.89px;}
#tv_962{left:96px;bottom:455px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_962{left:96px;bottom:434px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tx_962{left:96px;bottom:412px;letter-spacing:0.13px;word-spacing:-0.42px;}
#ty_962{left:96px;bottom:391px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tz_962{left:96px;bottom:370px;letter-spacing:0.1px;}
#t10_962{left:96px;bottom:334px;letter-spacing:0.12px;word-spacing:-0.92px;}
#t11_962{left:96px;bottom:313px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_962{left:96px;bottom:292px;letter-spacing:0.11px;word-spacing:-0.51px;}
#t13_962{left:96px;bottom:270px;letter-spacing:0.11px;word-spacing:-1.03px;}
#t14_962{left:96px;bottom:249px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_962{left:96px;bottom:214px;letter-spacing:0.14px;}
#t16_962{left:176px;bottom:214px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t17_962{left:96px;bottom:192px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t18_962{left:96px;bottom:171px;letter-spacing:0.11px;word-spacing:-0.79px;}
#t19_962{left:96px;bottom:150px;letter-spacing:0.13px;}
#t1a_962{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_962{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_962{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_962{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s4_962{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_962{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_962{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_962{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_962{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts962" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg962Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg962" style="-webkit-user-select: none;"><object width="935" height="1210" data="962/962.svg" type="image/svg+xml" id="pdf962" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_962" class="t s1_962">507 </span><span id="t2_962" class="t s2_962">Secure Virtual Machine </span>
<span id="t3_962" class="t s1_962">AMD64 Technology </span><span id="t4_962" class="t s1_962">24593—Rev. 3.41—June 2023 </span>
<span id="t5_962" class="t s3_962">15.7 </span><span id="t6_962" class="t s3_962">Intercept Operation </span>
<span id="t7_962" class="t s4_962">Various instructions and events (such as exceptions) in the guest can be intercepted by means of </span>
<span id="t8_962" class="t s4_962">control bits in the VMCB “Layout of VMCB” on page 730. The two primary classes of intercepts </span>
<span id="t9_962" class="t s4_962">supported by SVM are instruction and exception intercepts. </span>
<span id="ta_962" class="t s5_962">Exception intercepts. </span><span id="tb_962" class="t s4_962">Exception intercepts are checked when normal instruction processing must </span>
<span id="tc_962" class="t s4_962">raise an exception before resolving possible double-fault conditions and before attempting delivery of </span>
<span id="td_962" class="t s4_962">the exception (which includes pushing an exception frame, accessing the IDT, etc.). </span>
<span id="te_962" class="t s4_962">For some exceptions, the processor still writes certain exception-specific registers even if the </span>
<span id="tf_962" class="t s4_962">exception is intercepted. (See the descriptions in Section 15.12 and following for details.) When an </span>
<span id="tg_962" class="t s4_962">external or virtual interrupt is intercepted, the interrupt is left pending. </span>
<span id="th_962" class="t s4_962">When an intercept occurs while the guest is in the process of delivering a non-intercepted interrupt or </span>
<span id="ti_962" class="t s4_962">exception using the IDT, SVM provides additional information on #VMEXIT (See Section 15.7.2). </span>
<span id="tj_962" class="t s5_962">Instruction intercepts. </span><span id="tk_962" class="t s4_962">These occur at well-defined points in instruction execution—before the </span>
<span id="tl_962" class="t s4_962">results of the instruction are committed, but ordered in an intercept-specific priority relative to the </span>
<span id="tm_962" class="t s4_962">instruction’s exception checks. Generally, instruction intercepts are checked after simple exceptions </span>
<span id="tn_962" class="t s4_962">(such as #GP—when CPL is incorrect—or #UD) have been checked, but before exceptions related to </span>
<span id="to_962" class="t s4_962">memory accesses (such as page faults) and exceptions based on specific operand values. There are </span>
<span id="tp_962" class="t s4_962">several exceptions to this guideline, e.g., the RSM instruction. Instruction breakpoints for the current </span>
<span id="tq_962" class="t s4_962">instruction and pending data breakpoint traps from the previous instruction are designed to be checked </span>
<span id="tr_962" class="t s4_962">before instruction intercepts. </span>
<span id="ts_962" class="t s6_962">15.7.1 </span><span id="tt_962" class="t s6_962">State Saved on Exit </span>
<span id="tu_962" class="t s4_962">When triggered, intercepts write an EXITCODE into the VMCB identifying the cause of the intercept. </span>
<span id="tv_962" class="t s4_962">The EXITINTINFO field signals whether the intercept occurred while the guest was attempting to </span>
<span id="tw_962" class="t s4_962">deliver an interrupt or exception through the IDT; a VMM can use this information to transparently </span>
<span id="tx_962" class="t s4_962">complete the delivery (Section 15.20). Some intercepts provide additional information in the </span>
<span id="ty_962" class="t s4_962">EXITINFO1 and EXITINFO2 fields in the VMCB; see the individual intercept descriptions for </span>
<span id="tz_962" class="t s4_962">details. </span>
<span id="t10_962" class="t s4_962">The guest state saved in the VMCB is the processor state as of the moment the intercept triggers. In the </span>
<span id="t11_962" class="t s4_962">x86 architecture, traps (as opposed to faults) are detected and delivered after the instruction that </span>
<span id="t12_962" class="t s4_962">triggered them has completed execution. Accordingly, a trap intercept takes place after the execution </span>
<span id="t13_962" class="t s4_962">of the instruction that triggered the trap in the first place. The saved guest state thus includes the effects </span>
<span id="t14_962" class="t s4_962">of executing that instruction. </span>
<span id="t15_962" class="t s7_962">Example: </span><span id="t16_962" class="t s4_962">Assume a guest instruction triggers a data breakpoint (#DB) trap which is in turn </span>
<span id="t17_962" class="t s4_962">intercepted. The VMCB records the guest state after execution of that instruction, so that the saved </span>
<span id="t18_962" class="t s4_962">CS:rIP points to the following instruction, and the saved DR7 includes the effects of matching the data </span>
<span id="t19_962" class="t s4_962">breakpoint. </span>
<span id="t1a_962" class="t s8_962">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
