E:\Bin\synpbase\bin64\c_ver.exe  -osyn  D:\isp\lab14\synwork\VGA_comp.srs  -top  VGA  -prodtype  synplify_pro  -nostructver -I d:\isp\lab14\  -I E:\Bin\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\isp\lab14\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work E:\Bin\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\isp\lab14\lab14.h -lib work D:\isp\lab14\vga.v -loga  D:\isp\lab14\VGA.srr 
rc:1 success:1
D:\isp\lab14\synwork\VGA_comp.srs|o|1685451215|4062
E:\Bin\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336476608|12168
D:\isp\lab14\lab14.h|i|1685352976|0
D:\isp\lab14\vga.v|i|1685451175|4003
D:\isp\lab14\VGA.srr|o|1685451215|1535
E:\Bin\synpbase\bin\c_ver.exe|i|1401198650|2292224
E:\Bin\synpbase\bin64\c_ver.exe|i|1401198850|5829632
