<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: rccDisableAPB1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="group__STM32F1xx__RCC.html">STM32F1xx RCC Support</a></li>  </ul>
</div>
</div><!-- top -->
<div class="contents">
<table cellspacing="0" cellpadding="0" border="0">
  <tr>
   <td valign="top">
      <div class="navtab">
        <table>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga83c0cbc4663534dee9d1efa20f4b5496.html#ga83c0cbc4663534dee9d1efa20f4b5496">rccDisableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf5dceb5d3d40396ac3a75282a7e156ad.html#gaf5dceb5d3d40396ac3a75282a7e156ad">rccDisableAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindexHL" href="group__STM32F1xx__RCC_ga7109de45cf5660144f5eafba94d40a1c.html#ga7109de45cf5660144f5eafba94d40a1c">rccDisableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga2ca0f1c34445b1eb1841fc4de2c3a5f8.html#ga2ca0f1c34445b1eb1841fc4de2c3a5f8">rccDisableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9c22872428abb9b44456807ffeae8f37.html#ga9c22872428abb9b44456807ffeae8f37">rccDisableBKPInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gadec1d0a5c02f60bca70544b65237b7c4.html#gadec1d0a5c02f60bca70544b65237b7c4">rccDisableCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga8bc18bdf0b398f98001ed984f904d8f8.html#ga8bc18bdf0b398f98001ed984f904d8f8">rccDisableCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga4a17fb2000a5d2179f961d544c360454.html#ga4a17fb2000a5d2179f961d544c360454">rccDisableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaab09c0d8665ac55fbf252e4d9042d4a2.html#gaab09c0d8665ac55fbf252e4d9042d4a2">rccDisableDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gacee278fc51b85d1b7141443be0e6177f.html#gacee278fc51b85d1b7141443be0e6177f">rccDisableETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0696fa8ef3d023b52d96c184804f9108.html#ga0696fa8ef3d023b52d96c184804f9108">rccDisableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga909447936f6893333b9293619d95ead9.html#ga909447936f6893333b9293619d95ead9">rccDisableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaa3329b4f469cf15e5e2e1ebb367a9286.html#gaa3329b4f469cf15e5e2e1ebb367a9286">rccDisableOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gac8b73d107d69ccfb2d32fc9e28697759.html#gac8b73d107d69ccfb2d32fc9e28697759">rccDisablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga79c9209945a96a8089b5ae6a76a97d73.html#ga79c9209945a96a8089b5ae6a76a97d73">rccDisableSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga84bf6e4c034ff2fb0d9c51d8621bf3e7.html#ga84bf6e4c034ff2fb0d9c51d8621bf3e7">rccDisableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga649feacd720cbaa3b7c44b227507e954.html#ga649feacd720cbaa3b7c44b227507e954">rccDisableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga1a59f96595d4444bec6b08eb3b0e1f37.html#ga1a59f96595d4444bec6b08eb3b0e1f37">rccDisableSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga35b3ccdf98073bf66be69353d7b17735.html#ga35b3ccdf98073bf66be69353d7b17735">rccDisableTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga43833c00f6358305c5385cc48cf527c1.html#ga43833c00f6358305c5385cc48cf527c1">rccDisableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gadfc4adbceb39ec3fc2b9786c3f2e70a3.html#gadfc4adbceb39ec3fc2b9786c3f2e70a3">rccDisableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga4571ddc34860885242f3064abaa6fb64.html#ga4571ddc34860885242f3064abaa6fb64">rccDisableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga46e3715627981b5f7534505d26c33afa.html#ga46e3715627981b5f7534505d26c33afa">rccDisableTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga988cb35cb58365f6813149580bc6db56.html#ga988cb35cb58365f6813149580bc6db56">rccDisableTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaa4cadaf28f5242286558b01496d84a5b.html#gaa4cadaf28f5242286558b01496d84a5b">rccDisableTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaa1947754f248cfa2f86b8474502824c9.html#gaa1947754f248cfa2f86b8474502824c9">rccDisableTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga63a329164b6ec5adade4e9234176a156.html#ga63a329164b6ec5adade4e9234176a156">rccDisableUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga7a14f9f3490d06e34b47b22c85de7403.html#ga7a14f9f3490d06e34b47b22c85de7403">rccDisableUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gadc28b625c0ddbe0a6869e7f35e7ef909.html#gadc28b625c0ddbe0a6869e7f35e7ef909">rccDisableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9ff087c30fa685d3b712987c9a0313f5.html#ga9ff087c30fa685d3b712987c9a0313f5">rccDisableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf0865b2507ae86f3fbd832a98f9aa9ca.html#gaf0865b2507ae86f3fbd832a98f9aa9ca">rccDisableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9aeef0e100f36dd6e70d46d3fe5dae1d.html#ga9aeef0e100f36dd6e70d46d3fe5dae1d">rccDisableUSB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gafdefbc807f4a3e24583bb1bdace2c067.html#gafdefbc807f4a3e24583bb1bdace2c067">rccEnableADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga1004f17866ff80e223f078d61e8aacce.html#ga1004f17866ff80e223f078d61e8aacce">rccEnableAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaafa687dc52b5eda8f4f313a71f84591e.html#gaafa687dc52b5eda8f4f313a71f84591e">rccEnableAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaec39939b8fca24f2cb80110309bcde33.html#gaec39939b8fca24f2cb80110309bcde33">rccEnableAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga123042e474ff460d2b7979512425fc7d.html#ga123042e474ff460d2b7979512425fc7d">rccEnableBKPInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga7961c144e75d12959015ebe38365b8f1.html#ga7961c144e75d12959015ebe38365b8f1">rccEnableCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaed27c4bc6b0f93fa236f71bf79ab4496.html#gaed27c4bc6b0f93fa236f71bf79ab4496">rccEnableCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf8c09ac2912a6b387e10aaf6a466a855.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaa5e5d06b905fb51ccd93d568f3f6cfd8.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gac82829c1aae0bd974da26481b1ec935a.html#gac82829c1aae0bd974da26481b1ec935a">rccEnableETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gac57776fa3fce641e10d9b5a336d7eb0f.html#gac57776fa3fce641e10d9b5a336d7eb0f">rccEnableI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga950216e1951a65fffbb5da0f2207909c.html#ga950216e1951a65fffbb5da0f2207909c">rccEnableI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga5d9adab3f6afe538bd49fa00c4a2a5c0.html#ga5d9adab3f6afe538bd49fa00c4a2a5c0">rccEnableOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf04440822c1098fc73a0a656b21436f2.html#gaf04440822c1098fc73a0a656b21436f2">rccEnablePWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9e3de014466f5c576e39bd24461e8de6.html#ga9e3de014466f5c576e39bd24461e8de6">rccEnableSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga32a7d290b6314e3d151b1ba8e429ec1d.html#ga32a7d290b6314e3d151b1ba8e429ec1d">rccEnableSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga2f4b15e941d7fc57d79d6f88d9eb2660.html#ga2f4b15e941d7fc57d79d6f88d9eb2660">rccEnableSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gac9e0ab2177dd8d6093f674ec929fb465.html#gac9e0ab2177dd8d6093f674ec929fb465">rccEnableSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gac11ab266accf423c7a1619164a6fc1a5.html#gac11ab266accf423c7a1619164a6fc1a5">rccEnableTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaeacda594e089b1ad1d461bbe00bf3968.html#gaeacda594e089b1ad1d461bbe00bf3968">rccEnableTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga99793cd1a89368567e3be916eddf5f8b.html#ga99793cd1a89368567e3be916eddf5f8b">rccEnableTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga710945be38858fcc6cdcd37344adec56.html#ga710945be38858fcc6cdcd37344adec56">rccEnableTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gafe0624733a44e472d0eed40fbdf9f1a4.html#gafe0624733a44e472d0eed40fbdf9f1a4">rccEnableTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf70b91678b9750faad856b66ffa08dbb.html#gaf70b91678b9750faad856b66ffa08dbb">rccEnableTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf26b8603fa741ad046d08a3b7531a952.html#gaf26b8603fa741ad046d08a3b7531a952">rccEnableTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad.html#ga0c8c3fa4f5a6a6b34bcbdc7e97dcfbad">rccEnableTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga5a35e8c2b5b5946df897a0343e172050.html#ga5a35e8c2b5b5946df897a0343e172050">rccEnableUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga472b8dc1417ad73b373ffec360b1de66.html#ga472b8dc1417ad73b373ffec360b1de66">rccEnableUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf7f82c9293b5cd47a0da99889d9da1b9.html#gaf7f82c9293b5cd47a0da99889d9da1b9">rccEnableUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga219ed1246e851ae3bbc9899254cb5dd1.html#ga219ed1246e851ae3bbc9899254cb5dd1">rccEnableUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9d13d208e8c991890475d98c1d43984b.html#ga9d13d208e8c991890475d98c1d43984b">rccEnableUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga09878bafcd0998f5716bb90351a810b2.html#ga09878bafcd0998f5716bb90351a810b2">rccEnableUSB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga584948fd6c97350af926c42891274e54.html#ga584948fd6c97350af926c42891274e54">rccResetADC1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga4f1bbedaab26ae56a94cda08806b7695.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9952955eccb552dd5d2bb86383345296.html#ga9952955eccb552dd5d2bb86383345296">rccResetAPB1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga7cd2fdf2327264051656ade6037427ed.html#ga7cd2fdf2327264051656ade6037427ed">rccResetAPB2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0303d404381e81f156256e4d875bd3e1.html#ga0303d404381e81f156256e4d875bd3e1">rccResetBKP</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga3405d6a357ab72ee8ad0bf5baf9ac42f.html#ga3405d6a357ab72ee8ad0bf5baf9ac42f">rccResetBKPInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gade224a119aefb55818b9374be9c91cf3.html#gade224a119aefb55818b9374be9c91cf3">rccResetCAN1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga435994ea5c4656eaef3ae50b25265975.html#ga435994ea5c4656eaef3ae50b25265975">rccResetCAN2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga31025d36af8c1854942fb421118b3f1f.html#ga31025d36af8c1854942fb421118b3f1f">rccResetDMA1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0ec13bef70e6eaefe6b62d80769c0a68.html#ga0ec13bef70e6eaefe6b62d80769c0a68">rccResetDMA2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga23f446e1f6c7deb939356faaa821d8e8.html#ga23f446e1f6c7deb939356faaa821d8e8">rccResetETH</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga5868bb00a63d03d7321bc06d5c00fc7a.html#ga5868bb00a63d03d7321bc06d5c00fc7a">rccResetI2C1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga105502b78411680e50ec9c1b3877973f.html#ga105502b78411680e50ec9c1b3877973f">rccResetI2C2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga223c0d728456747bd4612583b7b34079.html#ga223c0d728456747bd4612583b7b34079">rccResetOTG_FS</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga6f9688987250c3fea5db46e534efec86.html#ga6f9688987250c3fea5db46e534efec86">rccResetPWRInterface</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0c1d2047b999f2e29fdec88f0f076db9.html#ga0c1d2047b999f2e29fdec88f0f076db9">rccResetSDIO</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0928935b64555f138e37911bc3a6cd3d.html#ga0928935b64555f138e37911bc3a6cd3d">rccResetSPI1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gab322c75195330d73b4bf77bfe2df6043.html#gab322c75195330d73b4bf77bfe2df6043">rccResetSPI2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga3f560f980b7c9ce4ff55398390eec449.html#ga3f560f980b7c9ce4ff55398390eec449">rccResetSPI3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga54bc8f6e2f106ba413369f8e4d9a36d5.html#ga54bc8f6e2f106ba413369f8e4d9a36d5">rccResetTIM1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga0741eb64aa5db31164a6c2d1521bef9e.html#ga0741eb64aa5db31164a6c2d1521bef9e">rccResetTIM2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gacba1ac6d6f2b45a2c19659a0fad9ccce.html#gacba1ac6d6f2b45a2c19659a0fad9ccce">rccResetTIM3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf485cadb34263a4d8f608575b850fc78.html#gaf485cadb34263a4d8f608575b850fc78">rccResetTIM4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gab521bf98ffeed08422ea249ebc0a03cd.html#gab521bf98ffeed08422ea249ebc0a03cd">rccResetTIM5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaf68bc608a4cf6bc6c3ec4d6543582241.html#gaf68bc608a4cf6bc6c3ec4d6543582241">rccResetTIM6</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gab46dceef6536e1036dc4552a9c537b41.html#gab46dceef6536e1036dc4552a9c537b41">rccResetTIM7</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gadd78c32ef7247d772e325dfc4cf6b56e.html#gadd78c32ef7247d772e325dfc4cf6b56e">rccResetTIM8</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaba9e55356f7ddc95ce95805d0c803a0c.html#gaba9e55356f7ddc95ce95805d0c803a0c">rccResetUART4</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga9099328b5cccc1accf7653a6d0ee6e8d.html#ga9099328b5cccc1accf7653a6d0ee6e8d">rccResetUART5</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_gaa5422278c2febdbde3bd47f66b90ac6e.html#gaa5422278c2febdbde3bd47f66b90ac6e">rccResetUSART1</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga70e67542700f88b13ebf6471e90362ae.html#ga70e67542700f88b13ebf6471e90362ae">rccResetUSART2</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga16116df24b3195fc7e5cef080381c251.html#ga16116df24b3195fc7e5cef080381c251">rccResetUSART3</a></td></tr>
          <tr><td class="navtab"><a class="qindex" href="group__STM32F1xx__RCC_ga237bc7b25b51c258f68483c5b02418c3.html#ga237bc7b25b51c258f68483c5b02418c3">rccResetUSB</a></td></tr>
        </table>
      </div>
   </td>
   <td valign="top" class="mempage">
<a id="ga7109de45cf5660144f5eafba94d40a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7109de45cf5660144f5eafba94d40a1c">&#9670;&nbsp;</a></span>rccDisableAPB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define rccDisableAPB1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">lp&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="STM32F1xx_2stm32__rcc_8h.html">firmware/chibios/os/hal/platforms/STM32F1xx/stm32_rcc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line">  {                                          \</div>
<div class="line">  RCC-&gt;APB1ENR &amp;= ~(mask);                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Disables the clock of one or more peripheral on the APB1 bus. </p>
<dl class="section note"><dt>Note</dt><dd>The <code>lp</code> parameter is ignored in this family.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>APB1 peripherals mask </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lp</td><td>low power enable flag</td></tr>
  </table>
  </dd>
</dl>
<p>@api </p>

</div>
</div>
    </td>
  </tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
