

================================================================
== Vivado HLS Report for 'OFM_STORE'
================================================================
* Date:           Fri Aug  2 15:38:58 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        LURAM-Test
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         1|          1|          1|    64|    yes   |
        |- Loop 2  |    ?|    ?|         6|          1|          1|     ?|    yes   |
        |- Loop 3  |  169|  169|         1|          1|          1|   169|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
  Pipeline-2 : II = 1, D = 1, States = { 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond4)
	2  / (!exitcond4)
3 --> 
	4  / true
4 --> 
	10  / (exitcond_flatten1)
	5  / (!exitcond_flatten1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / true
11 --> 
	12  / (exitcond_flatten2)
	11  / (!exitcond_flatten2)
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_63, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_62, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_61, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_60, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_59, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_58, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_57, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_56, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_55, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_54, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_53, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 23 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_52, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_51, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_50, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 26 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_49, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_48, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_47, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_46, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_45, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_44, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_43, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_42, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_41, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_40, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_39, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_38, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_37, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_36, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_35, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_34, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 42 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_33, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 43 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_32, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 44 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_31, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 45 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_30, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_29, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_28, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_27, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 49 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_26, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_25, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 51 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_24, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 52 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_23, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 53 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_22, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 54 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_21, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 55 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_20, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_19, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_18, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_17, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_16, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_15, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 61 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_14, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 62 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_13, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 63 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_12, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 64 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_11, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 65 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_10, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 66 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_9, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 67 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_8, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_7, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 69 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_6, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_5, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 71 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_4, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 72 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_3, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 73 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_2, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 74 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_1, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 75 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([169 x float]* %OFM_0, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 76 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_dma_O_V_data, i1* %output_dma_O_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %input_dma_B_V_data, i1* %input_dma_B_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)"   --->   Operation 79 'read' 'custom_Tc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)"   --->   Operation 80 'read' 'custom_Tr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.65ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 82 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.81ns)   --->   "%exitcond4 = icmp eq i7 %i, -64" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 83 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 84 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i, 1" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 85 'add' 'i_1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader6.preheader, label %2" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 87 'specregionbegin' 'tmp_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:135]   --->   Operation 88 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %input_dma_B_V_data, i1* %input_dma_B_V_last)" [LURAM-Test/TEST_REF.cpp:136]   --->   Operation 89 'read' 'empty' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { float, i1 } %empty, 0" [LURAM-Test/TEST_REF.cpp:136]   --->   Operation 90 'extractvalue' 'tmp_data' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = zext i7 %i to i64" [LURAM-Test/TEST_REF.cpp:137]   --->   Operation 91 'zext' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%BIAS_addr = getelementptr [64 x float]* %BIAS, i64 0, i64 %tmp_4" [LURAM-Test/TEST_REF.cpp:137]   --->   Operation 92 'getelementptr' 'BIAS_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.23ns)   --->   "store float %tmp_data, float* %BIAS_addr, align 4" [LURAM-Test/TEST_REF.cpp:137]   --->   Operation 93 'store' <Predicate = (!exitcond4)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)" [LURAM-Test/TEST_REF.cpp:138]   --->   Operation 94 'specregionend' 'empty_19' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [LURAM-Test/TEST_REF.cpp:134]   --->   Operation 95 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 96 [1/1] (1.01ns)   --->   "%tmp = add nsw i32 %custom_Tr_read, -1" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 96 'add' 'tmp' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.01ns)   --->   "%tmp_2 = add nsw i32 %custom_Tc_read, -1" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 97 'add' 'tmp_2' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%cast = zext i32 %custom_Tr_read to i64"   --->   Operation 98 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %custom_Tc_read to i64"   --->   Operation 99 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (3.42ns)   --->   "%bound = mul i64 %cast, %cast1"   --->   Operation 100 'mul' 'bound' <Predicate = true> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1 = call i69 @_ssdm_op_BitConcatenate.i69.i64.i5(i64 %bound, i5 0)"   --->   Operation 101 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.99ns)   --->   "%tmp_5_mid = icmp eq i32 %tmp, 0" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 102 'icmp' 'tmp_5_mid' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.99ns)   --->   "%tmp_12_mid = icmp sgt i32 %custom_Tc_read, 0" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 103 'icmp' 'tmp_12_mid' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.65ns)   --->   "br label %3" [LURAM-Test/TEST_REF.cpp:140]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.65>

State 4 <SV = 3> <Delay = 6.72>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i69 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next2, %._crit_edge4287 ]"   --->   Operation 105 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ 0, %.preheader6.preheader ], [ %tmp_7_mid2_v, %._crit_edge4287 ]" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 106 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next, %._crit_edge4287 ]"   --->   Operation 107 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %.preheader6.preheader ], [ %j_mid2, %._crit_edge4287 ]" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 108 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %.preheader6.preheader ], [ %k_1, %._crit_edge4287 ]"   --->   Operation 109 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = zext i31 %j to i32" [LURAM-Test/TEST_REF.cpp:141]   --->   Operation 110 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.99ns)   --->   "%tmp_5 = icmp eq i32 %tmp_3, %tmp" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 111 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 112 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.99ns)   --->   "%tmp_7 = icmp slt i32 %k_cast, %custom_Tc_read" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 113 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.14ns)   --->   "%exitcond_flatten1 = icmp eq i69 %indvar_flatten1, %tmp_1"   --->   Operation 114 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.12ns)   --->   "%indvar_flatten_next2 = add i69 %indvar_flatten1, 1"   --->   Operation 115 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.preheader.preheader, label %.preheader6"   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.78ns)   --->   "%i_2 = add i6 1, %i1" [LURAM-Test/TEST_REF.cpp:140]   --->   Operation 117 'add' 'i_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 118 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.41ns)   --->   "%j_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 119 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%k_mid = select i1 %exitcond_flatten, i31 0, i31 %k" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 120 'select' 'k_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.78ns)   --->   "%tmp_6_mid1 = icmp eq i6 %i_2, 31" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 121 'icmp' 'tmp_6_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.78ns)   --->   "%tmp_s = icmp eq i6 %i1, 31" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 122 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_last)   --->   "%tmp_6_mid2 = select i1 %exitcond_flatten, i1 %tmp_6_mid1, i1 %tmp_s" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 123 'select' 'tmp_6_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.38ns)   --->   "%tmp_7_mid2_v = select i1 %exitcond_flatten, i6 %i_2, i6 %i1" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 124 'select' 'tmp_7_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.78ns)   --->   "%tmp_8_t_mid1 = add i6 -31, %i1" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 125 'add' 'tmp_8_t_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_t_mid2)   --->   "%tmp_8_t = xor i6 %i1, -32" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 126 'xor' 'tmp_8_t' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.38ns) (out node of the LUT)   --->   "%tmp_8_t_mid2 = select i1 %exitcond_flatten, i6 %tmp_8_t_mid1, i6 %tmp_8_t" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 127 'select' 'tmp_8_t_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp_5_mid2)   --->   "%tmp_5_mid3 = select i1 %exitcond_flatten, i1 %tmp_5_mid, i1 %tmp_5" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 128 'select' 'tmp_5_mid3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.17ns)   --->   "%tmp_12_mid1 = select i1 %exitcond_flatten, i1 %tmp_12_mid, i1 %tmp_7" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 129 'select' 'tmp_12_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.00ns)   --->   "%j_2 = add i31 1, %j_mid" [LURAM-Test/TEST_REF.cpp:141]   --->   Operation 130 'add' 'j_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.41ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %tmp_12_mid1, i31 %k_mid, i31 0" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 131 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%p_mid1 = zext i31 %j_2 to i32" [LURAM-Test/TEST_REF.cpp:141]   --->   Operation 132 'zext' 'p_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.99ns)   --->   "%tmp_5_mid1 = icmp eq i32 %p_mid1, %tmp" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 133 'icmp' 'tmp_5_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.17ns) (out node of the LUT)   --->   "%tmp_5_mid2 = select i1 %tmp_12_mid1, i1 %tmp_5_mid3, i1 %tmp_5_mid1" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 134 'select' 'tmp_5_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_6 = trunc i31 %j to i9" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 135 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_13 = select i1 %exitcond_flatten, i9 0, i9 %tmp_6" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 136 'select' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%tmp_14 = trunc i31 %j_2 to i9" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 137 'trunc' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.39ns) (out node of the LUT)   --->   "%tmp_19 = select i1 %tmp_12_mid1, i9 %tmp_13, i9 %tmp_14" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 138 'select' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.49ns)   --->   "%tmp_9 = mul i9 13, %tmp_19" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 139 'mul' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%k_cast_mid2_cast = zext i31 %k_mid2 to i32" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 140 'zext' 'k_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.41ns)   --->   "%j_mid2 = select i1 %tmp_12_mid1, i31 %j_mid, i31 %j_2" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 141 'select' 'j_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.99ns)   --->   "%tmp_12 = icmp eq i32 %k_cast_mid2_cast, %tmp_2" [LURAM-Test/TEST_REF.cpp:150]   --->   Operation 142 'icmp' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_last)   --->   "%tmp1 = and i1 %tmp_12, %tmp_6_mid2" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 143 'and' 'tmp1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_last = and i1 %tmp1, %tmp_5_mid2" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 144 'and' 'tmp_last' <Predicate = (!exitcond_flatten1)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i31 %k_mid2 to i9" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 145 'trunc' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (2.03ns)   --->   "%tmp_15 = add i9 %tmp_9, %tmp_20" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 146 'add' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i9 %tmp_15 to i64" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 147 'sext' 'tmp_15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%OFM_0_addr_1 = getelementptr [169 x float]* %OFM_0, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 148 'getelementptr' 'OFM_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%OFM_1_addr_1 = getelementptr [169 x float]* %OFM_1, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 149 'getelementptr' 'OFM_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%OFM_2_addr_1 = getelementptr [169 x float]* %OFM_2, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 150 'getelementptr' 'OFM_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%OFM_3_addr_1 = getelementptr [169 x float]* %OFM_3, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 151 'getelementptr' 'OFM_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%OFM_4_addr_1 = getelementptr [169 x float]* %OFM_4, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 152 'getelementptr' 'OFM_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%OFM_5_addr_1 = getelementptr [169 x float]* %OFM_5, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 153 'getelementptr' 'OFM_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%OFM_6_addr_1 = getelementptr [169 x float]* %OFM_6, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 154 'getelementptr' 'OFM_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%OFM_7_addr_1 = getelementptr [169 x float]* %OFM_7, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 155 'getelementptr' 'OFM_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%OFM_8_addr_1 = getelementptr [169 x float]* %OFM_8, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 156 'getelementptr' 'OFM_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%OFM_9_addr_1 = getelementptr [169 x float]* %OFM_9, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 157 'getelementptr' 'OFM_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%OFM_10_addr_1 = getelementptr [169 x float]* %OFM_10, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 158 'getelementptr' 'OFM_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%OFM_11_addr_1 = getelementptr [169 x float]* %OFM_11, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 159 'getelementptr' 'OFM_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%OFM_12_addr_1 = getelementptr [169 x float]* %OFM_12, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 160 'getelementptr' 'OFM_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%OFM_13_addr_1 = getelementptr [169 x float]* %OFM_13, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 161 'getelementptr' 'OFM_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%OFM_14_addr_1 = getelementptr [169 x float]* %OFM_14, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 162 'getelementptr' 'OFM_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%OFM_15_addr_1 = getelementptr [169 x float]* %OFM_15, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 163 'getelementptr' 'OFM_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%OFM_16_addr_1 = getelementptr [169 x float]* %OFM_16, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 164 'getelementptr' 'OFM_16_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%OFM_17_addr_1 = getelementptr [169 x float]* %OFM_17, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 165 'getelementptr' 'OFM_17_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%OFM_18_addr_1 = getelementptr [169 x float]* %OFM_18, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 166 'getelementptr' 'OFM_18_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%OFM_19_addr_1 = getelementptr [169 x float]* %OFM_19, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 167 'getelementptr' 'OFM_19_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%OFM_20_addr_1 = getelementptr [169 x float]* %OFM_20, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 168 'getelementptr' 'OFM_20_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%OFM_21_addr_1 = getelementptr [169 x float]* %OFM_21, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 169 'getelementptr' 'OFM_21_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%OFM_22_addr_1 = getelementptr [169 x float]* %OFM_22, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 170 'getelementptr' 'OFM_22_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%OFM_23_addr_1 = getelementptr [169 x float]* %OFM_23, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 171 'getelementptr' 'OFM_23_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%OFM_24_addr_1 = getelementptr [169 x float]* %OFM_24, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 172 'getelementptr' 'OFM_24_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%OFM_25_addr_1 = getelementptr [169 x float]* %OFM_25, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 173 'getelementptr' 'OFM_25_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%OFM_26_addr_1 = getelementptr [169 x float]* %OFM_26, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 174 'getelementptr' 'OFM_26_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%OFM_27_addr_1 = getelementptr [169 x float]* %OFM_27, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 175 'getelementptr' 'OFM_27_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%OFM_28_addr_1 = getelementptr [169 x float]* %OFM_28, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 176 'getelementptr' 'OFM_28_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%OFM_29_addr_1 = getelementptr [169 x float]* %OFM_29, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 177 'getelementptr' 'OFM_29_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%OFM_30_addr_1 = getelementptr [169 x float]* %OFM_30, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 178 'getelementptr' 'OFM_30_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%OFM_31_addr_1 = getelementptr [169 x float]* %OFM_31, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 179 'getelementptr' 'OFM_31_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%OFM_32_addr_1 = getelementptr [169 x float]* %OFM_32, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 180 'getelementptr' 'OFM_32_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%OFM_33_addr_1 = getelementptr [169 x float]* %OFM_33, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 181 'getelementptr' 'OFM_33_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%OFM_34_addr_1 = getelementptr [169 x float]* %OFM_34, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 182 'getelementptr' 'OFM_34_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%OFM_35_addr_1 = getelementptr [169 x float]* %OFM_35, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 183 'getelementptr' 'OFM_35_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%OFM_36_addr_1 = getelementptr [169 x float]* %OFM_36, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 184 'getelementptr' 'OFM_36_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%OFM_37_addr_1 = getelementptr [169 x float]* %OFM_37, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 185 'getelementptr' 'OFM_37_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%OFM_38_addr_1 = getelementptr [169 x float]* %OFM_38, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 186 'getelementptr' 'OFM_38_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%OFM_39_addr_1 = getelementptr [169 x float]* %OFM_39, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 187 'getelementptr' 'OFM_39_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%OFM_40_addr_1 = getelementptr [169 x float]* %OFM_40, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 188 'getelementptr' 'OFM_40_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%OFM_41_addr_1 = getelementptr [169 x float]* %OFM_41, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 189 'getelementptr' 'OFM_41_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%OFM_42_addr_1 = getelementptr [169 x float]* %OFM_42, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 190 'getelementptr' 'OFM_42_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%OFM_43_addr_1 = getelementptr [169 x float]* %OFM_43, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 191 'getelementptr' 'OFM_43_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%OFM_44_addr_1 = getelementptr [169 x float]* %OFM_44, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 192 'getelementptr' 'OFM_44_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%OFM_45_addr_1 = getelementptr [169 x float]* %OFM_45, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 193 'getelementptr' 'OFM_45_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%OFM_46_addr_1 = getelementptr [169 x float]* %OFM_46, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 194 'getelementptr' 'OFM_46_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%OFM_47_addr_1 = getelementptr [169 x float]* %OFM_47, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 195 'getelementptr' 'OFM_47_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%OFM_48_addr_1 = getelementptr [169 x float]* %OFM_48, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 196 'getelementptr' 'OFM_48_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%OFM_49_addr_1 = getelementptr [169 x float]* %OFM_49, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 197 'getelementptr' 'OFM_49_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%OFM_50_addr_1 = getelementptr [169 x float]* %OFM_50, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 198 'getelementptr' 'OFM_50_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%OFM_51_addr_1 = getelementptr [169 x float]* %OFM_51, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 199 'getelementptr' 'OFM_51_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%OFM_52_addr_1 = getelementptr [169 x float]* %OFM_52, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 200 'getelementptr' 'OFM_52_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%OFM_53_addr_1 = getelementptr [169 x float]* %OFM_53, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 201 'getelementptr' 'OFM_53_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%OFM_54_addr_1 = getelementptr [169 x float]* %OFM_54, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 202 'getelementptr' 'OFM_54_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%OFM_55_addr_1 = getelementptr [169 x float]* %OFM_55, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 203 'getelementptr' 'OFM_55_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%OFM_56_addr_1 = getelementptr [169 x float]* %OFM_56, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 204 'getelementptr' 'OFM_56_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%OFM_57_addr_1 = getelementptr [169 x float]* %OFM_57, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 205 'getelementptr' 'OFM_57_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%OFM_58_addr_1 = getelementptr [169 x float]* %OFM_58, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 206 'getelementptr' 'OFM_58_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%OFM_59_addr_1 = getelementptr [169 x float]* %OFM_59, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 207 'getelementptr' 'OFM_59_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%OFM_60_addr_1 = getelementptr [169 x float]* %OFM_60, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 208 'getelementptr' 'OFM_60_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%OFM_61_addr_1 = getelementptr [169 x float]* %OFM_61, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 209 'getelementptr' 'OFM_61_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%OFM_62_addr_1 = getelementptr [169 x float]* %OFM_62, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 210 'getelementptr' 'OFM_62_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%OFM_63_addr_1 = getelementptr [169 x float]* %OFM_63, i64 0, i64 %tmp_15_cast" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 211 'getelementptr' 'OFM_63_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_4 : Operation 212 [2/2] (1.23ns)   --->   "%OFM_30_load = load float* %OFM_30_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 212 'load' 'OFM_30_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 30)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 213 [2/2] (1.23ns)   --->   "%OFM_29_load = load float* %OFM_29_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 213 'load' 'OFM_29_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 29)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 214 [2/2] (1.23ns)   --->   "%OFM_28_load = load float* %OFM_28_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 214 'load' 'OFM_28_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 28)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 215 [2/2] (1.23ns)   --->   "%OFM_27_load = load float* %OFM_27_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 215 'load' 'OFM_27_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 27)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 216 [2/2] (1.23ns)   --->   "%OFM_26_load = load float* %OFM_26_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 216 'load' 'OFM_26_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 26)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 217 [2/2] (1.23ns)   --->   "%OFM_25_load = load float* %OFM_25_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 217 'load' 'OFM_25_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 25)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 218 [2/2] (1.23ns)   --->   "%OFM_24_load = load float* %OFM_24_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 218 'load' 'OFM_24_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 24)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 219 [2/2] (1.23ns)   --->   "%OFM_23_load = load float* %OFM_23_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 219 'load' 'OFM_23_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 23)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 220 [2/2] (1.23ns)   --->   "%OFM_22_load = load float* %OFM_22_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 220 'load' 'OFM_22_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 22)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 221 [2/2] (1.23ns)   --->   "%OFM_21_load = load float* %OFM_21_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 221 'load' 'OFM_21_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 21)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 222 [2/2] (1.23ns)   --->   "%OFM_20_load = load float* %OFM_20_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 222 'load' 'OFM_20_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 20)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 223 [2/2] (1.23ns)   --->   "%OFM_19_load = load float* %OFM_19_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 223 'load' 'OFM_19_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 19)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 224 [2/2] (1.23ns)   --->   "%OFM_18_load = load float* %OFM_18_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 224 'load' 'OFM_18_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 18)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 225 [2/2] (1.23ns)   --->   "%OFM_17_load = load float* %OFM_17_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 225 'load' 'OFM_17_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 17)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 226 [2/2] (1.23ns)   --->   "%OFM_16_load = load float* %OFM_16_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 226 'load' 'OFM_16_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 16)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 227 [2/2] (1.23ns)   --->   "%OFM_15_load = load float* %OFM_15_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 227 'load' 'OFM_15_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 15)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 228 [2/2] (1.23ns)   --->   "%OFM_14_load = load float* %OFM_14_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 228 'load' 'OFM_14_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 14)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 229 [2/2] (1.23ns)   --->   "%OFM_13_load = load float* %OFM_13_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 229 'load' 'OFM_13_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 13)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 230 [2/2] (1.23ns)   --->   "%OFM_12_load = load float* %OFM_12_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 230 'load' 'OFM_12_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 12)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 231 [2/2] (1.23ns)   --->   "%OFM_11_load = load float* %OFM_11_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 231 'load' 'OFM_11_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 11)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 232 [2/2] (1.23ns)   --->   "%OFM_10_load = load float* %OFM_10_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 232 'load' 'OFM_10_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 10)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 233 [2/2] (1.23ns)   --->   "%OFM_9_load = load float* %OFM_9_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 233 'load' 'OFM_9_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 9)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 234 [2/2] (1.23ns)   --->   "%OFM_8_load = load float* %OFM_8_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 234 'load' 'OFM_8_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 8)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 235 [2/2] (1.23ns)   --->   "%OFM_7_load = load float* %OFM_7_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 235 'load' 'OFM_7_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 236 [2/2] (1.23ns)   --->   "%OFM_6_load = load float* %OFM_6_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 236 'load' 'OFM_6_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 6)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 237 [2/2] (1.23ns)   --->   "%OFM_5_load = load float* %OFM_5_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 237 'load' 'OFM_5_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 5)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 238 [2/2] (1.23ns)   --->   "%OFM_4_load = load float* %OFM_4_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 238 'load' 'OFM_4_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 4)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 239 [2/2] (1.23ns)   --->   "%OFM_3_load = load float* %OFM_3_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 239 'load' 'OFM_3_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 3)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 240 [2/2] (1.23ns)   --->   "%OFM_2_load = load float* %OFM_2_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 240 'load' 'OFM_2_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 241 [2/2] (1.23ns)   --->   "%OFM_1_load = load float* %OFM_1_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 241 'load' 'OFM_1_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 1)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 242 [2/2] (1.23ns)   --->   "%OFM_0_load = load float* %OFM_0_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 242 'load' 'OFM_0_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 0)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 243 [2/2] (1.23ns)   --->   "%OFM_31_load = load float* %OFM_31_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 243 'load' 'OFM_31_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v != 0 & tmp_7_mid2_v != 1 & tmp_7_mid2_v != 2 & tmp_7_mid2_v != 3 & tmp_7_mid2_v != 4 & tmp_7_mid2_v != 5 & tmp_7_mid2_v != 6 & tmp_7_mid2_v != 7 & tmp_7_mid2_v != 8 & tmp_7_mid2_v != 9 & tmp_7_mid2_v != 10 & tmp_7_mid2_v != 11 & tmp_7_mid2_v != 12 & tmp_7_mid2_v != 13 & tmp_7_mid2_v != 14 & tmp_7_mid2_v != 15 & tmp_7_mid2_v != 16 & tmp_7_mid2_v != 17 & tmp_7_mid2_v != 18 & tmp_7_mid2_v != 19 & tmp_7_mid2_v != 20 & tmp_7_mid2_v != 21 & tmp_7_mid2_v != 22 & tmp_7_mid2_v != 23 & tmp_7_mid2_v != 24 & tmp_7_mid2_v != 25 & tmp_7_mid2_v != 26 & tmp_7_mid2_v != 27 & tmp_7_mid2_v != 28 & tmp_7_mid2_v != 29 & tmp_7_mid2_v != 30)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 244 [1/1] (0.81ns)   --->   "switch i6 %tmp_8_t_mid2, label %branch63 [
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 244 'switch' <Predicate = (!exitcond_flatten1)> <Delay = 0.81>
ST_4 : Operation 245 [2/2] (1.23ns)   --->   "%OFM_62_load = load float* %OFM_62_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 245 'load' 'OFM_62_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 62)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 246 [2/2] (1.23ns)   --->   "%OFM_61_load = load float* %OFM_61_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 246 'load' 'OFM_61_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 61)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 247 [2/2] (1.23ns)   --->   "%OFM_60_load = load float* %OFM_60_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 247 'load' 'OFM_60_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 60)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 248 [2/2] (1.23ns)   --->   "%OFM_59_load = load float* %OFM_59_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 248 'load' 'OFM_59_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 59)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 249 [2/2] (1.23ns)   --->   "%OFM_58_load = load float* %OFM_58_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 249 'load' 'OFM_58_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 58)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 250 [2/2] (1.23ns)   --->   "%OFM_57_load = load float* %OFM_57_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 250 'load' 'OFM_57_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 57)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 251 [2/2] (1.23ns)   --->   "%OFM_56_load = load float* %OFM_56_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 251 'load' 'OFM_56_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 56)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 252 [2/2] (1.23ns)   --->   "%OFM_55_load = load float* %OFM_55_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 252 'load' 'OFM_55_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 55)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 253 [2/2] (1.23ns)   --->   "%OFM_54_load = load float* %OFM_54_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 253 'load' 'OFM_54_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 54)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 254 [2/2] (1.23ns)   --->   "%OFM_53_load = load float* %OFM_53_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 254 'load' 'OFM_53_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 53)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 255 [2/2] (1.23ns)   --->   "%OFM_52_load = load float* %OFM_52_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 255 'load' 'OFM_52_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 52)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 256 [2/2] (1.23ns)   --->   "%OFM_51_load = load float* %OFM_51_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 256 'load' 'OFM_51_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 51)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 257 [2/2] (1.23ns)   --->   "%OFM_50_load = load float* %OFM_50_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 257 'load' 'OFM_50_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 50)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 258 [2/2] (1.23ns)   --->   "%OFM_49_load = load float* %OFM_49_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 258 'load' 'OFM_49_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 49)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 259 [2/2] (1.23ns)   --->   "%OFM_48_load = load float* %OFM_48_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 259 'load' 'OFM_48_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 48)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 260 [2/2] (1.23ns)   --->   "%OFM_47_load = load float* %OFM_47_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 260 'load' 'OFM_47_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 47)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 261 [2/2] (1.23ns)   --->   "%OFM_46_load = load float* %OFM_46_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 261 'load' 'OFM_46_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 46)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 262 [2/2] (1.23ns)   --->   "%OFM_45_load = load float* %OFM_45_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 262 'load' 'OFM_45_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 45)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 263 [2/2] (1.23ns)   --->   "%OFM_44_load = load float* %OFM_44_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 263 'load' 'OFM_44_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 44)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 264 [2/2] (1.23ns)   --->   "%OFM_43_load = load float* %OFM_43_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 264 'load' 'OFM_43_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 43)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 265 [2/2] (1.23ns)   --->   "%OFM_42_load = load float* %OFM_42_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 265 'load' 'OFM_42_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 42)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 266 [2/2] (1.23ns)   --->   "%OFM_41_load = load float* %OFM_41_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 266 'load' 'OFM_41_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 41)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 267 [2/2] (1.23ns)   --->   "%OFM_40_load = load float* %OFM_40_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 267 'load' 'OFM_40_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 40)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 268 [2/2] (1.23ns)   --->   "%OFM_39_load = load float* %OFM_39_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 268 'load' 'OFM_39_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 39)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 269 [2/2] (1.23ns)   --->   "%OFM_38_load = load float* %OFM_38_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 269 'load' 'OFM_38_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 38)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 270 [2/2] (1.23ns)   --->   "%OFM_37_load = load float* %OFM_37_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 270 'load' 'OFM_37_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 37)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 271 [2/2] (1.23ns)   --->   "%OFM_36_load = load float* %OFM_36_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 271 'load' 'OFM_36_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 36)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 272 [2/2] (1.23ns)   --->   "%OFM_35_load = load float* %OFM_35_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 272 'load' 'OFM_35_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 35)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 273 [2/2] (1.23ns)   --->   "%OFM_34_load = load float* %OFM_34_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 273 'load' 'OFM_34_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 34)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 274 [2/2] (1.23ns)   --->   "%OFM_33_load = load float* %OFM_33_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 274 'load' 'OFM_33_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 33)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 275 [2/2] (1.23ns)   --->   "%OFM_32_load = load float* %OFM_32_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 275 'load' 'OFM_32_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 32)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 276 [2/2] (1.23ns)   --->   "%OFM_63_load = load float* %OFM_63_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 276 'load' 'OFM_63_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 != 32 & tmp_8_t_mid2 != 33 & tmp_8_t_mid2 != 34 & tmp_8_t_mid2 != 35 & tmp_8_t_mid2 != 36 & tmp_8_t_mid2 != 37 & tmp_8_t_mid2 != 38 & tmp_8_t_mid2 != 39 & tmp_8_t_mid2 != 40 & tmp_8_t_mid2 != 41 & tmp_8_t_mid2 != 42 & tmp_8_t_mid2 != 43 & tmp_8_t_mid2 != 44 & tmp_8_t_mid2 != 45 & tmp_8_t_mid2 != 46 & tmp_8_t_mid2 != 47 & tmp_8_t_mid2 != 48 & tmp_8_t_mid2 != 49 & tmp_8_t_mid2 != 50 & tmp_8_t_mid2 != 51 & tmp_8_t_mid2 != 52 & tmp_8_t_mid2 != 53 & tmp_8_t_mid2 != 54 & tmp_8_t_mid2 != 55 & tmp_8_t_mid2 != 56 & tmp_8_t_mid2 != 57 & tmp_8_t_mid2 != 58 & tmp_8_t_mid2 != 59 & tmp_8_t_mid2 != 60 & tmp_8_t_mid2 != 61 & tmp_8_t_mid2 != 62)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 277 [1/1] (1.00ns)   --->   "%k_1 = add i31 %k_mid2, 1" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 277 'add' 'k_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (1.08ns)   --->   "%indvar_flatten_op = add i64 %indvar_flatten, 1"   --->   Operation 278 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.42ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op"   --->   Operation 279 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_7_mid2 = zext i6 %tmp_7_mid2_v to i64" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 280 'zext' 'tmp_7_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 281 'specregionbegin' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:145]   --->   Operation 282 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.81ns)   --->   "switch i6 %tmp_7_mid2_v, label %branch95 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
  ]" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 283 'switch' <Predicate = (!exitcond_flatten1)> <Delay = 0.81>
ST_5 : Operation 284 [1/2] (1.23ns)   --->   "%OFM_30_load = load float* %OFM_30_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 284 'load' 'OFM_30_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 30)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 285 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 285 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 30)> <Delay = 1.61>
ST_5 : Operation 286 [1/2] (1.23ns)   --->   "%OFM_29_load = load float* %OFM_29_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 286 'load' 'OFM_29_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 29)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 287 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 287 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 29)> <Delay = 1.61>
ST_5 : Operation 288 [1/2] (1.23ns)   --->   "%OFM_28_load = load float* %OFM_28_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 288 'load' 'OFM_28_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 28)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 289 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 289 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 28)> <Delay = 1.61>
ST_5 : Operation 290 [1/2] (1.23ns)   --->   "%OFM_27_load = load float* %OFM_27_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 290 'load' 'OFM_27_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 27)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 291 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 291 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 27)> <Delay = 1.61>
ST_5 : Operation 292 [1/2] (1.23ns)   --->   "%OFM_26_load = load float* %OFM_26_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 292 'load' 'OFM_26_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 26)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 293 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 293 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 26)> <Delay = 1.61>
ST_5 : Operation 294 [1/2] (1.23ns)   --->   "%OFM_25_load = load float* %OFM_25_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 294 'load' 'OFM_25_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 25)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 295 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 295 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 25)> <Delay = 1.61>
ST_5 : Operation 296 [1/2] (1.23ns)   --->   "%OFM_24_load = load float* %OFM_24_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 296 'load' 'OFM_24_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 24)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 297 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 297 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 24)> <Delay = 1.61>
ST_5 : Operation 298 [1/2] (1.23ns)   --->   "%OFM_23_load = load float* %OFM_23_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 298 'load' 'OFM_23_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 23)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 299 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 299 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 23)> <Delay = 1.61>
ST_5 : Operation 300 [1/2] (1.23ns)   --->   "%OFM_22_load = load float* %OFM_22_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 300 'load' 'OFM_22_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 22)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 301 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 301 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 22)> <Delay = 1.61>
ST_5 : Operation 302 [1/2] (1.23ns)   --->   "%OFM_21_load = load float* %OFM_21_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 302 'load' 'OFM_21_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 21)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 303 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 303 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 21)> <Delay = 1.61>
ST_5 : Operation 304 [1/2] (1.23ns)   --->   "%OFM_20_load = load float* %OFM_20_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 304 'load' 'OFM_20_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 20)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 305 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 305 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 20)> <Delay = 1.61>
ST_5 : Operation 306 [1/2] (1.23ns)   --->   "%OFM_19_load = load float* %OFM_19_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 306 'load' 'OFM_19_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 19)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 307 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 19)> <Delay = 1.61>
ST_5 : Operation 308 [1/2] (1.23ns)   --->   "%OFM_18_load = load float* %OFM_18_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 308 'load' 'OFM_18_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 18)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 309 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 309 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 18)> <Delay = 1.61>
ST_5 : Operation 310 [1/2] (1.23ns)   --->   "%OFM_17_load = load float* %OFM_17_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 310 'load' 'OFM_17_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 17)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 311 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 311 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 17)> <Delay = 1.61>
ST_5 : Operation 312 [1/2] (1.23ns)   --->   "%OFM_16_load = load float* %OFM_16_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 312 'load' 'OFM_16_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 16)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 313 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 313 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 16)> <Delay = 1.61>
ST_5 : Operation 314 [1/2] (1.23ns)   --->   "%OFM_15_load = load float* %OFM_15_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 314 'load' 'OFM_15_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 15)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 315 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 315 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 15)> <Delay = 1.61>
ST_5 : Operation 316 [1/2] (1.23ns)   --->   "%OFM_14_load = load float* %OFM_14_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 316 'load' 'OFM_14_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 14)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 317 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 317 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 14)> <Delay = 1.61>
ST_5 : Operation 318 [1/2] (1.23ns)   --->   "%OFM_13_load = load float* %OFM_13_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 318 'load' 'OFM_13_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 13)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 319 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 319 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 13)> <Delay = 1.61>
ST_5 : Operation 320 [1/2] (1.23ns)   --->   "%OFM_12_load = load float* %OFM_12_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 320 'load' 'OFM_12_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 12)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 321 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 321 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 12)> <Delay = 1.61>
ST_5 : Operation 322 [1/2] (1.23ns)   --->   "%OFM_11_load = load float* %OFM_11_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 322 'load' 'OFM_11_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 11)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 323 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 323 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 11)> <Delay = 1.61>
ST_5 : Operation 324 [1/2] (1.23ns)   --->   "%OFM_10_load = load float* %OFM_10_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 324 'load' 'OFM_10_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 10)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 325 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 325 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 10)> <Delay = 1.61>
ST_5 : Operation 326 [1/2] (1.23ns)   --->   "%OFM_9_load = load float* %OFM_9_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 326 'load' 'OFM_9_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 9)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 327 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 327 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 9)> <Delay = 1.61>
ST_5 : Operation 328 [1/2] (1.23ns)   --->   "%OFM_8_load = load float* %OFM_8_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 328 'load' 'OFM_8_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 8)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 329 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 329 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 8)> <Delay = 1.61>
ST_5 : Operation 330 [1/2] (1.23ns)   --->   "%OFM_7_load = load float* %OFM_7_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 330 'load' 'OFM_7_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 7)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 331 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 331 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 7)> <Delay = 1.61>
ST_5 : Operation 332 [1/2] (1.23ns)   --->   "%OFM_6_load = load float* %OFM_6_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 332 'load' 'OFM_6_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 6)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 333 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 333 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 6)> <Delay = 1.61>
ST_5 : Operation 334 [1/2] (1.23ns)   --->   "%OFM_5_load = load float* %OFM_5_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 334 'load' 'OFM_5_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 5)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 335 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 335 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 5)> <Delay = 1.61>
ST_5 : Operation 336 [1/2] (1.23ns)   --->   "%OFM_4_load = load float* %OFM_4_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 336 'load' 'OFM_4_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 4)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 337 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 337 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 4)> <Delay = 1.61>
ST_5 : Operation 338 [1/2] (1.23ns)   --->   "%OFM_3_load = load float* %OFM_3_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 338 'load' 'OFM_3_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 3)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 339 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 339 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 3)> <Delay = 1.61>
ST_5 : Operation 340 [1/2] (1.23ns)   --->   "%OFM_2_load = load float* %OFM_2_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 340 'load' 'OFM_2_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 341 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 341 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 2)> <Delay = 1.61>
ST_5 : Operation 342 [1/2] (1.23ns)   --->   "%OFM_1_load = load float* %OFM_1_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 342 'load' 'OFM_1_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 1)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 343 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 343 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 1)> <Delay = 1.61>
ST_5 : Operation 344 [1/2] (1.23ns)   --->   "%OFM_0_load = load float* %OFM_0_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 344 'load' 'OFM_0_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 0)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 345 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 345 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v == 0)> <Delay = 1.61>
ST_5 : Operation 346 [1/2] (1.23ns)   --->   "%OFM_31_load = load float* %OFM_31_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 346 'load' 'OFM_31_load' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v != 0 & tmp_7_mid2_v != 1 & tmp_7_mid2_v != 2 & tmp_7_mid2_v != 3 & tmp_7_mid2_v != 4 & tmp_7_mid2_v != 5 & tmp_7_mid2_v != 6 & tmp_7_mid2_v != 7 & tmp_7_mid2_v != 8 & tmp_7_mid2_v != 9 & tmp_7_mid2_v != 10 & tmp_7_mid2_v != 11 & tmp_7_mid2_v != 12 & tmp_7_mid2_v != 13 & tmp_7_mid2_v != 14 & tmp_7_mid2_v != 15 & tmp_7_mid2_v != 16 & tmp_7_mid2_v != 17 & tmp_7_mid2_v != 18 & tmp_7_mid2_v != 19 & tmp_7_mid2_v != 20 & tmp_7_mid2_v != 21 & tmp_7_mid2_v != 22 & tmp_7_mid2_v != 23 & tmp_7_mid2_v != 24 & tmp_7_mid2_v != 25 & tmp_7_mid2_v != 26 & tmp_7_mid2_v != 27 & tmp_7_mid2_v != 28 & tmp_7_mid2_v != 29 & tmp_7_mid2_v != 30)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 347 [1/1] (1.61ns)   --->   "br label %._crit_edge4416" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 347 'br' <Predicate = (!exitcond_flatten1 & tmp_7_mid2_v != 0 & tmp_7_mid2_v != 1 & tmp_7_mid2_v != 2 & tmp_7_mid2_v != 3 & tmp_7_mid2_v != 4 & tmp_7_mid2_v != 5 & tmp_7_mid2_v != 6 & tmp_7_mid2_v != 7 & tmp_7_mid2_v != 8 & tmp_7_mid2_v != 9 & tmp_7_mid2_v != 10 & tmp_7_mid2_v != 11 & tmp_7_mid2_v != 12 & tmp_7_mid2_v != 13 & tmp_7_mid2_v != 14 & tmp_7_mid2_v != 15 & tmp_7_mid2_v != 16 & tmp_7_mid2_v != 17 & tmp_7_mid2_v != 18 & tmp_7_mid2_v != 19 & tmp_7_mid2_v != 20 & tmp_7_mid2_v != 21 & tmp_7_mid2_v != 22 & tmp_7_mid2_v != 23 & tmp_7_mid2_v != 24 & tmp_7_mid2_v != 25 & tmp_7_mid2_v != 26 & tmp_7_mid2_v != 27 & tmp_7_mid2_v != 28 & tmp_7_mid2_v != 29 & tmp_7_mid2_v != 30)> <Delay = 1.61>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%BIAS_addr_1 = getelementptr [64 x float]* %BIAS, i64 0, i64 %tmp_7_mid2" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 348 'getelementptr' 'BIAS_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [2/2] (1.23ns)   --->   "%BIAS_load = load float* %BIAS_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 349 'load' 'BIAS_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 350 [1/2] (1.23ns)   --->   "%OFM_62_load = load float* %OFM_62_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 350 'load' 'OFM_62_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 62)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 351 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 351 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 62)> <Delay = 1.61>
ST_5 : Operation 352 [1/2] (1.23ns)   --->   "%OFM_61_load = load float* %OFM_61_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 352 'load' 'OFM_61_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 61)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 353 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 353 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 61)> <Delay = 1.61>
ST_5 : Operation 354 [1/2] (1.23ns)   --->   "%OFM_60_load = load float* %OFM_60_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 354 'load' 'OFM_60_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 60)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 355 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 355 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 60)> <Delay = 1.61>
ST_5 : Operation 356 [1/2] (1.23ns)   --->   "%OFM_59_load = load float* %OFM_59_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 356 'load' 'OFM_59_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 59)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 357 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 357 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 59)> <Delay = 1.61>
ST_5 : Operation 358 [1/2] (1.23ns)   --->   "%OFM_58_load = load float* %OFM_58_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 358 'load' 'OFM_58_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 58)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 359 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 359 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 58)> <Delay = 1.61>
ST_5 : Operation 360 [1/2] (1.23ns)   --->   "%OFM_57_load = load float* %OFM_57_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 360 'load' 'OFM_57_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 57)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 361 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 361 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 57)> <Delay = 1.61>
ST_5 : Operation 362 [1/2] (1.23ns)   --->   "%OFM_56_load = load float* %OFM_56_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 362 'load' 'OFM_56_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 56)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 363 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 363 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 56)> <Delay = 1.61>
ST_5 : Operation 364 [1/2] (1.23ns)   --->   "%OFM_55_load = load float* %OFM_55_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 364 'load' 'OFM_55_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 55)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 365 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 365 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 55)> <Delay = 1.61>
ST_5 : Operation 366 [1/2] (1.23ns)   --->   "%OFM_54_load = load float* %OFM_54_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 366 'load' 'OFM_54_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 54)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 367 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 367 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 54)> <Delay = 1.61>
ST_5 : Operation 368 [1/2] (1.23ns)   --->   "%OFM_53_load = load float* %OFM_53_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 368 'load' 'OFM_53_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 53)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 369 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 369 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 53)> <Delay = 1.61>
ST_5 : Operation 370 [1/2] (1.23ns)   --->   "%OFM_52_load = load float* %OFM_52_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 370 'load' 'OFM_52_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 52)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 371 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 371 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 52)> <Delay = 1.61>
ST_5 : Operation 372 [1/2] (1.23ns)   --->   "%OFM_51_load = load float* %OFM_51_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 372 'load' 'OFM_51_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 51)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 373 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 373 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 51)> <Delay = 1.61>
ST_5 : Operation 374 [1/2] (1.23ns)   --->   "%OFM_50_load = load float* %OFM_50_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 374 'load' 'OFM_50_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 50)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 375 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 375 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 50)> <Delay = 1.61>
ST_5 : Operation 376 [1/2] (1.23ns)   --->   "%OFM_49_load = load float* %OFM_49_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 376 'load' 'OFM_49_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 49)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 377 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 377 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 49)> <Delay = 1.61>
ST_5 : Operation 378 [1/2] (1.23ns)   --->   "%OFM_48_load = load float* %OFM_48_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 378 'load' 'OFM_48_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 48)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 379 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 379 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 48)> <Delay = 1.61>
ST_5 : Operation 380 [1/2] (1.23ns)   --->   "%OFM_47_load = load float* %OFM_47_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 380 'load' 'OFM_47_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 47)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 381 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 381 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 47)> <Delay = 1.61>
ST_5 : Operation 382 [1/2] (1.23ns)   --->   "%OFM_46_load = load float* %OFM_46_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 382 'load' 'OFM_46_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 46)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 383 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 383 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 46)> <Delay = 1.61>
ST_5 : Operation 384 [1/2] (1.23ns)   --->   "%OFM_45_load = load float* %OFM_45_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 384 'load' 'OFM_45_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 45)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 385 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 385 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 45)> <Delay = 1.61>
ST_5 : Operation 386 [1/2] (1.23ns)   --->   "%OFM_44_load = load float* %OFM_44_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 386 'load' 'OFM_44_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 44)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 387 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 387 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 44)> <Delay = 1.61>
ST_5 : Operation 388 [1/2] (1.23ns)   --->   "%OFM_43_load = load float* %OFM_43_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 388 'load' 'OFM_43_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 43)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 389 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 389 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 43)> <Delay = 1.61>
ST_5 : Operation 390 [1/2] (1.23ns)   --->   "%OFM_42_load = load float* %OFM_42_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 390 'load' 'OFM_42_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 42)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 391 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 391 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 42)> <Delay = 1.61>
ST_5 : Operation 392 [1/2] (1.23ns)   --->   "%OFM_41_load = load float* %OFM_41_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 392 'load' 'OFM_41_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 41)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 393 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 393 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 41)> <Delay = 1.61>
ST_5 : Operation 394 [1/2] (1.23ns)   --->   "%OFM_40_load = load float* %OFM_40_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 394 'load' 'OFM_40_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 40)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 395 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 395 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 40)> <Delay = 1.61>
ST_5 : Operation 396 [1/2] (1.23ns)   --->   "%OFM_39_load = load float* %OFM_39_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 396 'load' 'OFM_39_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 39)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 397 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 397 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 39)> <Delay = 1.61>
ST_5 : Operation 398 [1/2] (1.23ns)   --->   "%OFM_38_load = load float* %OFM_38_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 398 'load' 'OFM_38_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 38)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 399 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 399 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 38)> <Delay = 1.61>
ST_5 : Operation 400 [1/2] (1.23ns)   --->   "%OFM_37_load = load float* %OFM_37_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 400 'load' 'OFM_37_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 37)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 401 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 401 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 37)> <Delay = 1.61>
ST_5 : Operation 402 [1/2] (1.23ns)   --->   "%OFM_36_load = load float* %OFM_36_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 402 'load' 'OFM_36_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 36)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 403 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 403 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 36)> <Delay = 1.61>
ST_5 : Operation 404 [1/2] (1.23ns)   --->   "%OFM_35_load = load float* %OFM_35_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 404 'load' 'OFM_35_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 35)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 405 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 405 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 35)> <Delay = 1.61>
ST_5 : Operation 406 [1/2] (1.23ns)   --->   "%OFM_34_load = load float* %OFM_34_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 406 'load' 'OFM_34_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 34)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 407 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 407 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 34)> <Delay = 1.61>
ST_5 : Operation 408 [1/2] (1.23ns)   --->   "%OFM_33_load = load float* %OFM_33_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 408 'load' 'OFM_33_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 33)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 409 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 409 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 33)> <Delay = 1.61>
ST_5 : Operation 410 [1/2] (1.23ns)   --->   "%OFM_32_load = load float* %OFM_32_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 410 'load' 'OFM_32_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 32)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 411 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 411 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 == 32)> <Delay = 1.61>
ST_5 : Operation 412 [1/2] (1.23ns)   --->   "%OFM_63_load = load float* %OFM_63_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 412 'load' 'OFM_63_load' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 != 32 & tmp_8_t_mid2 != 33 & tmp_8_t_mid2 != 34 & tmp_8_t_mid2 != 35 & tmp_8_t_mid2 != 36 & tmp_8_t_mid2 != 37 & tmp_8_t_mid2 != 38 & tmp_8_t_mid2 != 39 & tmp_8_t_mid2 != 40 & tmp_8_t_mid2 != 41 & tmp_8_t_mid2 != 42 & tmp_8_t_mid2 != 43 & tmp_8_t_mid2 != 44 & tmp_8_t_mid2 != 45 & tmp_8_t_mid2 != 46 & tmp_8_t_mid2 != 47 & tmp_8_t_mid2 != 48 & tmp_8_t_mid2 != 49 & tmp_8_t_mid2 != 50 & tmp_8_t_mid2 != 51 & tmp_8_t_mid2 != 52 & tmp_8_t_mid2 != 53 & tmp_8_t_mid2 != 54 & tmp_8_t_mid2 != 55 & tmp_8_t_mid2 != 56 & tmp_8_t_mid2 != 57 & tmp_8_t_mid2 != 58 & tmp_8_t_mid2 != 59 & tmp_8_t_mid2 != 60 & tmp_8_t_mid2 != 61 & tmp_8_t_mid2 != 62)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 413 [1/1] (1.61ns)   --->   "br label %._crit_edge4287" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 413 'br' <Predicate = (!exitcond_flatten1 & tmp_8_t_mid2 != 32 & tmp_8_t_mid2 != 33 & tmp_8_t_mid2 != 34 & tmp_8_t_mid2 != 35 & tmp_8_t_mid2 != 36 & tmp_8_t_mid2 != 37 & tmp_8_t_mid2 != 38 & tmp_8_t_mid2 != 39 & tmp_8_t_mid2 != 40 & tmp_8_t_mid2 != 41 & tmp_8_t_mid2 != 42 & tmp_8_t_mid2 != 43 & tmp_8_t_mid2 != 44 & tmp_8_t_mid2 != 45 & tmp_8_t_mid2 != 46 & tmp_8_t_mid2 != 47 & tmp_8_t_mid2 != 48 & tmp_8_t_mid2 != 49 & tmp_8_t_mid2 != 50 & tmp_8_t_mid2 != 51 & tmp_8_t_mid2 != 52 & tmp_8_t_mid2 != 53 & tmp_8_t_mid2 != 54 & tmp_8_t_mid2 != 55 & tmp_8_t_mid2 != 56 & tmp_8_t_mid2 != 57 & tmp_8_t_mid2 != 58 & tmp_8_t_mid2 != 59 & tmp_8_t_mid2 != 60 & tmp_8_t_mid2 != 61 & tmp_8_t_mid2 != 62)> <Delay = 1.61>

State 6 <SV = 5> <Delay = 7.67>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%OFM_load_phi = phi float [ %OFM_0_load, %branch64 ], [ %OFM_1_load, %branch65 ], [ %OFM_2_load, %branch66 ], [ %OFM_3_load, %branch67 ], [ %OFM_4_load, %branch68 ], [ %OFM_5_load, %branch69 ], [ %OFM_6_load, %branch70 ], [ %OFM_7_load, %branch71 ], [ %OFM_8_load, %branch72 ], [ %OFM_9_load, %branch73 ], [ %OFM_10_load, %branch74 ], [ %OFM_11_load, %branch75 ], [ %OFM_12_load, %branch76 ], [ %OFM_13_load, %branch77 ], [ %OFM_14_load, %branch78 ], [ %OFM_15_load, %branch79 ], [ %OFM_16_load, %branch80 ], [ %OFM_17_load, %branch81 ], [ %OFM_18_load, %branch82 ], [ %OFM_19_load, %branch83 ], [ %OFM_20_load, %branch84 ], [ %OFM_21_load, %branch85 ], [ %OFM_22_load, %branch86 ], [ %OFM_23_load, %branch87 ], [ %OFM_24_load, %branch88 ], [ %OFM_25_load, %branch89 ], [ %OFM_26_load, %branch90 ], [ %OFM_27_load, %branch91 ], [ %OFM_28_load, %branch92 ], [ %OFM_29_load, %branch93 ], [ %OFM_30_load, %branch94 ], [ %OFM_31_load, %branch95 ]" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 414 'phi' 'OFM_load_phi' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 415 [1/2] (1.23ns)   --->   "%BIAS_load = load float* %BIAS_addr_1, align 4" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 415 'load' 'BIAS_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 416 [4/4] (6.43ns)   --->   "%output_dma_O_data_da = fadd float %OFM_load_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 416 'fadd' 'output_dma_O_data_da' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%OFM_load_1_phi = phi float [ %OFM_32_load, %branch32 ], [ %OFM_33_load, %branch33 ], [ %OFM_34_load, %branch34 ], [ %OFM_35_load, %branch35 ], [ %OFM_36_load, %branch36 ], [ %OFM_37_load, %branch37 ], [ %OFM_38_load, %branch38 ], [ %OFM_39_load, %branch39 ], [ %OFM_40_load, %branch40 ], [ %OFM_41_load, %branch41 ], [ %OFM_42_load, %branch42 ], [ %OFM_43_load, %branch43 ], [ %OFM_44_load, %branch44 ], [ %OFM_45_load, %branch45 ], [ %OFM_46_load, %branch46 ], [ %OFM_47_load, %branch47 ], [ %OFM_48_load, %branch48 ], [ %OFM_49_load, %branch49 ], [ %OFM_50_load, %branch50 ], [ %OFM_51_load, %branch51 ], [ %OFM_52_load, %branch52 ], [ %OFM_53_load, %branch53 ], [ %OFM_54_load, %branch54 ], [ %OFM_55_load, %branch55 ], [ %OFM_56_load, %branch56 ], [ %OFM_57_load, %branch57 ], [ %OFM_58_load, %branch58 ], [ %OFM_59_load, %branch59 ], [ %OFM_60_load, %branch60 ], [ %OFM_61_load, %branch61 ], [ %OFM_62_load, %branch62 ], [ %OFM_63_load, %branch63 ]" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 417 'phi' 'OFM_load_1_phi' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 418 [4/4] (6.43ns)   --->   "%output_dma_O_data_da_1 = fadd float %OFM_load_1_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 418 'fadd' 'output_dma_O_data_da_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 419 [3/4] (6.43ns)   --->   "%output_dma_O_data_da = fadd float %OFM_load_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 419 'fadd' 'output_dma_O_data_da' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [3/4] (6.43ns)   --->   "%output_dma_O_data_da_1 = fadd float %OFM_load_1_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 420 'fadd' 'output_dma_O_data_da_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 421 [2/4] (6.43ns)   --->   "%output_dma_O_data_da = fadd float %OFM_load_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 421 'fadd' 'output_dma_O_data_da' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [2/4] (6.43ns)   --->   "%output_dma_O_data_da_1 = fadd float %OFM_load_1_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 422 'fadd' 'output_dma_O_data_da_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 423 [1/4] (6.43ns)   --->   "%output_dma_O_data_da = fadd float %OFM_load_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:154]   --->   Operation 423 'fadd' 'output_dma_O_data_da' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/4] (6.43ns)   --->   "%output_dma_O_data_da_1 = fadd float %OFM_load_1_phi, %BIAS_load" [LURAM-Test/TEST_REF.cpp:155]   --->   Operation 424 'fadd' 'output_dma_O_data_da_1' <Predicate = (!exitcond_flatten1)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 425 [1/1] (0.00ns)   --->   "%output_dma_O_data_da_2 = bitcast float %output_dma_O_data_da to i32" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 425 'bitcast' 'output_dma_O_data_da_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%output_dma_O_data_da_3 = bitcast float %output_dma_O_data_da_1 to i32" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 426 'bitcast' 'output_dma_O_data_da_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_data11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %output_dma_O_data_da_3, i32 %output_dma_O_data_da_2)" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 427 'bitconcatenate' 'tmp_data11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P(i64* %output_dma_O_V_data, i1* %output_dma_O_V_last, i64 %tmp_data11, i1 %tmp_last)" [LURAM-Test/TEST_REF.cpp:156]   --->   Operation 428 'write' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_10)" [LURAM-Test/TEST_REF.cpp:157]   --->   Operation 429 'specregionend' 'empty_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "br label %3" [LURAM-Test/TEST_REF.cpp:143]   --->   Operation 430 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.65>
ST_10 : Operation 431 [1/1] (0.65ns)   --->   "br label %.preheader.preheader" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 431 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 5> <Delay = 5.19>
ST_11 : Operation 432 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i64 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 432 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %tmp_3_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 433 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%k3 = phi i31 [ %k_2, %.preheader ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 434 'phi' 'k3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "%k3_cast = zext i31 %k3 to i32" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 435 'zext' 'k3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 436 [1/1] (0.99ns)   --->   "%tmp_11 = icmp slt i32 %k3_cast, %custom_Tc_read" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 436 'icmp' 'tmp_11' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (1.13ns)   --->   "%exitcond_flatten2 = icmp eq i64 %indvar_flatten2, %bound"   --->   Operation 437 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 438 [1/1] (1.08ns)   --->   "%indvar_flatten_next1 = add i64 %indvar_flatten2, 1"   --->   Operation 438 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %4, label %.preheader"   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [1/1] (1.00ns)   --->   "%j_1 = add i31 1, %j2" [LURAM-Test/TEST_REF.cpp:160]   --->   Operation 440 'add' 'j_1' <Predicate = (!exitcond_flatten2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)"   --->   Operation 441 'speclooptripcount' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.41ns)   --->   "%k3_mid2 = select i1 %tmp_11, i31 %k3, i31 0" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 442 'select' 'k3_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 443 [1/1] (0.41ns)   --->   "%tmp_3_mid2_v = select i1 %tmp_11, i31 %j2, i31 %j_1" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 443 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i31 %tmp_3_mid2_v to i9" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 444 'trunc' 'tmp_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 445 [1/1] (0.49ns)   --->   "%tmp_16 = mul i9 13, %tmp_21" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 445 'mul' 'tmp_16' <Predicate = (!exitcond_flatten2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 446 'specregionbegin' 'tmp_17' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LURAM-Test/TEST_REF.cpp:164]   --->   Operation 447 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i31 %k3_mid2 to i9" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 448 'trunc' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 449 [1/1] (2.03ns)   --->   "%tmp_18 = add i9 %tmp_16, %tmp_22" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 449 'add' 'tmp_18' <Predicate = (!exitcond_flatten2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i9 %tmp_18 to i64" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 450 'sext' 'tmp_18_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 451 [1/1] (0.00ns)   --->   "%OFM_0_addr = getelementptr [169 x float]* %OFM_0, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 451 'getelementptr' 'OFM_0_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%OFM_1_addr = getelementptr [169 x float]* %OFM_1, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 452 'getelementptr' 'OFM_1_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%OFM_2_addr = getelementptr [169 x float]* %OFM_2, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 453 'getelementptr' 'OFM_2_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%OFM_3_addr = getelementptr [169 x float]* %OFM_3, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 454 'getelementptr' 'OFM_3_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%OFM_4_addr = getelementptr [169 x float]* %OFM_4, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 455 'getelementptr' 'OFM_4_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 456 [1/1] (0.00ns)   --->   "%OFM_5_addr = getelementptr [169 x float]* %OFM_5, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 456 'getelementptr' 'OFM_5_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%OFM_6_addr = getelementptr [169 x float]* %OFM_6, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 457 'getelementptr' 'OFM_6_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%OFM_7_addr = getelementptr [169 x float]* %OFM_7, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 458 'getelementptr' 'OFM_7_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%OFM_8_addr = getelementptr [169 x float]* %OFM_8, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 459 'getelementptr' 'OFM_8_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%OFM_9_addr = getelementptr [169 x float]* %OFM_9, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 460 'getelementptr' 'OFM_9_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%OFM_10_addr = getelementptr [169 x float]* %OFM_10, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 461 'getelementptr' 'OFM_10_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%OFM_11_addr = getelementptr [169 x float]* %OFM_11, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 462 'getelementptr' 'OFM_11_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%OFM_12_addr = getelementptr [169 x float]* %OFM_12, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 463 'getelementptr' 'OFM_12_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%OFM_13_addr = getelementptr [169 x float]* %OFM_13, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 464 'getelementptr' 'OFM_13_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%OFM_14_addr = getelementptr [169 x float]* %OFM_14, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 465 'getelementptr' 'OFM_14_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%OFM_15_addr = getelementptr [169 x float]* %OFM_15, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 466 'getelementptr' 'OFM_15_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%OFM_16_addr = getelementptr [169 x float]* %OFM_16, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 467 'getelementptr' 'OFM_16_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%OFM_17_addr = getelementptr [169 x float]* %OFM_17, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 468 'getelementptr' 'OFM_17_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%OFM_18_addr = getelementptr [169 x float]* %OFM_18, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 469 'getelementptr' 'OFM_18_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%OFM_19_addr = getelementptr [169 x float]* %OFM_19, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 470 'getelementptr' 'OFM_19_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%OFM_20_addr = getelementptr [169 x float]* %OFM_20, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 471 'getelementptr' 'OFM_20_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%OFM_21_addr = getelementptr [169 x float]* %OFM_21, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 472 'getelementptr' 'OFM_21_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns)   --->   "%OFM_22_addr = getelementptr [169 x float]* %OFM_22, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 473 'getelementptr' 'OFM_22_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns)   --->   "%OFM_23_addr = getelementptr [169 x float]* %OFM_23, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 474 'getelementptr' 'OFM_23_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%OFM_24_addr = getelementptr [169 x float]* %OFM_24, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 475 'getelementptr' 'OFM_24_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%OFM_25_addr = getelementptr [169 x float]* %OFM_25, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 476 'getelementptr' 'OFM_25_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 477 [1/1] (0.00ns)   --->   "%OFM_26_addr = getelementptr [169 x float]* %OFM_26, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 477 'getelementptr' 'OFM_26_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 478 [1/1] (0.00ns)   --->   "%OFM_27_addr = getelementptr [169 x float]* %OFM_27, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 478 'getelementptr' 'OFM_27_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%OFM_28_addr = getelementptr [169 x float]* %OFM_28, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 479 'getelementptr' 'OFM_28_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%OFM_29_addr = getelementptr [169 x float]* %OFM_29, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 480 'getelementptr' 'OFM_29_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 481 [1/1] (0.00ns)   --->   "%OFM_30_addr = getelementptr [169 x float]* %OFM_30, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 481 'getelementptr' 'OFM_30_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 482 [1/1] (0.00ns)   --->   "%OFM_31_addr = getelementptr [169 x float]* %OFM_31, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 482 'getelementptr' 'OFM_31_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 483 [1/1] (0.00ns)   --->   "%OFM_32_addr = getelementptr [169 x float]* %OFM_32, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 483 'getelementptr' 'OFM_32_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%OFM_33_addr = getelementptr [169 x float]* %OFM_33, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 484 'getelementptr' 'OFM_33_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%OFM_34_addr = getelementptr [169 x float]* %OFM_34, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 485 'getelementptr' 'OFM_34_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (0.00ns)   --->   "%OFM_35_addr = getelementptr [169 x float]* %OFM_35, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 486 'getelementptr' 'OFM_35_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%OFM_36_addr = getelementptr [169 x float]* %OFM_36, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 487 'getelementptr' 'OFM_36_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%OFM_37_addr = getelementptr [169 x float]* %OFM_37, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 488 'getelementptr' 'OFM_37_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 489 [1/1] (0.00ns)   --->   "%OFM_38_addr = getelementptr [169 x float]* %OFM_38, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 489 'getelementptr' 'OFM_38_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 490 [1/1] (0.00ns)   --->   "%OFM_39_addr = getelementptr [169 x float]* %OFM_39, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 490 'getelementptr' 'OFM_39_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 491 [1/1] (0.00ns)   --->   "%OFM_40_addr = getelementptr [169 x float]* %OFM_40, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 491 'getelementptr' 'OFM_40_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 492 [1/1] (0.00ns)   --->   "%OFM_41_addr = getelementptr [169 x float]* %OFM_41, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 492 'getelementptr' 'OFM_41_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%OFM_42_addr = getelementptr [169 x float]* %OFM_42, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 493 'getelementptr' 'OFM_42_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (0.00ns)   --->   "%OFM_43_addr = getelementptr [169 x float]* %OFM_43, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 494 'getelementptr' 'OFM_43_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%OFM_44_addr = getelementptr [169 x float]* %OFM_44, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 495 'getelementptr' 'OFM_44_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%OFM_45_addr = getelementptr [169 x float]* %OFM_45, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 496 'getelementptr' 'OFM_45_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 497 [1/1] (0.00ns)   --->   "%OFM_46_addr = getelementptr [169 x float]* %OFM_46, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 497 'getelementptr' 'OFM_46_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 498 [1/1] (0.00ns)   --->   "%OFM_47_addr = getelementptr [169 x float]* %OFM_47, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 498 'getelementptr' 'OFM_47_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%OFM_48_addr = getelementptr [169 x float]* %OFM_48, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 499 'getelementptr' 'OFM_48_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 500 [1/1] (0.00ns)   --->   "%OFM_49_addr = getelementptr [169 x float]* %OFM_49, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 500 'getelementptr' 'OFM_49_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 501 [1/1] (0.00ns)   --->   "%OFM_50_addr = getelementptr [169 x float]* %OFM_50, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 501 'getelementptr' 'OFM_50_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 502 [1/1] (0.00ns)   --->   "%OFM_51_addr = getelementptr [169 x float]* %OFM_51, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 502 'getelementptr' 'OFM_51_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 503 [1/1] (0.00ns)   --->   "%OFM_52_addr = getelementptr [169 x float]* %OFM_52, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 503 'getelementptr' 'OFM_52_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%OFM_53_addr = getelementptr [169 x float]* %OFM_53, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 504 'getelementptr' 'OFM_53_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%OFM_54_addr = getelementptr [169 x float]* %OFM_54, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 505 'getelementptr' 'OFM_54_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 506 [1/1] (0.00ns)   --->   "%OFM_55_addr = getelementptr [169 x float]* %OFM_55, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 506 'getelementptr' 'OFM_55_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%OFM_56_addr = getelementptr [169 x float]* %OFM_56, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 507 'getelementptr' 'OFM_56_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%OFM_57_addr = getelementptr [169 x float]* %OFM_57, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 508 'getelementptr' 'OFM_57_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%OFM_58_addr = getelementptr [169 x float]* %OFM_58, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 509 'getelementptr' 'OFM_58_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%OFM_59_addr = getelementptr [169 x float]* %OFM_59, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 510 'getelementptr' 'OFM_59_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%OFM_60_addr = getelementptr [169 x float]* %OFM_60, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 511 'getelementptr' 'OFM_60_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 512 [1/1] (0.00ns)   --->   "%OFM_61_addr = getelementptr [169 x float]* %OFM_61, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 512 'getelementptr' 'OFM_61_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%OFM_62_addr = getelementptr [169 x float]* %OFM_62, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 513 'getelementptr' 'OFM_62_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.00ns)   --->   "%OFM_63_addr = getelementptr [169 x float]* %OFM_63, i64 0, i64 %tmp_18_cast" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 514 'getelementptr' 'OFM_63_addr' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 515 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_0_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 515 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 516 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_1_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 516 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 517 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_2_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 517 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 518 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_3_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 518 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 519 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_4_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 519 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 520 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_5_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 520 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 521 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_6_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 521 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 522 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_7_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 522 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 523 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_8_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 523 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 524 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_9_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 524 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 525 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_10_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 525 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 526 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_11_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 526 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 527 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_12_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 527 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 528 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_13_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 528 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 529 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_14_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 529 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 530 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_15_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 530 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 531 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_16_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 531 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 532 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_17_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 532 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 533 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_18_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 533 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 534 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_19_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 534 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 535 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_20_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 535 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 536 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_21_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 536 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 537 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_22_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 537 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 538 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_23_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 538 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 539 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_24_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 539 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 540 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_25_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 540 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 541 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_26_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 541 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 542 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_27_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 542 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 543 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_28_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 543 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 544 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_29_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 544 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 545 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_30_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 545 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 546 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_31_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 546 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 547 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_32_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 547 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 548 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_33_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 548 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 549 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_34_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 549 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 550 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_35_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 550 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 551 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_36_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 551 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 552 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_37_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 552 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 553 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_38_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 553 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 554 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_39_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 554 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 555 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_40_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 555 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 556 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_41_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 556 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 557 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_42_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 557 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 558 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_43_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 558 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 559 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_44_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 559 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 560 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_45_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 560 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 561 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_46_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 561 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 562 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_47_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 562 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 563 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_48_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 563 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 564 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_49_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 564 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 565 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_50_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 565 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 566 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_51_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 566 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 567 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_52_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 567 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 568 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_53_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 568 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 569 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_54_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 569 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 570 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_55_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 570 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 571 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_56_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 571 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 572 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_57_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 572 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 573 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_58_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 573 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 574 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_59_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 574 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 575 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_60_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 575 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 576 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_61_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 576 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 577 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_62_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 577 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 578 [1/1] (1.23ns)   --->   "store float 0.000000e+00, float* %OFM_63_addr, align 4" [LURAM-Test/TEST_REF.cpp:168]   --->   Operation 578 'store' <Predicate = (!exitcond_flatten2)> <Delay = 1.23> <Core = "RAM_S2P_BRAM">   --->   Core 45 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_17)" [LURAM-Test/TEST_REF.cpp:170]   --->   Operation 579 'specregionend' 'empty_21' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (1.00ns)   --->   "%k_2 = add i31 1, %k3_mid2" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 580 'add' 'k_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [LURAM-Test/TEST_REF.cpp:162]   --->   Operation 581 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "ret void" [LURAM-Test/TEST_REF.cpp:172]   --->   Operation 582 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', LURAM-Test/TEST_REF.cpp:134) [142]  (0.656 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LURAM-Test/TEST_REF.cpp:134) [142]  (0 ns)
	'getelementptr' operation ('BIAS_addr', LURAM-Test/TEST_REF.cpp:137) [153]  (0 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:137) of variable 'tmp.data', LURAM-Test/TEST_REF.cpp:136 on array 'BIAS' [154]  (1.24 ns)

 <State 3>: 3.42ns
The critical path consists of the following:
	'mul' operation ('bound') [162]  (3.42 ns)

 <State 4>: 6.72ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [170]  (0 ns)
	'icmp' operation ('exitcond_flatten') [182]  (1.13 ns)
	'select' operation ('j_mid', LURAM-Test/TEST_REF.cpp:143) [183]  (0.418 ns)
	'add' operation ('j_2', LURAM-Test/TEST_REF.cpp:141) [195]  (1.01 ns)
	'select' operation ('tmp_19', LURAM-Test/TEST_REF.cpp:154) [203]  (0.398 ns)
	'mul' operation ('tmp_9', LURAM-Test/TEST_REF.cpp:154) [204]  (0.494 ns)
	'add' operation ('tmp_15', LURAM-Test/TEST_REF.cpp:154) [213]  (2.04 ns)
	'getelementptr' operation ('OFM_54_addr_1', LURAM-Test/TEST_REF.cpp:155) [269]  (0 ns)
	'load' operation ('OFM_54_load', LURAM-Test/TEST_REF.cpp:155) on array 'OFM_54' [407]  (1.24 ns)

 <State 5>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('OFM_load_phi', LURAM-Test/TEST_REF.cpp:154) with incoming values : ('OFM_30_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_29_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_28_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_27_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_26_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_25_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_24_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_23_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_22_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_21_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_20_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_19_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_18_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_17_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_16_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_15_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_14_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_13_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_12_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_11_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_10_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_9_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_8_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_7_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_6_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_5_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_4_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_3_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_2_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_1_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_0_load', LURAM-Test/TEST_REF.cpp:154) ('OFM_31_load', LURAM-Test/TEST_REF.cpp:154) [377]  (1.61 ns)

 <State 6>: 7.67ns
The critical path consists of the following:
	'load' operation ('BIAS_load', LURAM-Test/TEST_REF.cpp:154) on array 'BIAS' [379]  (1.24 ns)
	'fadd' operation ('output_dma_O_data.data.data1', LURAM-Test/TEST_REF.cpp:154) [380]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_dma_O_data.data.data1', LURAM-Test/TEST_REF.cpp:154) [380]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_dma_O_data.data.data1', LURAM-Test/TEST_REF.cpp:154) [380]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('output_dma_O_data.data.data1', LURAM-Test/TEST_REF.cpp:154) [380]  (6.44 ns)

 <State 10>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next1') [493]  (0.656 ns)

 <State 11>: 5.19ns
The critical path consists of the following:
	'phi' operation ('j2', LURAM-Test/TEST_REF.cpp:168) with incoming values : ('tmp_3_mid2_v', LURAM-Test/TEST_REF.cpp:168) [494]  (0 ns)
	'add' operation ('j', LURAM-Test/TEST_REF.cpp:160) [502]  (1.01 ns)
	'select' operation ('tmp_3_mid2_v', LURAM-Test/TEST_REF.cpp:168) [505]  (0.418 ns)
	'mul' operation ('tmp_16', LURAM-Test/TEST_REF.cpp:168) [507]  (0.494 ns)
	'add' operation ('tmp_18', LURAM-Test/TEST_REF.cpp:168) [511]  (2.04 ns)
	'getelementptr' operation ('OFM_0_addr', LURAM-Test/TEST_REF.cpp:168) [513]  (0 ns)
	'store' operation (LURAM-Test/TEST_REF.cpp:168) of constant 0 on array 'OFM_0' [577]  (1.24 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
