Analysis & Synthesis Status : Successful - Sat Apr 17 18:44:06 2021
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : stateDiagramVerilog
Top-level Entity Name : stateDiagramVerilog
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 3
    Dedicated logic registers : 2
Total registers : 2
Total pins : 4
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
