{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669512923393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669512923393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 22:35:23 2022 " "Processing started: Sat Nov 26 22:35:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669512923393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512923393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoRotacao -c ProjetoRotacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoRotacao -c ProjetoRotacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512923393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669512924118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669512924119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxThroughput-rtl " "Found design unit 1: maxThroughput-rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932665 ""} { "Info" "ISGN_ENTITY_NAME" "1 maxThroughput " "Found entity 1: maxThroughput" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl " "Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932666 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_bootloader " "Found entity 1: neorv32_test_setup_bootloader" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932668 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932670 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 505 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932670 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932670 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd" 480 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932671 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wishbone.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932672 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932673 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932674 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 307 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 612 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932679 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932680 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932681 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932683 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image " "Found design unit 3: neorv32_bootloader_image" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2547 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image " "Found design unit 4: neorv32_application_image" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd" 2564 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932689 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932690 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932691 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932693 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 398 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932693 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932693 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_icache.vhd" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932694 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932695 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932696 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932698 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932699 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932700 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932702 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932703 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932704 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1581 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932712 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932714 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932720 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932722 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932724 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932725 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932726 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932727 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932728 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932730 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669512932731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512932731 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "RESIZE 1 SIGNED UNSIGNED SIGNED neorv32_cfs.vhd(213) " "VHDL type inferencing warning at neorv32_cfs.vhd(213): two visible identifiers match \"RESIZE\" because the actual at position 1 has an ambiguous type - it could be \"SIGNED\" or \"UNSIGNED\", assuming \"SIGNED\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 213 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512932911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_bootloader " "Elaborating entity \"neorv32_test_setup_bootloader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669512933008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "neorv32_top_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933031 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstn_ext neorv32_top.vhd(258) " "Verilog HDL or VHDL warning at neorv32_top.vhd(258): object \"rstn_ext\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933036 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_s neorv32_top.vhd(286) " "Verilog HDL or VHDL warning at neorv32_top.vhd(286): object \"cpu_s\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933036 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi neorv32_top.vhd(339) " "Verilog HDL or VHDL warning at neorv32_top.vhd(339): object \"dmi\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933037 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(392) " "Verilog HDL or VHDL warning at neorv32_top.vhd(392): object \"xip_enable\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933037 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(393) " "Verilog HDL or VHDL warning at neorv32_top.vhd(393): object \"xip_page\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933037 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 CFS \" neorv32_top.vhd(399) " "VHDL Assertion Statement at neorv32_top.vhd(399): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Peripherals = GPIO MTIME UART0 CFS \" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 399 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933038 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(424) " "VHDL Assertion Statement at neorv32_top.vhd(424): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 424 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933038 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933098 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: ISA (MARCH) = RV32IMC_Zicsr_Zicntr\" neorv32_cpu.vhd(148) " "VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report \"NEORV32 CPU CONFIG NOTE: ISA (MARCH) = RV32IMC_Zicsr_Zicntr\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 148 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933103 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"The NEORV32 RISC-V Processor - https://github.com/stnolting/neorv32\" neorv32_cpu.vhd(170) " "VHDL Assertion Statement at neorv32_cpu.vhd(170): assertion is false - report \"The NEORV32 RISC-V Processor - https://github.com/stnolting/neorv32\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 170 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933103 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU NOTE: Assuming this is real hardware.\" neorv32_cpu.vhd(174) " "VHDL Assertion Statement at neorv32_cpu.vhd(174): assertion is false - report \"NEORV32 CPU NOTE: Assuming this is real hardware.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 174 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933103 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" neorv32_cpu.vhd(178) " "VHDL Assertion Statement at neorv32_cpu.vhd(178): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 178 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933103 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933104 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(248) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(248): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 248 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933122 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(250) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(250): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 250 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(251) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(251): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 251 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(253) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(253): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 253 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(254) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(254): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 254 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(255) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(255): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 255 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(285) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(285): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 285 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(364) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(364): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 364 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2492) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2492): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2492 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1157) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1157): conditional expression evaluates to a constant" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1157 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trap_ctrl neorv32_cpu_control.vhd(1456) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1456): inferring latch(es) for signal or variable \"trap_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csr neorv32_cpu_control.vhd(1725) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1725): inferring latch(es) for signal or variable \"csr\", which holds its previous value in one or more paths through the process" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2071) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2071): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2071 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2455) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2455): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2455 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2524) " "VHDL warning at neorv32_cpu_control.vhd(2524): ignored assignment of value to null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 2524 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[0\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[0\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[1\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[1\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.frm\[2\] neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.frm\[2\]\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.privilege neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.privilege\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_ir neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_ir\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_tm neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_tm\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mcounteren_cy neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mcounteren_cy\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_tw neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_tw\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_mprv neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_mprv\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr.mstatus_mpp neorv32_cpu_control.vhd(1725) " "Inferred latch for \"csr.mstatus_mpp\" at neorv32_cpu_control.vhd(1725)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1725 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[19\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.irq_buf\[19\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[20\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.irq_buf\[20\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[10\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.exc_buf\[10\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[11\] neorv32_cpu_control.vhd(1456) " "Inferred latch for \"trap_ctrl.exc_buf\[11\]\" at neorv32_cpu_control.vhd(1456)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 1456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669512933123 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933140 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(113) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(113): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 113 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(114) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(114): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(115) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(115): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 115 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(116) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(116): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 116 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(117) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(117): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 117 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(118) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(118): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 118 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(119) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(119): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 119 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(120) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(120): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 120 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(121) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(121): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 121 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(286) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(286): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 286 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(304) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(304): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 304 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(324) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(324): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 324 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(352) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(352): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_bus.vhd" 352 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933143 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933148 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 89 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933276 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" neorv32_imem.default.vhd(93) " "VHDL Assertion Statement at neorv32_imem.default.vhd(93): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.default.vhd" 93 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933276 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933294 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933958 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 430080 bytes).\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 430080 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933959 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933971 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(81) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(81): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd" 81 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1669512933976 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cfs neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst " "Elaborating entity \"neorv32_cfs\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_cfs_inst_true:neorv32_cfs_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933977 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "calculed neorv32_cfs.vhd(116) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(116): object \"calculed\" assigned a value but never read" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669512933979 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxThroughput neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance " "Elaborating entity \"maxThroughput\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" "maxThroughputInstance" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933990 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(130): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933991 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" "rx_engine_fifo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933991 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(130): subtype or type has null range" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669512933992 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669512933993 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980781 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980782 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980782 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980782 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980782 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980782 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred dual-clock RAM node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669512980783 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1669512987974 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 107520 " "Parameter NUMWORDS_A set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 107520 " "Parameter NUMWORDS_B set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 107520 " "Parameter NUMWORDS_A set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 107520 " "Parameter NUMWORDS_B set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 107520 " "Parameter NUMWORDS_A set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 107520 " "Parameter NUMWORDS_B set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 107520 " "Parameter NUMWORDS_A set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 107520 " "Parameter NUMWORDS_B set to 107520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669513048338 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669513048338 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "38 " "Inferred 38 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div0\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div0" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div1" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div20\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div20" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div19\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div19" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult1" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div2" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult2" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div3" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult9" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div13\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div13" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult10" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div14" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult11" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div16" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult12" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div17\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div17" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div18\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div18" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult16" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult15" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult14" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult13\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult13" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div6" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult4\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult4" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div7\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div7" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult5" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div8\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div8" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult6" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div9" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult7\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult7" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult8\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult8" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div10" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div11" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div15" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Mult3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Mult3" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div4\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div4" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div5" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|Div12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "Div12" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513048365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669513048365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513048473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icu1 " "Found entity 1: altsyncram_icu1" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513048527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513048527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 107520 " "Parameter \"NUMWORDS_A\" = \"107520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 107520 " "Parameter \"NUMWORDS_B\" = \"107520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048638 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513048638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46e1 " "Found entity 1: altsyncram_46e1" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513048697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513048697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ua " "Found entity 1: decode_9ua" {  } { { "db/decode_9ua.tdf" "" { Text "/home/matheus/projeto/db/decode_9ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513048791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513048791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "/home/matheus/projeto/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513048835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513048835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513048860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60e1 " "Found entity 1: altsyncram_60e1" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513048899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513048899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513048959 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513048959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513048990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "/home/matheus/projeto/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "/home/matheus/projeto/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049070 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "/home/matheus/projeto/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/matheus/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1414 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049132 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t0p " "Found entity 1: lpm_divide_t0p" {  } { { "db/lpm_divide_t0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_t0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_obg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_6v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049302 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049391 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d2p " "Found entity 1: lpm_divide_d2p" {  } { { "db/lpm_divide_d2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_d2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_8dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ef " "Found entity 1: alt_u_div_8ef" {  } { { "db/alt_u_div_8ef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_8ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "/home/matheus/projeto/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_94a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_94a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_94a " "Found entity 1: lpm_abs_94a" {  } { { "db/lpm_abs_94a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_94a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j4a " "Found entity 1: lpm_abs_j4a" {  } { { "db/lpm_abs_j4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_j4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049619 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/matheus/projeto/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049661 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_62p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qdf " "Found entity 1: alt_u_div_qdf" {  } { { "db/alt_u_div_qdf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_qdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_c4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_c4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_c4a " "Found entity 1: lpm_abs_c4a" {  } { { "db/lpm_abs_c4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_c4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049768 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "/home/matheus/projeto/db/mult_96t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049818 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 48 " "Parameter \"LPM_WIDTHA\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049858 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/matheus/projeto/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513049903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513049903 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513049903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2p " "Found entity 1: lpm_divide_b2p" {  } { { "db/lpm_divide_b2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_b2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6dg " "Found entity 1: abs_divider_6dg" {  } { { "db/abs_divider_6dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_6dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513049952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513049952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_5ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_5ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_5ef " "Found entity 1: alt_u_div_5ef" {  } { { "db/alt_u_div_5ef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h4a " "Found entity 1: lpm_abs_h4a" {  } { { "db/lpm_abs_h4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_h4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050147 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e2p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e2p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e2p " "Found entity 1: lpm_divide_e2p" {  } { { "db/lpm_divide_e2p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_e2p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_9dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_9dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_9dg " "Found entity 1: abs_divider_9dg" {  } { { "db/abs_divider_9dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_9dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aef " "Found entity 1: alt_u_div_aef" {  } { { "db/alt_u_div_aef.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_aef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_d4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_d4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_d4a " "Found entity 1: lpm_abs_d4a" {  } { { "db/lpm_abs_d4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_d4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050360 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/matheus/projeto/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050423 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_82p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_3dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vdf " "Found entity 1: alt_u_div_vdf" {  } { { "db/alt_u_div_vdf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_vdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_e4a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_e4a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_e4a " "Found entity 1: lpm_abs_e4a" {  } { { "db/lpm_abs_e4a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_e4a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050553 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 78 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050602 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050634 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_11p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_11p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_11p " "Found entity 1: lpm_divide_11p" {  } { { "db/lpm_divide_11p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_11p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_sbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_sbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_sbg " "Found entity 1: abs_divider_sbg" {  } { { "db/abs_divider_sbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_sbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gbf " "Found entity 1: alt_u_div_gbf" {  } { { "db/alt_u_div_gbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_v2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_v2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_v2a " "Found entity 1: lpm_abs_v2a" {  } { { "db/lpm_abs_v2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_v2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513050864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513050864 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513050864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v0p " "Found entity 1: lpm_divide_v0p" {  } { { "db/lpm_divide_v0p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_v0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_qbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_qbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_qbg " "Found entity 1: abs_divider_qbg" {  } { { "db/abs_divider_qbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_qbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513050910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513050910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cbf " "Found entity 1: alt_u_div_cbf" {  } { { "db/alt_u_div_cbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_t2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_t2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_t2a " "Found entity 1: lpm_abs_t2a" {  } { { "db/lpm_abs_t2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_t2a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12\"" {  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513051064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513051064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513051064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513051064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513051064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669513051064 ""}  } { { "neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/maxThroughput.vhd" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669513051064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_01p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_01p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_01p " "Found entity 1: lpm_divide_01p" {  } { { "db/lpm_divide_01p.tdf" "" { Text "/home/matheus/projeto/db/lpm_divide_01p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_rbg " "Found entity 1: abs_divider_rbg" {  } { { "db/abs_divider_rbg.tdf" "" { Text "/home/matheus/projeto/db/abs_divider_rbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_dbf " "Found entity 1: alt_u_div_dbf" {  } { { "db/alt_u_div_dbf.tdf" "" { Text "/home/matheus/projeto/db/alt_u_div_dbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r2a " "Found entity 1: lpm_abs_r2a" {  } { { "db/lpm_abs_r2a.tdf" "" { Text "/home/matheus/projeto/db/lpm_abs_r2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669513051191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513051191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669513074336 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2885 " "Ignored 2885 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "1001 " "Ignored 1001 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1669513075616 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "1884 " "Ignored 1884 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1669513075616 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1669513075616 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 150 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 663 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 219 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd" 107 -1 0 } } { "neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd" 336 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1669513077535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1669513077535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669513145201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669513279545 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[2\]~10 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[2\]~10\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_11_result_int\[2\]~10" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[1\]~12 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div5\|lpm_divide_v0p:auto_generated\|abs_divider_qbg:divider\|alt_u_div_cbf:divider\|add_sub_11_result_int\[1\]~12\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_11_result_int\[1\]~12" { Text "/home/matheus/projeto/db/alt_u_div_cbf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[3\]~18 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[3\]~18\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[3\]~18" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[2\]~20 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[2\]~20\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[2\]~20" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[1\]~22 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div11\|lpm_divide_b2p:auto_generated\|abs_divider_6dg:divider\|alt_u_div_5ef:divider\|add_sub_16_result_int\[1\]~22\"" {  } { { "db/alt_u_div_5ef.tdf" "add_sub_16_result_int\[1\]~22" { Text "/home/matheus/projeto/db/alt_u_div_5ef.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[2\]~14 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[2\]~14\"" {  } { { "db/alt_u_div_gbf.tdf" "add_sub_13_result_int\[2\]~14" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[1\]~16 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div15\|lpm_divide_11p:auto_generated\|abs_divider_sbg:divider\|alt_u_div_gbf:divider\|add_sub_13_result_int\[1\]~16\"" {  } { { "db/alt_u_div_gbf.tdf" "add_sub_13_result_int\[1\]~16" { Text "/home/matheus/projeto/db/alt_u_div_gbf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""} { "Info" "ISCL_SCL_CELL_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\|lpm_divide_e2p:auto_generated\|abs_divider_9dg:divider\|alt_u_div_aef:divider\|add_sub_19_result_int\[1\]~24 " "Logic cell \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|maxThroughput:maxThroughputInstance\|lpm_divide:Div18\|lpm_divide_e2p:auto_generated\|abs_divider_9dg:divider\|alt_u_div_aef:divider\|add_sub_19_result_int\[1\]~24\"" {  } { { "db/alt_u_div_aef.tdf" "add_sub_19_result_int\[1\]~24" { Text "/home/matheus/projeto/db/alt_u_div_aef.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513280147 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1669513280147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669513288961 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669513288961 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153149 " "Implemented 153149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669513298167 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669513298167 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152563 " "Implemented 152563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669513298167 ""} { "Info" "ICUT_CUT_TM_RAMS" "504 " "Implemented 504 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669513298167 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669513298167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669513298167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1252 " "Peak virtual memory: 1252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669513298377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 22:41:38 2022 " "Processing ended: Sat Nov 26 22:41:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669513298377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:15 " "Elapsed time: 00:06:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669513298377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:28 " "Total CPU time (on all processors): 00:06:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669513298377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669513298377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669513299643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669513299643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 22:41:39 2022 " "Processing started: Sat Nov 26 22:41:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669513299643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669513299643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoRotacao -c ProjetoRotacao " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoRotacao -c ProjetoRotacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669513299643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669513299682 ""}
{ "Info" "0" "" "Project  = ProjetoRotacao" {  } {  } 0 0 "Project  = ProjetoRotacao" 0 0 "Fitter" 0 0 1669513299682 ""}
{ "Info" "0" "" "Revision = ProjetoRotacao" {  } {  } 0 0 "Revision = ProjetoRotacao" 0 0 "Fitter" 0 0 1669513299682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669513301022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669513301022 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoRotacao EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProjetoRotacao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669513301529 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669513301617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669513301617 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669513303706 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669513303733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669513305120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669513305120 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669513305341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669513305341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669513305341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669513305341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669513305341 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669513305341 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669513305395 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669513337748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoRotacao.sdc " "Synopsys Design Constraints File file not found: 'ProjetoRotacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669513354363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669513354364 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669513356795 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669513356795 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669513356823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_i~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669513376271 ""}  } { { "neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/test_setups/neorv32_test_setup_bootloader.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 203243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669513376270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "neorv32_top:neorv32_top_inst\|rstn_int  " "Automatically promoted node neorv32_top:neorv32_top_inst\|rstn_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669513376271 ""}  } { { "neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" "" { Text "/home/matheus/projeto/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd" 259 -1 0 } } { "temporary_test_loc" "" { Generic "/home/matheus/projeto/" { { 0 { 0 ""} 0 2979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669513376271 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669513388367 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669513388527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669513388540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669513388766 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669513389106 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669513389423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669513413456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669513413622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669513413622 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:02:24 " "Fitter preparation operations ending: elapsed time is 00:02:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669513447108 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669513447368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669513460589 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 40 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 136 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 104 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 72 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a31 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 1032 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 232 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 200 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a8 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 296 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 264 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a10 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 360 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a9 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 328 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a12 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 424 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a11 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 392 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a14 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 488 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a13 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 456 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a16 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 552 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a15 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 520 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a18 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 616 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a17 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 584 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a20 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 680 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a19 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 648 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a22 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 744 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a21 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 712 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a24 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 808 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a23 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 776 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a26 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 872 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a25 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 840 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a28 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 936 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a27 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 904 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a30 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 1000 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a29 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_icu1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_icu1.tdf" 968 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file_rtl_0\|altsyncram_icu1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2688 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2718 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2898 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2838 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2808 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2778 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2748 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2868 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2448 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2478 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2658 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2598 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2568 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2538 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2508 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2628 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2928 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2958 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3078 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3048 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3018 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2988 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2208 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2238 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2418 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2358 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2328 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2298 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2268 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2388 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1968 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1998 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2178 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2118 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2088 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2058 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2028 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2148 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 528 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 558 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 738 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 678 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 648 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 618 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 588 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 708 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 48 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 78 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 768 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 798 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 978 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 918 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 888 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 858 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 828 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 948 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 498 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 438 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 408 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 468 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1248 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1278 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1458 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1398 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1368 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1338 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1308 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1428 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1008 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1038 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1218 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1158 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1128 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1098 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1068 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1188 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1728 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1758 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1938 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1878 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1848 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1818 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1788 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1908 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1488 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1518 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1698 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1638 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1608 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1578 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1548 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1668 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2718 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2688 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2898 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2838 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2808 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2778 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2748 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2868 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2478 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2448 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2658 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2598 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2568 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2538 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2508 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2628 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2958 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2928 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3078 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3048 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3018 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2988 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2238 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2208 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2418 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2358 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2328 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2298 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2268 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2388 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1998 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1968 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2178 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2118 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2088 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2058 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2028 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2148 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 498 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 438 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 408 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 468 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 78 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 48 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 798 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 768 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 978 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 918 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 888 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 858 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 828 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 948 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 558 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 528 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 738 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 678 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 648 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 618 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 588 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 708 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1278 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1248 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1458 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1398 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1368 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1338 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1308 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1428 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1038 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1008 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1218 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1158 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1128 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1098 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1068 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1188 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1758 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1728 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1938 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1878 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1848 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1818 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1788 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1908 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1518 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1488 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1698 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1638 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1608 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1578 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1548 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1668 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 70 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 40 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 250 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 190 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 160 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 130 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 100 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 220 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b2_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2868 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2898 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2838 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2688 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2748 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2778 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2718 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2808 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2628 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2658 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2598 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2448 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2508 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2538 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2478 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2568 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3078 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2928 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2988 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3018 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2958 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3048 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2388 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2418 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2358 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2208 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2268 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2298 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2238 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2328 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2148 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2178 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2118 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1968 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2028 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2058 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1998 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2088 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 468 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 498 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 438 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 408 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 48 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 78 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 948 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 978 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 918 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 768 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 828 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 858 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 798 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 888 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 708 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 738 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 678 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 528 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 588 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 618 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 558 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 648 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1428 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1458 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1398 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1248 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1308 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1338 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1278 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1368 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1188 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1218 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1158 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1008 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1068 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1098 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1038 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1128 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1908 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1938 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1878 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1728 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1788 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1818 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1758 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1848 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1668 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1698 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1638 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1488 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1548 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1578 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1518 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1608 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 220 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 250 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 190 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 40 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 100 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 130 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 70 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 160 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b1_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2868 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2898 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2838 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2688 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2748 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2778 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2718 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2808 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2628 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2658 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2598 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2448 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2508 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2538 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2478 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2568 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3078 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2928 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2988 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3018 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2958 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 3048 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2388 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2418 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2358 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2208 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2268 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2298 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2238 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2328 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2148 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2178 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2118 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1968 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2028 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2058 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1998 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 2088 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 468 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 498 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 438 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 288 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 348 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 378 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 318 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 408 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 228 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 258 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 198 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 48 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 108 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 138 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 78 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 168 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 948 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 978 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 918 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 768 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 828 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 858 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 798 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 888 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 708 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 738 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 678 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 528 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 588 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 618 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 558 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 648 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1428 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1458 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1398 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1248 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1308 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1338 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1278 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1368 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1188 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1218 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1158 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1008 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1068 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1098 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1038 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1128 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1908 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1938 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1878 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1728 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1788 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1818 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1758 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1848 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1668 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1698 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1638 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1488 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1548 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1578 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1518 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_46e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_46e1.tdf" 1608 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_46e1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 220 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 250 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 190 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 40 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 100 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 130 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 70 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4 " "Node \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60e1.tdf" "" { Text "/home/matheus/projeto/db/altsyncram_60e1.tdf" 160 2 0 } } { "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/matheus/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b3_rtl_0\|altsyncram_60e1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669513463964 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1669513463964 ""}  } { { "/home/matheus/intelFPGA_lite/20.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/matheus/projeto/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1669513463964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669513463994 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.84 " "Total time spent on timing analysis during the Fitter is 1.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669513463994 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1669513517985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/matheus/projeto/output_files/ProjetoRotacao.fit.smsg " "Generated suppressed messages file /home/matheus/projeto/output_files/ProjetoRotacao.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669513524296 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1584 " "Peak virtual memory: 1584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669513525534 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 22:45:25 2022 " "Processing ended: Sat Nov 26 22:45:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669513525534 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669513525534 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669513525534 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669513525534 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 51 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 51 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669513526061 ""}
