{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 19:58:47 2018 " "Info: Processing started: Sat Nov 10 19:58:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus -c aes_quartus " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus -c aes_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } } { "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 263.71 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 263.71 MHz between source register \"add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.792 ns " "Info: fmax restricted to clock pin edge rate 3.792 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.483 ns + Longest register register " "Info: + Longest register to register delay is 0.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.135 ns) 0.135 ns add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LC6_6_A1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.135 ns) = 0.135 ns; Loc. = LC6_6_A1; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.072 ns) 0.483 ns add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LC3_6_A1 1 " "Info: 2: + IC(0.276 ns) + CELL(0.072 ns) = 0.483 ns; Loc. = LC3_6_A1; Fanout = 1; REG Node = 'add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.207 ns ( 42.86 % ) " "Info: Total cell delay = 0.207 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.276 ns ( 57.14 % ) " "Info: Total interconnect delay = 0.276 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "0.483 ns" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] {} add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.276ns } { 0.135ns 0.072ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clock 1 CLK PIN_N4 516 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 516; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.000 ns) 2.333 ns add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LC3_6_A1 1 " "Info: 2: + IC(1.043 ns) + CELL(0.000 ns) = 2.333 ns; Loc. = LC3_6_A1; Fanout = 1; REG Node = 'add_round_key:inst3\|lpm_dff5:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { clock add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 55.29 % ) " "Info: Total cell delay = 1.290 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.043 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.333 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clock 1 CLK PIN_N4 516 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 516; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.000 ns) 2.333 ns add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LC6_6_A1 1 " "Info: 2: + IC(1.043 ns) + CELL(0.000 ns) = 2.333 ns; Loc. = LC6_6_A1; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { clock add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 55.29 % ) " "Info: Total cell delay = 1.290 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.043 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.280 ns + " "Info: + Micro clock to output delay of source is 0.280 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.159 ns + " "Info: + Micro setup delay of destination is 0.159 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "0.483 ns" { add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] {} add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.276ns } { 0.135ns 0.072ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst7|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { add_round_key:inst3|lpm_dff5:inst5|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns } { 0.135ns } "" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\] data2_input\[7\] clock 3.995 ns register " "Info: tsu for register \"add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"data2_input\[7\]\", clock pin = \"clock\") is 3.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.161 ns + Longest pin register " "Info: + Longest pin to register delay is 6.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.640 ns) 1.640 ns data2_input\[7\] 1 PIN PIN_K19 1 " "Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_K19; Fanout = 1; PIN Node = 'data2_input\[7\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2_input[7] } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -624 -1064 -896 -608 "data2_input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.449 ns) + CELL(0.072 ns) 6.161 ns add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC5_1_I1 1 " "Info: 2: + IC(4.449 ns) + CELL(0.072 ns) = 6.161 ns; Loc. = LC5_1_I1; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { data2_input[7] add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 27.79 % ) " "Info: Total cell delay = 1.712 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.449 ns ( 72.21 % ) " "Info: Total interconnect delay = 4.449 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { data2_input[7] add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { data2_input[7] {} data2_input[7]~out0 {} add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.449ns } { 0.000ns 1.640ns 0.072ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.159 ns + " "Info: + Micro setup delay of destination is 0.159 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.325 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clock 1 CLK PIN_N4 516 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 516; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.000 ns) 2.325 ns add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC5_1_I1 1 " "Info: 2: + IC(1.035 ns) + CELL(0.000 ns) = 2.325 ns; Loc. = LC5_1_I1; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst70\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { clock add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 55.48 % ) " "Info: Total cell delay = 1.290 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.035 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.035 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clock add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.035ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "6.161 ns" { data2_input[7] add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "6.161 ns" { data2_input[7] {} data2_input[7]~out0 {} add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 4.449ns } { 0.000ns 1.640ns 0.072ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clock add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst70|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.035ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data11_output\[2\] add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\] 7.773 ns register " "Info: tco from clock \"clock\" to destination pin \"data11_output\[2\]\" through register \"add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 7.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.332 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clock 1 CLK PIN_N4 516 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 516; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.000 ns) 2.332 ns add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LC5_14_B2 1 " "Info: 2: + IC(1.042 ns) + CELL(0.000 ns) = 2.332 ns; Loc. = LC5_14_B2; Fanout = 1; REG Node = 'add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { clock add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 55.32 % ) " "Info: Total cell delay = 1.290 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.042 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~out0 {} add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.280 ns + " "Info: + Micro clock to output delay of source is 0.280 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.161 ns + Longest register pin " "Info: + Longest register to pin delay is 5.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.135 ns) 0.135 ns add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LC5_14_B2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.135 ns) = 0.135 ns; Loc. = LC5_14_B2; Fanout = 1; REG Node = 'add_round_key:inst3\|lpm_dff5:inst44\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.616 ns) + CELL(2.410 ns) 5.161 ns data11_output\[2\] 2 PIN PIN_B3 0 " "Info: 2: + IC(2.616 ns) + CELL(2.410 ns) = 5.161 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 'data11_output\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "5.026 ns" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] data11_output[2] } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -544 -240 -64 -528 "data11_output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.545 ns ( 49.31 % ) " "Info: Total cell delay = 2.545 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.616 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.616 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] data11_output[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] {} data11_output[2] {} } { 0.000ns 2.616ns } { 0.135ns 2.410ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~out0 {} add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.042ns } { 0.000ns 1.290ns 0.000ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] data11_output[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { add_round_key:inst3|lpm_dff5:inst44|lpm_ff:lpm_ff_component|dffs[2] {} data11_output[2] {} } { 0.000ns 2.616ns } { 0.135ns 2.410ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\] data8_input\[2\] clock -1.739 ns register " "Info: th for register \"add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"data8_input\[2\]\", clock pin = \"clock\") is -1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.333 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clock 1 CLK PIN_N4 516 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 516; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -768 -1064 -896 -752 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.000 ns) 2.333 ns add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LC3_1_A2 1 " "Info: 2: + IC(1.043 ns) + CELL(0.000 ns) = 2.333 ns; Loc. = LC3_1_A2; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { clock add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 55.29 % ) " "Info: Total cell delay = 1.290 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.043 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.640 ns) 1.640 ns data8_input\[2\] 1 PIN PIN_B15 1 " "Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_B15; Fanout = 1; PIN Node = 'data8_input\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { data8_input[2] } "NODE_NAME" } } { "aes_quartus.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus.bdf" { { -528 -1064 -896 -512 "data8_input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.072 ns) 4.368 ns add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LC3_1_A2 1 " "Info: 2: + IC(2.656 ns) + CELL(0.072 ns) = 4.368 ns; Loc. = LC3_1_A2; Fanout = 1; REG Node = 'add_round_key:inst\|lpm_dff5:inst76\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { data8_input[2] add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 39.19 % ) " "Info: Total cell delay = 1.712 ns ( 39.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.656 ns ( 60.81 % ) " "Info: Total interconnect delay = 2.656 ns ( 60.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { data8_input[2] add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { data8_input[2] {} data8_input[2]~out0 {} add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.656ns } { 0.000ns 1.640ns 0.072ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clock add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { clock {} clock~out0 {} add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.043ns } { 0.000ns 1.290ns 0.000ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.368 ns" { data8_input[2] add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.368 ns" { data8_input[2] {} data8_input[2]~out0 {} add_round_key:inst|lpm_dff5:inst76|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.656ns } { 0.000ns 1.640ns 0.072ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 19:58:48 2018 " "Info: Processing ended: Sat Nov 10 19:58:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
