<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>ca_interp/DUT/Summer_DUC/Subsystem</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<LATENCY block='lastTStep'>0</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Tue Jan  7 17:04:25 2025
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>in_6_vin_intp_in_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_cin_intp_in_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_0_real_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_0_imag_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_1_real_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_1_imag_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_2_real_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_2_imag_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_3_real_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_3_imag_din_intp_in_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_vin_intp_out_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_5_cin_intp_out_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_0_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_0_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_1_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_1_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_2_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_2_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_3_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_3_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_4_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_4_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_5_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_5_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_6_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_6_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_7_real_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_7_imag_din_intp_out_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_vout_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_3_cout_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_4_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_4_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_5_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_5_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_6_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_6_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_7_real_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_7_imag_dout_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>BitExtract1</FUNAME>
 <FUTYPE>BITSELECT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Constant1</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux1</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>1</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux2</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>8</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Channel_In1_HB_Bypass_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>Channel_In_HB_Bypass_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>Channel_out_HC_Bypass_vunroll_cunroll_x</FUNAME>
 <FUTYPE>PORTOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>1</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_0_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_0_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_1_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_1_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_2_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_2_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_3_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_3_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_4_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_4_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_5_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_5_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_6_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_6_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_7_imag_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Mux_7_real_x</FUNAME>
 <FUTYPE>MUX</FUTYPE>
 <LUT4>16</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Subsystem_RegField_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<TOTAL>
 <LUT4>265</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
