// Seed: 2988244179
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    assert (1);
    $display;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1'h0] = 1 + 1;
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5
    , id_13,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    output wor id_9,
    input tri id_10,
    output wire id_11
);
  wire id_14;
  nor primCall (id_9, id_14, id_7, id_1, id_3);
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
