{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523896989160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523896989162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 11:43:08 2018 " "Processing started: Mon Apr 16 11:43:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523896989162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896989162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR_PRAC2 -c MIPS_PROCESSOR_PRAC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR_PRAC2 -c MIPS_PROCESSOR_PRAC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523896989162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523896990351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523896990351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file DecoderRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "DecoderRegisterFile.v" "" { Text "/home/c/Documents/GIT/Prac2/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "MUXRegisterFile.v" "" { Text "/home/c/Documents/GIT/Prac2/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "/home/c/Documents/GIT/Prac2/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Register.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.v" "" { Text "/home/c/Documents/GIT/Prac2/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "Adder32bits.v" "" { Text "/home/c/Documents/GIT/Prac2/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_Processor_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS_Processor_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "MIPS_Processor_TB.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "Multiplexer2to1.v" "" { Text "/home/c/Documents/GIT/Prac2/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/c/Documents/GIT/Prac2/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "/home/c/Documents/GIT/Prac2/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "/home/c/Documents/GIT/Prac2/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ANDGate.v 1 1 " "Found 1 design units, including 1 entities, in source file ANDGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "/home/c/Documents/GIT/Prac2/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control.v 1 1 " "Found 1 design units, including 1 entities, in source file Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "/home/c/Documents/GIT/Prac2/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/home/c/Documents/GIT/Prac2/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/c/Documents/GIT/Prac2/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523897010847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897010847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523897010975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "MIPS_Processor.v" "ControlUnit" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897010981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:ROMProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:ROMProgramMemory\"" {  } { { "MIPS_Processor.v" "ROMProgramMemory" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897010984 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 255 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (18) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ProgramMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1523897010990 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523897011031 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523897011031 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ProgramMemory.v" "" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1523897011031 "|MIPS_Processor|ProgramMemory:ROMProgramMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForRTypeAndIType " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForRTypeAndIType\"" {  } { { "MIPS_Processor.v" "MUX_ForRTypeAndIType" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_ForReadDataAndInmediate " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_ForReadDataAndInmediate\"" {  } { { "MIPS_Processor.v" "MUX_ForReadDataAndInmediate" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "MIPS_Processor.v" "Register_File" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "RegisterFile.v" "Decoder" { Text "/home/c/Documents/GIT/Prac2/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "RegisterFile.v" "Register_Zero" { Text "/home/c/Documents/GIT/Prac2/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "RegisterFile.v" "MUXRegister1" { Text "/home/c/Documents/GIT/Prac2/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtendForConstants " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtendForConstants\"" {  } { { "MIPS_Processor.v" "SignExtendForConstants" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "MIPS_Processor.v" "ArithmeticLogicUnit" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_Puls_4 " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_Puls_4\"" {  } { { "MIPS_Processor.v" "PC_Puls_4" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:RAM " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:RAM\"" {  } { { "MIPS_Processor.v" "RAM" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897011390 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[31\] " "Net \"PC_wire\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[31\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[30\] " "Net \"PC_wire\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[30\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[29\] " "Net \"PC_wire\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[29\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[28\] " "Net \"PC_wire\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[28\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[27\] " "Net \"PC_wire\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[27\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[26\] " "Net \"PC_wire\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[26\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[25\] " "Net \"PC_wire\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[25\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[24\] " "Net \"PC_wire\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[24\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[23\] " "Net \"PC_wire\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[23\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[22\] " "Net \"PC_wire\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[22\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[21\] " "Net \"PC_wire\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[21\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[20\] " "Net \"PC_wire\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[20\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[19\] " "Net \"PC_wire\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[19\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[18\] " "Net \"PC_wire\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[18\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[17\] " "Net \"PC_wire\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[17\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[16\] " "Net \"PC_wire\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[16\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[15\] " "Net \"PC_wire\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[15\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[14\] " "Net \"PC_wire\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[14\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[13\] " "Net \"PC_wire\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[13\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[12\] " "Net \"PC_wire\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[12\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[11\] " "Net \"PC_wire\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[11\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[10\] " "Net \"PC_wire\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[10\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[9\] " "Net \"PC_wire\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[9\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[8\] " "Net \"PC_wire\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[8\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[7\] " "Net \"PC_wire\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[7\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[6\] " "Net \"PC_wire\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[6\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[5\] " "Net \"PC_wire\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[5\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[4\] " "Net \"PC_wire\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[4\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[3\] " "Net \"PC_wire\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[3\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[2\] " "Net \"PC_wire\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[2\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[1\] " "Net \"PC_wire\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[1\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[0\] " "Net \"PC_wire\[0\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[0\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011783 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1523897011783 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[31\] " "Net \"PC_wire\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[31\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[30\] " "Net \"PC_wire\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[30\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[29\] " "Net \"PC_wire\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[29\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[28\] " "Net \"PC_wire\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[28\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[27\] " "Net \"PC_wire\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[27\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[26\] " "Net \"PC_wire\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[26\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[25\] " "Net \"PC_wire\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[25\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[24\] " "Net \"PC_wire\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[24\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[23\] " "Net \"PC_wire\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[23\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[22\] " "Net \"PC_wire\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[22\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[21\] " "Net \"PC_wire\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[21\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[20\] " "Net \"PC_wire\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[20\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[19\] " "Net \"PC_wire\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[19\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[18\] " "Net \"PC_wire\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[18\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[17\] " "Net \"PC_wire\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[17\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[16\] " "Net \"PC_wire\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[16\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[15\] " "Net \"PC_wire\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[15\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[14\] " "Net \"PC_wire\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[14\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[13\] " "Net \"PC_wire\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[13\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[12\] " "Net \"PC_wire\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[12\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[11\] " "Net \"PC_wire\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[11\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[10\] " "Net \"PC_wire\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[10\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[9\] " "Net \"PC_wire\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[9\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[8\] " "Net \"PC_wire\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[8\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[7\] " "Net \"PC_wire\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[7\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[6\] " "Net \"PC_wire\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[6\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[5\] " "Net \"PC_wire\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[5\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[4\] " "Net \"PC_wire\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[4\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[3\] " "Net \"PC_wire\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[3\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[2\] " "Net \"PC_wire\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[2\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[1\] " "Net \"PC_wire\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[1\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_wire\[0\] " "Net \"PC_wire\[0\]\" is missing source, defaulting to GND" {  } { { "MIPS_Processor.v" "PC_wire\[0\]" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1523897011786 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1523897011786 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ProgramMemory:ROMProgramMemory\|rom " "RAM logic \"ProgramMemory:ROMProgramMemory\|rom\" is uninferred due to asynchronous read logic" {  } { { "ProgramMemory.v" "rom" { Text "/home/c/Documents/GIT/Prac2/ProgramMemory.v" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1523897013256 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0 " "RAM logic \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "DecoderRegisterFile.v" "Ram0" { Text "/home/c/Documents/GIT/Prac2/DecoderRegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1523897013256 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1523897013256 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/c/Documents/GIT/Prac2/db/MIPS_PROCESSOR_PRAC2.ram0_ProgramMemory_2093c3a2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/c/Documents/GIT/Prac2/db/MIPS_PROCESSOR_PRAC2.ram0_ProgramMemory_2093c3a2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1523897013273 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523897013621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[0\] GND " "Pin \"ALUResultOut\[0\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[1\] VCC " "Pin \"ALUResultOut\[1\]\" is stuck at VCC" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[2\] GND " "Pin \"ALUResultOut\[2\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[3\] GND " "Pin \"ALUResultOut\[3\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[4\] GND " "Pin \"ALUResultOut\[4\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[5\] GND " "Pin \"ALUResultOut\[5\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[6\] GND " "Pin \"ALUResultOut\[6\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[7\] GND " "Pin \"ALUResultOut\[7\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[8\] GND " "Pin \"ALUResultOut\[8\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[9\] GND " "Pin \"ALUResultOut\[9\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[10\] GND " "Pin \"ALUResultOut\[10\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[11\] GND " "Pin \"ALUResultOut\[11\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[12\] GND " "Pin \"ALUResultOut\[12\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[13\] GND " "Pin \"ALUResultOut\[13\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[14\] GND " "Pin \"ALUResultOut\[14\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[15\] GND " "Pin \"ALUResultOut\[15\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[16\] GND " "Pin \"ALUResultOut\[16\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[17\] GND " "Pin \"ALUResultOut\[17\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[18\] GND " "Pin \"ALUResultOut\[18\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[19\] GND " "Pin \"ALUResultOut\[19\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[20\] GND " "Pin \"ALUResultOut\[20\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[21\] GND " "Pin \"ALUResultOut\[21\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[22\] GND " "Pin \"ALUResultOut\[22\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[23\] GND " "Pin \"ALUResultOut\[23\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[24\] GND " "Pin \"ALUResultOut\[24\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[25\] GND " "Pin \"ALUResultOut\[25\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[26\] GND " "Pin \"ALUResultOut\[26\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[27\] GND " "Pin \"ALUResultOut\[27\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[28\] GND " "Pin \"ALUResultOut\[28\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[29\] GND " "Pin \"ALUResultOut\[29\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[30\] GND " "Pin \"ALUResultOut\[30\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUResultOut\[31\] GND " "Pin \"ALUResultOut\[31\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|ALUResultOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[0\] GND " "Pin \"PortOut\[0\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[1\] GND " "Pin \"PortOut\[1\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[2\] GND " "Pin \"PortOut\[2\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[3\] GND " "Pin \"PortOut\[3\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[4\] GND " "Pin \"PortOut\[4\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[5\] GND " "Pin \"PortOut\[5\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[6\] GND " "Pin \"PortOut\[6\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[7\] GND " "Pin \"PortOut\[7\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[8\] GND " "Pin \"PortOut\[8\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[9\] GND " "Pin \"PortOut\[9\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[10\] GND " "Pin \"PortOut\[10\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[11\] GND " "Pin \"PortOut\[11\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[12\] GND " "Pin \"PortOut\[12\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[13\] GND " "Pin \"PortOut\[13\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[14\] GND " "Pin \"PortOut\[14\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[15\] GND " "Pin \"PortOut\[15\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[16\] GND " "Pin \"PortOut\[16\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[17\] GND " "Pin \"PortOut\[17\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[18\] GND " "Pin \"PortOut\[18\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[19\] GND " "Pin \"PortOut\[19\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[20\] GND " "Pin \"PortOut\[20\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[21\] GND " "Pin \"PortOut\[21\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[22\] GND " "Pin \"PortOut\[22\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[23\] GND " "Pin \"PortOut\[23\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[24\] GND " "Pin \"PortOut\[24\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[25\] GND " "Pin \"PortOut\[25\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[26\] GND " "Pin \"PortOut\[26\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[27\] GND " "Pin \"PortOut\[27\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[28\] GND " "Pin \"PortOut\[28\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[29\] GND " "Pin \"PortOut\[29\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[30\] GND " "Pin \"PortOut\[30\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PortOut\[31\] GND " "Pin \"PortOut\[31\]\" is stuck at GND" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523897013686 "|MIPS_Processor|PortOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523897013686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "992 " "992 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523897013893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523897014361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523897014361 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[0\] " "No output dependent on input pin \"PortIn\[0\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[1\] " "No output dependent on input pin \"PortIn\[1\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[2\] " "No output dependent on input pin \"PortIn\[2\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[3\] " "No output dependent on input pin \"PortIn\[3\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[4\] " "No output dependent on input pin \"PortIn\[4\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[5\] " "No output dependent on input pin \"PortIn\[5\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[6\] " "No output dependent on input pin \"PortIn\[6\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PortIn\[7\] " "No output dependent on input pin \"PortIn\[7\]\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|PortIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/Prac2/MIPS_Processor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523897015140 "|MIPS_Processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523897015140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523897015157 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523897015157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523897015157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523897015218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 11:43:35 2018 " "Processing ended: Mon Apr 16 11:43:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523897015218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523897015218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523897015218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523897015218 ""}
