
<html><head><title>Support for Verilog-A Models</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="namratam" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693487215" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Spectre FX Simulator." />
<meta name="DocTitle" content="Spectre FX Circuit Simulator User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Support for Verilog-A Models" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="spectrefxuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693487215" />
<meta name="NextFile" content="analysis.html" />
<meta name="Order" content="1" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="circ_comp_re_Support_for_Verilog_Value_Change_Dump_Stimuli.html" />
<meta name="c_product" content="Spectre" />
<meta name="Product" content="Spectre" />
<meta name="ProductFamily" content="Spectre" />
<meta name="ProductVersion" content="23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre FX Circuit Simulator User Guide -- Support for Verilog-A Models" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="command reference" />
<meta name="prod_feature" content="Spectre FX" />
<meta name="prod_subfeature" content="Netlist" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="23.1" />
<meta name="SpaceKey" content="spectrefxuser231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="spectrefxuserTOC.html">Contents</a></li><li><a class="prev" href="circ_comp_re_Support_for_Verilog_Value_Change_Dump_Stimuli.html" title="Support for Verilog Value Change Dump Stimuli">Support for Verilog Value Chan ...</a></li><li style="float: right;"><a class="viewPrint" href="spectrefxuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="analysis.html" title="Analyses Supported in Spectre FX">Analyses Supported in Spectre  ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Spectre FX Circuit Simulator User Guide<br />Product Version 23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Support_for_Verilog-A_Models" title="Support for Verilog-A Models"></a><h2>
<a id="pgfId-1070263"></a><a id="52591"></a>Support for Verilo<a id="marker-1070782"></a>g-A Models</h2>

<p>
<a id="pgfId-1070457"></a>The Cadence&#174; Verilog&#174;-A language is the analog subset of the Verilog-AMS language. With Verilog-A, you can create and use modules that describe the high-level behavior of components and systems. The Verilog-A language is a high-level language that uses modules to describe the structure and behavior of analog systems and their components. With the analog statements of Verilog-A, you can describe a wide range of conservative systems and signal-flow systems, such as electrical, mechanical, fluid dynamic, and thermodynamic systems. To describe a system, you must specify both the structure of the system and the behavior of its components. </p>
<p>
<a id="pgfId-1070458"></a>The following is the syntax to invoke a Verilog-A model:</p>

<h3>
<a id="pgfId-1070504"></a>Spectre Syntax</h3>
<a id="pgfId-1070505"></a><a id="marker-1070796"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
ahdl_include &quot;[<code><em>filepath</em></code>]veriloga_file.va&quot;</pre>
<h3>
<a id="pgfId-1070502"></a>SPICE Syntax</h3>
<a id="pgfId-1070503"></a><a id="marker-1072974"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
.hdl [<code><em>filepath</em></code>]veriloga_file.va</pre>
<h4><em>
<a id="pgfId-1072027"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1070507"></a><h-hot><a actuate="user" class="URL" href="../veriaref/veriarefTOC.html#firstpage" show="replace" xml:link="simple">Cadence Verilog-A Language Reference</a></h-hot></p>
<p>
<a id="pgfId-1070453"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="circ_comp_re_Support_for_Verilog_Value_Change_Dump_Stimuli.html" id="prev" title="Support for Verilog Value Change Dump Stimuli">Support for Verilog Value Chan ...</a></em></b><b><em><a href="analysis.html" id="nex" title="Analyses Supported in Spectre FX">Analyses Supported in Spectre  ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>