

================================================================
== Synthesis Summary Report of 'ddrbenchmark2'
================================================================
+ General Information: 
    * Date:           Wed Dec 21 22:32:27 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        MemChar_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ ddrbenchmark2                   |     -|  0.00|     1017|  1.017e+04|         -|     1018|     -|        no|     -|   -|  1166 (1%)|  2094 (3%)|    -|
    | + ddrbenchmark2_Pipeline_access  |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|     -|   -|   80 (~0%)|   86 (~0%)|    -|
    |  o access                        |     -|  7.30|     1001|  1.001e+04|         3|        1|  1000|       yes|     -|   -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| input    | inout     | ap_uint<64>* |
| output   | inout     | ap_uint<64>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+--------+-----------+--------+-------+----------------------------+
| HW Interface | Loop   | Direction | Length | Width | Location                   |
+--------------+--------+-----------+--------+-------+----------------------------+
| m_axi_gmem   | access | read      | 1000   | 64    | hls/ddrbenchmark2.cpp:15:9 |
| m_axi_gmem   | access | write     | 1000   | 64    | hls/ddrbenchmark2.cpp:15:9 |
+--------------+--------+-----------+--------+-------+----------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+--------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| HW Interface | Variable | Loop   | Problem                                                                                               | Resolution | Location                   |
+--------------+----------+--------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| m_axi_gmem   | input    | access | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hls/ddrbenchmark2.cpp:15:9 |
| m_axi_gmem   | output   | access | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hls/ddrbenchmark2.cpp:15:9 |
+--------------+----------+--------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------+-----+--------+----------+-----+--------+---------+
| + ddrbenchmark2                  | 0   |        |          |     |        |         |
|  + ddrbenchmark2_Pipeline_access | 0   |        |          |     |        |         |
|    add_ln15_fu_103_p2            | -   |        | add_ln15 | add | fabric | 0       |
+----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------------------+-------------------------------------------+
| Type      | Options                                                          | Location                                  |
+-----------+------------------------------------------------------------------+-------------------------------------------+
| interface | m_axi port = input depth=arr_depth offset = slave bundle = gmem  | hls/ddrbenchmark2.cpp:6 in ddrbenchmark2  |
| interface | m_axi port = output depth=arr_depth offset = slave bundle = gmem | hls/ddrbenchmark2.cpp:7 in ddrbenchmark2  |
| interface | s_axilite port = input bundle=control                            | hls/ddrbenchmark2.cpp:8 in ddrbenchmark2  |
| interface | s_axilite port = output bundle=control                           | hls/ddrbenchmark2.cpp:9 in ddrbenchmark2  |
| interface | s_axilite port = return bundle=control                           | hls/ddrbenchmark2.cpp:10 in ddrbenchmark2 |
| pipeline  |                                                                  | hls/ddrbenchmark2.cpp:16 in ddrbenchmark2 |
+-----------+------------------------------------------------------------------+-------------------------------------------+


