<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPT3101SDK: OPT3101Registers Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPT3101SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="class_o_p_t3101_registers-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">OPT3101Registers Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Class that enumerates all registers in OPT3101.  
 <a href="class_o_p_t3101_registers.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_o_p_t3101_register_definition_8h_source.html">OPT3101RegisterDefinition.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a2a1e1326298b4b07e7c922ccc0ac0d85"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2a1e1326298b4b07e7c922ccc0ac0d85">OPT3101Registers</a> (void)</td></tr>
<tr class="memdesc:a2a1e1326298b4b07e7c922ccc0ac0d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor for class <a class="el" href="class_o_p_t3101_registers.html" title="Class that enumerates all registers in OPT3101. ">OPT3101Registers</a>.  <a href="#a2a1e1326298b4b07e7c922ccc0ac0d85">More...</a><br /></td></tr>
<tr class="separator:a2a1e1326298b4b07e7c922ccc0ac0d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:acd7195bc7b0e9f0ff1bef55b76209f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#acd7195bc7b0e9f0ff1bef55b76209f61">dig_gpo_sel0</a></td></tr>
<tr class="memdesc:acd7195bc7b0e9f0ff1bef55b76209f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel0;Register Addresses: 11[3:0];  <a href="#acd7195bc7b0e9f0ff1bef55b76209f61">More...</a><br /></td></tr>
<tr class="separator:acd7195bc7b0e9f0ff1bef55b76209f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3dd63d8a141bf2ebb3593b80ac99d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ada3dd63d8a141bf2ebb3593b80ac99d8">dig_gpo_sel1</a></td></tr>
<tr class="memdesc:ada3dd63d8a141bf2ebb3593b80ac99d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel1;Register Addresses: 11[7:4];  <a href="#ada3dd63d8a141bf2ebb3593b80ac99d8">More...</a><br /></td></tr>
<tr class="separator:ada3dd63d8a141bf2ebb3593b80ac99d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee93db1ca418596c4fe0225a329e4316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aee93db1ca418596c4fe0225a329e4316">dig_gpo_sel2</a></td></tr>
<tr class="memdesc:aee93db1ca418596c4fe0225a329e4316"><td class="mdescLeft">&#160;</td><td class="mdescRight">dig_gpo_sel2;Register Addresses: 11[13:10];  <a href="#aee93db1ca418596c4fe0225a329e4316">More...</a><br /></td></tr>
<tr class="separator:aee93db1ca418596c4fe0225a329e4316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc564dfa966d9f0f4f68ef98e378305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5bc564dfa966d9f0f4f68ef98e378305">dis_ovl_gating</a></td></tr>
<tr class="memdesc:a5bc564dfa966d9f0f4f68ef98e378305"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovl_gating;Register Addresses: 17[15:15];  <a href="#a5bc564dfa966d9f0f4f68ef98e378305">More...</a><br /></td></tr>
<tr class="separator:a5bc564dfa966d9f0f4f68ef98e378305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab115ec048574d0095fbe084be88936c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab115ec048574d0095fbe084be88936c9">phase_out</a></td></tr>
<tr class="memdesc:ab115ec048574d0095fbe084be88936c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_out;Register Addresses: 8[15:0];  <a href="#ab115ec048574d0095fbe084be88936c9">More...</a><br /></td></tr>
<tr class="separator:ab115ec048574d0095fbe084be88936c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228ab6e912760cc969dd4782db40db5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a228ab6e912760cc969dd4782db40db5b">phase_overflow</a></td></tr>
<tr class="memdesc:a228ab6e912760cc969dd4782db40db5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_overflow;Register Addresses: 8[16:16];  <a href="#a228ab6e912760cc969dd4782db40db5b">More...</a><br /></td></tr>
<tr class="separator:a228ab6e912760cc969dd4782db40db5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92bd09c7b71504a6d704738f947423b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad92bd09c7b71504a6d704738f947423b">hdr_mode</a></td></tr>
<tr class="memdesc:ad92bd09c7b71504a6d704738f947423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_mode;Register Addresses: 8[17:17];  <a href="#ad92bd09c7b71504a6d704738f947423b">More...</a><br /></td></tr>
<tr class="separator:ad92bd09c7b71504a6d704738f947423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8dff0a66f3d0812d59ee8ac70213f65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af8dff0a66f3d0812d59ee8ac70213f65">tx_channel</a></td></tr>
<tr class="memdesc:af8dff0a66f3d0812d59ee8ac70213f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">tx_channel;Register Addresses: 8[19:18];  <a href="#af8dff0a66f3d0812d59ee8ac70213f65">More...</a><br /></td></tr>
<tr class="separator:af8dff0a66f3d0812d59ee8ac70213f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab427247d50013b769b056112f8d06068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab427247d50013b769b056112f8d06068">frame_status</a></td></tr>
<tr class="memdesc:ab427247d50013b769b056112f8d06068"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_status;Register Addresses: 8[20:20];  <a href="#ab427247d50013b769b056112f8d06068">More...</a><br /></td></tr>
<tr class="separator:ab427247d50013b769b056112f8d06068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264e99791a65b5de4ffab4cdf628ba68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a264e99791a65b5de4ffab4cdf628ba68">mod_freq</a></td></tr>
<tr class="memdesc:a264e99791a65b5de4ffab4cdf628ba68"><td class="mdescLeft">&#160;</td><td class="mdescRight">mod_freq;Register Addresses: 8[21:21];  <a href="#a264e99791a65b5de4ffab4cdf628ba68">More...</a><br /></td></tr>
<tr class="separator:a264e99791a65b5de4ffab4cdf628ba68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb6ec41e5d3e44a76e490d42198409b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2eb6ec41e5d3e44a76e490d42198409b">frame_count0</a></td></tr>
<tr class="memdesc:a2eb6ec41e5d3e44a76e490d42198409b"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count0;Register Addresses: 8[23:23];  <a href="#a2eb6ec41e5d3e44a76e490d42198409b">More...</a><br /></td></tr>
<tr class="separator:a2eb6ec41e5d3e44a76e490d42198409b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501629ec4152d76e3c5fadc997a22e2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a501629ec4152d76e3c5fadc997a22e2d">amp_out</a></td></tr>
<tr class="memdesc:a501629ec4152d76e3c5fadc997a22e2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">amp_out;Register Addresses: 9[15:0];  <a href="#a501629ec4152d76e3c5fadc997a22e2d">More...</a><br /></td></tr>
<tr class="separator:a501629ec4152d76e3c5fadc997a22e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec28c94802ec5e96c376c43501e68fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aec28c94802ec5e96c376c43501e68fed">frame_count1</a></td></tr>
<tr class="memdesc:aec28c94802ec5e96c376c43501e68fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count1;Register Addresses: 9[17:16];  <a href="#aec28c94802ec5e96c376c43501e68fed">More...</a><br /></td></tr>
<tr class="separator:aec28c94802ec5e96c376c43501e68fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805601dd7d269f4ff71d0d706468c19e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a805601dd7d269f4ff71d0d706468c19e">sig_ovl_flag</a></td></tr>
<tr class="memdesc:a805601dd7d269f4ff71d0d706468c19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">sig_ovl_flag;Register Addresses: 9[18:18];  <a href="#a805601dd7d269f4ff71d0d706468c19e">More...</a><br /></td></tr>
<tr class="separator:a805601dd7d269f4ff71d0d706468c19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08680c4a650e6ea92f28617ebd151757"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a08680c4a650e6ea92f28617ebd151757">dealias_bin</a></td></tr>
<tr class="memdesc:a08680c4a650e6ea92f28617ebd151757"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_bin;Register Addresses: 9[23:20];  <a href="#a08680c4a650e6ea92f28617ebd151757">More...</a><br /></td></tr>
<tr class="separator:a08680c4a650e6ea92f28617ebd151757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230eade1396a6b082c54c675d1ad9ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a230eade1396a6b082c54c675d1ad9ed3">frame_count2</a></td></tr>
<tr class="memdesc:a230eade1396a6b082c54c675d1ad9ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_count2;Register Addresses: 10[1:0];  <a href="#a230eade1396a6b082c54c675d1ad9ed3">More...</a><br /></td></tr>
<tr class="separator:a230eade1396a6b082c54c675d1ad9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096c1c1a754ad15df12a9a3fda98fb00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a096c1c1a754ad15df12a9a3fda98fb00">amb_data</a></td></tr>
<tr class="memdesc:a096c1c1a754ad15df12a9a3fda98fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_data;Register Addresses: 10[11:2];  <a href="#a096c1c1a754ad15df12a9a3fda98fb00">More...</a><br /></td></tr>
<tr class="separator:a096c1c1a754ad15df12a9a3fda98fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864b8c40d5fa5d8dcf7e5fd49bfa889a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a864b8c40d5fa5d8dcf7e5fd49bfa889a">tmain</a></td></tr>
<tr class="memdesc:a864b8c40d5fa5d8dcf7e5fd49bfa889a"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain;Register Addresses: 10[23:12];  <a href="#a864b8c40d5fa5d8dcf7e5fd49bfa889a">More...</a><br /></td></tr>
<tr class="separator:a864b8c40d5fa5d8dcf7e5fd49bfa889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b68f2c8301673bf2329bf3d1c2068d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7b68f2c8301673bf2329bf3d1c2068d7">amplitude_min_thr</a></td></tr>
<tr class="memdesc:a7b68f2c8301673bf2329bf3d1c2068d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">amplitude_min_thr;Register Addresses: 16[23:16], 17[23:16];  <a href="#a7b68f2c8301673bf2329bf3d1c2068d7">More...</a><br /></td></tr>
<tr class="separator:a7b68f2c8301673bf2329bf3d1c2068d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19befaa619d0fb2f67f549afcc1a2182"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a19befaa619d0fb2f67f549afcc1a2182">amb_ovl_flag</a></td></tr>
<tr class="memdesc:a19befaa619d0fb2f67f549afcc1a2182"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_ovl_flag;Register Addresses: 8[22:22];  <a href="#a19befaa619d0fb2f67f549afcc1a2182">More...</a><br /></td></tr>
<tr class="separator:a19befaa619d0fb2f67f549afcc1a2182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7897fc2401a047a6d200d99db4ac75d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7897fc2401a047a6d200d99db4ac75d1">phase_overflow_f2</a></td></tr>
<tr class="memdesc:a7897fc2401a047a6d200d99db4ac75d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_overflow_f2;Register Addresses: 9[19:19];  <a href="#a7897fc2401a047a6d200d99db4ac75d1">More...</a><br /></td></tr>
<tr class="separator:a7897fc2401a047a6d200d99db4ac75d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c53aaed040db50cd7897e52c82bfcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa5c53aaed040db50cd7897e52c82bfcb">ref_count_limit</a></td></tr>
<tr class="memdesc:aa5c53aaed040db50cd7897e52c82bfcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ref_count_limit;Register Addresses: 15[14:0];this sets the limit of ref-clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.768 Khz.  <a href="#aa5c53aaed040db50cd7897e52c82bfcb">More...</a><br /></td></tr>
<tr class="separator:aa5c53aaed040db50cd7897e52c82bfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3a3e1e1963a607ab8a1cffec6bcec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3c3a3e1e1963a607ab8a1cffec6bcec6">start_freq_calib</a></td></tr>
<tr class="memdesc:a3c3a3e1e1963a607ab8a1cffec6bcec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">start_freq_calib;Register Addresses: 15[16:16];starts the freq_calib  <a href="#a3c3a3e1e1963a607ab8a1cffec6bcec6">More...</a><br /></td></tr>
<tr class="separator:a3c3a3e1e1963a607ab8a1cffec6bcec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70492bca941ebe87c775a0d0d9bd93a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae70492bca941ebe87c775a0d0d9bd93a">sys_clk_divider</a></td></tr>
<tr class="memdesc:ae70492bca941ebe87c775a0d0d9bd93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">sys_clk_divider;Register Addresses: 15[20:17];The divider can be set according to the ratio b/w ref_clk and tg_clk. The default is 2 which means default ref_clk is assumed at 10 Mhz. ie 40Mhz/4  <a href="#ae70492bca941ebe87c775a0d0d9bd93a">More...</a><br /></td></tr>
<tr class="separator:ae70492bca941ebe87c775a0d0d9bd93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c46fadc99502c2ad89f32cd563c78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a13c46fadc99502c2ad89f32cd563c78a">freq_count_read_reg</a></td></tr>
<tr class="memdesc:a13c46fadc99502c2ad89f32cd563c78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">freq_count_read_reg;Register Addresses: 16[14:0];read register which holds the value of freq_loop.  <a href="#a13c46fadc99502c2ad89f32cd563c78a">More...</a><br /></td></tr>
<tr class="separator:a13c46fadc99502c2ad89f32cd563c78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf519ef46a522fcd6d135ff241379dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#acbf519ef46a522fcd6d135ff241379dd">freq_count_reg</a></td></tr>
<tr class="memdesc:acbf519ef46a522fcd6d135ff241379dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">freq_count_reg;Register Addresses: 17[14:0];The register which is used for frequency correction when enable_auto_freq_count = '0'  <a href="#acbf519ef46a522fcd6d135ff241379dd">More...</a><br /></td></tr>
<tr class="separator:acbf519ef46a522fcd6d135ff241379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384de0ec9e78c1d29c095aa60820eb20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a384de0ec9e78c1d29c095aa60820eb20">en_auto_freq_count</a></td></tr>
<tr class="memdesc:a384de0ec9e78c1d29c095aa60820eb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_auto_freq_count;Register Addresses: 15[21:21];When this is '1' internally computed values is used. Else register value is used.  <a href="#a384de0ec9e78c1d29c095aa60820eb20">More...</a><br /></td></tr>
<tr class="separator:a384de0ec9e78c1d29c095aa60820eb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb7d7d4ec062fa328510693777b181e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2bb7d7d4ec062fa328510693777b181e">en_floop</a></td></tr>
<tr class="memdesc:a2bb7d7d4ec062fa328510693777b181e"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_floop;Register Addresses: 15[22:22];Enables the freq_loop block. If this is '0', the clock to the freq_loop is gated.  <a href="#a2bb7d7d4ec062fa328510693777b181e">More...</a><br /></td></tr>
<tr class="separator:a2bb7d7d4ec062fa328510693777b181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ff884a4bc5553ef01ae669b352edc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad4ff884a4bc5553ef01ae669b352edc4">en_freq_corr</a></td></tr>
<tr class="memdesc:ad4ff884a4bc5553ef01ae669b352edc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_freq_corr;Register Addresses: 15[23:23];This bit applies frequency correction on the phase data either from register or auto_freq.  <a href="#ad4ff884a4bc5553ef01ae669b352edc4">More...</a><br /></td></tr>
<tr class="separator:ad4ff884a4bc5553ef01ae669b352edc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352c55771c7a501d8e1d1be0db259f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a352c55771c7a501d8e1d1be0db259f9a">en_cont_fcalib</a></td></tr>
<tr class="memdesc:a352c55771c7a501d8e1d1be0db259f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_cont_fcalib;Register Addresses: 16[15:15];  <a href="#a352c55771c7a501d8e1d1be0db259f9a">More...</a><br /></td></tr>
<tr class="separator:a352c55771c7a501d8e1d1be0db259f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79994294c8a143e3feda38b5fff07055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a79994294c8a143e3feda38b5fff07055">monoshot_bit</a></td></tr>
<tr class="memdesc:a79994294c8a143e3feda38b5fff07055"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_bit;Register Addresses: 0[23:23];In monoshot mode the register to trigger a measurement.  <a href="#a79994294c8a143e3feda38b5fff07055">More...</a><br /></td></tr>
<tr class="separator:a79994294c8a143e3feda38b5fff07055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937fc19a767b3538e707dc40c4f55776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a937fc19a767b3538e707dc40c4f55776">monoshot_mode</a></td></tr>
<tr class="memdesc:a937fc19a767b3538e707dc40c4f55776"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_mode;Register Addresses: 39[1:0];LSB: Enters monoshot mode.;;MSB: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot_mode.  <a href="#a937fc19a767b3538e707dc40c4f55776">More...</a><br /></td></tr>
<tr class="separator:a937fc19a767b3538e707dc40c4f55776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436cad843fc20b467f761f98cdd0d580"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a436cad843fc20b467f761f98cdd0d580">powerup_delay</a></td></tr>
<tr class="memdesc:a436cad843fc20b467f761f98cdd0d580"><td class="mdescLeft">&#160;</td><td class="mdescRight">powerup_delay;Register Addresses: 38[23:10];The synchronous counter delay after the ripple counter expires before ungating the clock. About 256*25ns*2^6 ~ 400 us.  <a href="#a436cad843fc20b467f761f98cdd0d580">More...</a><br /></td></tr>
<tr class="separator:a436cad843fc20b467f761f98cdd0d580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee5ee7f63e585124a2f359f0de5f87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5ee5ee7f63e585124a2f359f0de5f87c">monoshot_numframe</a></td></tr>
<tr class="memdesc:a5ee5ee7f63e585124a2f359f0de5f87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_numframe;Register Addresses: 39[7:2];The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle.  <a href="#a5ee5ee7f63e585124a2f359f0de5f87c">More...</a><br /></td></tr>
<tr class="separator:a5ee5ee7f63e585124a2f359f0de5f87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6804e480f827776a0f1ab3372b4b395"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad6804e480f827776a0f1ab3372b4b395">monoshot_fz_clkcnt</a></td></tr>
<tr class="memdesc:ad6804e480f827776a0f1ab3372b4b395"><td class="mdescLeft">&#160;</td><td class="mdescRight">monoshot_fz_clkcnt;Register Addresses: 39[23:8];The pix_cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary.  <a href="#ad6804e480f827776a0f1ab3372b4b395">More...</a><br /></td></tr>
<tr class="separator:ad6804e480f827776a0f1ab3372b4b395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bab68f6846563e68b329fc79e8d2c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a25bab68f6846563e68b329fc79e8d2c9">en_tx_switch</a></td></tr>
<tr class="memdesc:a25bab68f6846563e68b329fc79e8d2c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx_switch;Register Addresses: 42[0:0];Enable switching of led drivers.  <a href="#a25bab68f6846563e68b329fc79e8d2c9">More...</a><br /></td></tr>
<tr class="separator:a25bab68f6846563e68b329fc79e8d2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304ebf6942564f0ee87e91b724d28725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a304ebf6942564f0ee87e91b724d28725">sel_tx_ch</a></td></tr>
<tr class="memdesc:a304ebf6942564f0ee87e91b724d28725"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_tx_ch;Register Addresses: 42[2:1];choses the fix_reg value when switching is disabled.  <a href="#a304ebf6942564f0ee87e91b724d28725">More...</a><br /></td></tr>
<tr class="separator:a304ebf6942564f0ee87e91b724d28725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05cd36cb72da7a71b636a14ac28fa8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae05cd36cb72da7a71b636a14ac28fa8a">tx_seq_reg</a></td></tr>
<tr class="memdesc:ae05cd36cb72da7a71b636a14ac28fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">tx_seq_reg;Register Addresses: 42[14:3];Stores the sequence of led switching in this register.;2-1-0-2-1-0. The sequence will come as 0-1-2-0-1-2  <a href="#ae05cd36cb72da7a71b636a14ac28fa8a">More...</a><br /></td></tr>
<tr class="separator:ae05cd36cb72da7a71b636a14ac28fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59efa795cb10c88ad0c35e64f5da5b8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a59efa795cb10c88ad0c35e64f5da5b8c">en_adaptive_hdr</a></td></tr>
<tr class="memdesc:a59efa795cb10c88ad0c35e64f5da5b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_adaptive_hdr;Register Addresses: 42[15:15];enable the adaptive hdr. The num_avg_frame in this case should be programmed one more than the normal case.  <a href="#a59efa795cb10c88ad0c35e64f5da5b8c">More...</a><br /></td></tr>
<tr class="separator:a59efa795cb10c88ad0c35e64f5da5b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ea733d3ecddf5d3fd92a550aebc602"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a85ea733d3ecddf5d3fd92a550aebc602">sel_hdr_mode</a></td></tr>
<tr class="memdesc:a85ea733d3ecddf5d3fd92a550aebc602"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_hdr_mode;Register Addresses: 42[16:16];choses which current to use when enable_adaptive_hdr = '0'  <a href="#a85ea733d3ecddf5d3fd92a550aebc602">More...</a><br /></td></tr>
<tr class="separator:a85ea733d3ecddf5d3fd92a550aebc602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6df660e813787d9d2ae99df5133166"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#acd6df660e813787d9d2ae99df5133166">hdr_thr_low</a></td></tr>
<tr class="memdesc:acd6df660e813787d9d2ae99df5133166"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_thr_low;Register Addresses: 44[15:0];The low threshold of the hysterisis loop. Equivalent to ~64 confidence.  <a href="#acd6df660e813787d9d2ae99df5133166">More...</a><br /></td></tr>
<tr class="separator:acd6df660e813787d9d2ae99df5133166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16a2263e007cef95441aac08fd8e4dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab16a2263e007cef95441aac08fd8e4dd">hdr_thr_high</a></td></tr>
<tr class="memdesc:ab16a2263e007cef95441aac08fd8e4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">hdr_thr_high;Register Addresses: 43[15:0];the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level.  <a href="#ab16a2263e007cef95441aac08fd8e4dd">More...</a><br /></td></tr>
<tr class="separator:ab16a2263e007cef95441aac08fd8e4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859c777ea6199f9d622ff017e34020cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a859c777ea6199f9d622ff017e34020cc">illum_scale_l_tx0</a></td></tr>
<tr class="memdesc:a859c777ea6199f9d622ff017e34020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx0;Register Addresses: 43[18:16];  <a href="#a859c777ea6199f9d622ff017e34020cc">More...</a><br /></td></tr>
<tr class="separator:a859c777ea6199f9d622ff017e34020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101ff3855c63d5e6ded77bd6a9614ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a101ff3855c63d5e6ded77bd6a9614ecb">illum_dac_l_tx0</a></td></tr>
<tr class="memdesc:a101ff3855c63d5e6ded77bd6a9614ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx0;Register Addresses: 41[4:0];  <a href="#a101ff3855c63d5e6ded77bd6a9614ecb">More...</a><br /></td></tr>
<tr class="separator:a101ff3855c63d5e6ded77bd6a9614ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa23b509719062c47c69c06cc535e23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8fa23b509719062c47c69c06cc535e23">illum_scale_h_tx0</a></td></tr>
<tr class="memdesc:a8fa23b509719062c47c69c06cc535e23"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx0;Register Addresses: 43[21:19];  <a href="#a8fa23b509719062c47c69c06cc535e23">More...</a><br /></td></tr>
<tr class="separator:a8fa23b509719062c47c69c06cc535e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b273a77372cdd60faf67f440fc88643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3b273a77372cdd60faf67f440fc88643">illum_dac_h_tx0</a></td></tr>
<tr class="memdesc:a3b273a77372cdd60faf67f440fc88643"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx0;Register Addresses: 41[9:5];  <a href="#a3b273a77372cdd60faf67f440fc88643">More...</a><br /></td></tr>
<tr class="separator:a3b273a77372cdd60faf67f440fc88643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1011fcbea255739483a1bf093df3fe41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a1011fcbea255739483a1bf093df3fe41">illum_scale_l_tx1</a></td></tr>
<tr class="memdesc:a1011fcbea255739483a1bf093df3fe41"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx1;Register Addresses: 44[18:16];  <a href="#a1011fcbea255739483a1bf093df3fe41">More...</a><br /></td></tr>
<tr class="separator:a1011fcbea255739483a1bf093df3fe41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0684c4eab13b03fec4a40285abea3498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0684c4eab13b03fec4a40285abea3498">illum_dac_l_tx1</a></td></tr>
<tr class="memdesc:a0684c4eab13b03fec4a40285abea3498"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx1;Register Addresses: 41[14:10];  <a href="#a0684c4eab13b03fec4a40285abea3498">More...</a><br /></td></tr>
<tr class="separator:a0684c4eab13b03fec4a40285abea3498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6729feab39dd93d966d11fa11f8f02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afa6729feab39dd93d966d11fa11f8f02">illum_scale_h_tx1</a></td></tr>
<tr class="memdesc:afa6729feab39dd93d966d11fa11f8f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx1;Register Addresses: 44[21:19];  <a href="#afa6729feab39dd93d966d11fa11f8f02">More...</a><br /></td></tr>
<tr class="separator:afa6729feab39dd93d966d11fa11f8f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1ac7edc4f8160f3de285bbc9ad30c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9c1ac7edc4f8160f3de285bbc9ad30c5">illum_dac_h_tx1</a></td></tr>
<tr class="memdesc:a9c1ac7edc4f8160f3de285bbc9ad30c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx1;Register Addresses: 41[19:15];  <a href="#a9c1ac7edc4f8160f3de285bbc9ad30c5">More...</a><br /></td></tr>
<tr class="separator:a9c1ac7edc4f8160f3de285bbc9ad30c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b66171113470d64c4ff661b983db7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a99b66171113470d64c4ff661b983db7e">illum_scale_l_tx2</a></td></tr>
<tr class="memdesc:a99b66171113470d64c4ff661b983db7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_l_tx2;Register Addresses: 185[20:18];  <a href="#a99b66171113470d64c4ff661b983db7e">More...</a><br /></td></tr>
<tr class="separator:a99b66171113470d64c4ff661b983db7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e9d4af3aca8c4c7e8691502522b965"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a17e9d4af3aca8c4c7e8691502522b965">illum_dac_l_tx2</a></td></tr>
<tr class="memdesc:a17e9d4af3aca8c4c7e8691502522b965"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_l_tx2;Register Addresses: 41[23:20], 42[23:23];  <a href="#a17e9d4af3aca8c4c7e8691502522b965">More...</a><br /></td></tr>
<tr class="separator:a17e9d4af3aca8c4c7e8691502522b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d219650c4b30544bb0324c821e136d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4d219650c4b30544bb0324c821e136d5">illum_scale_h_tx2</a></td></tr>
<tr class="memdesc:a4d219650c4b30544bb0324c821e136d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_scale_h_tx2;Register Addresses: 185[23:21];  <a href="#a4d219650c4b30544bb0324c821e136d5">More...</a><br /></td></tr>
<tr class="separator:a4d219650c4b30544bb0324c821e136d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ddfb068412cdaa58147490bc037155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a72ddfb068412cdaa58147490bc037155">illum_dac_h_tx2</a></td></tr>
<tr class="memdesc:a72ddfb068412cdaa58147490bc037155"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_dac_h_tx2;Register Addresses: 42[22:18];  <a href="#a72ddfb068412cdaa58147490bc037155">More...</a><br /></td></tr>
<tr class="separator:a72ddfb068412cdaa58147490bc037155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4def427ec474e4e0dacecdc15642d888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4def427ec474e4e0dacecdc15642d888">amb_adc_in_tx0</a></td></tr>
<tr class="memdesc:a4def427ec474e4e0dacecdc15642d888"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx0;Register Addresses: 185[13:12];  <a href="#a4def427ec474e4e0dacecdc15642d888">More...</a><br /></td></tr>
<tr class="separator:a4def427ec474e4e0dacecdc15642d888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0cd98341be161b1f631944818072316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa0cd98341be161b1f631944818072316">amb_adc_in_tx1</a></td></tr>
<tr class="memdesc:aa0cd98341be161b1f631944818072316"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx1;Register Addresses: 185[15:14];  <a href="#aa0cd98341be161b1f631944818072316">More...</a><br /></td></tr>
<tr class="separator:aa0cd98341be161b1f631944818072316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad884a0663807d2299774a46487cb40ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad884a0663807d2299774a46487cb40ee">amb_adc_in_tx2</a></td></tr>
<tr class="memdesc:ad884a0663807d2299774a46487cb40ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_adc_in_tx2;Register Addresses: 185[17:16];  <a href="#ad884a0663807d2299774a46487cb40ee">More...</a><br /></td></tr>
<tr class="separator:ad884a0663807d2299774a46487cb40ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d7e20955cbd473bd6eba64f532f1c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a07d7e20955cbd473bd6eba64f532f1c5">give_dealias_data</a></td></tr>
<tr class="memdesc:a07d7e20955cbd473bd6eba64f532f1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">give_dealias_data;Register Addresses: 184[20:20];  <a href="#a07d7e20955cbd473bd6eba64f532f1c5">More...</a><br /></td></tr>
<tr class="separator:a07d7e20955cbd473bd6eba64f532f1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232da339cdb131b831fdff595d85270c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a232da339cdb131b831fdff595d85270c">en_dealias_meas</a></td></tr>
<tr class="memdesc:a232da339cdb131b831fdff595d85270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dealias_meas;Register Addresses: 64[0:0];enables dealias calculation.;Normally with enable_dealiased_measurement set and enable_multi_freq_phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.;  <a href="#a232da339cdb131b831fdff595d85270c">More...</a><br /></td></tr>
<tr class="separator:a232da339cdb131b831fdff595d85270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161695952966e854642175f92bbd3ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a161695952966e854642175f92bbd3ae6">ncr_config</a></td></tr>
<tr class="memdesc:a161695952966e854642175f92bbd3ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ncr_config;Register Addresses: 64[21:21];option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default.  <a href="#a161695952966e854642175f92bbd3ae6">More...</a><br /></td></tr>
<tr class="separator:a161695952966e854642175f92bbd3ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a875ef5db97ed494d2b9ff8d135d3b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2a875ef5db97ed494d2b9ff8d135d3b4">alpha0_dealias_scale</a></td></tr>
<tr class="memdesc:a2a875ef5db97ed494d2b9ff8d135d3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">alpha0_dealias_scale;Register Addresses: 64[14:9];indicates the vector multiplication in intrinsic-xtalk component for the dealias frequency. Default is '1'.  <a href="#a2a875ef5db97ed494d2b9ff8d135d3b4">More...</a><br /></td></tr>
<tr class="separator:a2a875ef5db97ed494d2b9ff8d135d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc40199c2876c1455b1994c9ce1050a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#adc40199c2876c1455b1994c9ce1050a0">beta0_dealias_scale</a></td></tr>
<tr class="memdesc:adc40199c2876c1455b1994c9ce1050a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">beta0_dealias_scale;Register Addresses: 64[20:15];  <a href="#adc40199c2876c1455b1994c9ce1050a0">More...</a><br /></td></tr>
<tr class="separator:adc40199c2876c1455b1994c9ce1050a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0490d84a9d525806f226e26261d708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6e0490d84a9d525806f226e26261d708">alpha1_dealias_scale</a></td></tr>
<tr class="memdesc:a6e0490d84a9d525806f226e26261d708"><td class="mdescLeft">&#160;</td><td class="mdescRight">alpha1_dealias_scale;Register Addresses: 65[5:0];indicates the vector multiplication in optical-xtalk component for the dealias frequency. Default is '1'.  <a href="#a6e0490d84a9d525806f226e26261d708">More...</a><br /></td></tr>
<tr class="separator:a6e0490d84a9d525806f226e26261d708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e9ac7d5df7991ef1b7f3a7c2b08b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad1e9ac7d5df7991ef1b7f3a7c2b08b7b">beta1_dealias_scale</a></td></tr>
<tr class="memdesc:ad1e9ac7d5df7991ef1b7f3a7c2b08b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">beta1_dealias_scale;Register Addresses: 65[11:6];  <a href="#ad1e9ac7d5df7991ef1b7f3a7c2b08b7b">More...</a><br /></td></tr>
<tr class="separator:ad1e9ac7d5df7991ef1b7f3a7c2b08b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadad890efb400dc11a81714a167f0fb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aadad890efb400dc11a81714a167f0fb9">en_multi_freq_phase</a></td></tr>
<tr class="memdesc:aadad890efb400dc11a81714a167f0fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_multi_freq_phase;Register Addresses: 64[22:22];With this bit set along with enable_dealiased_measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit.  <a href="#aadad890efb400dc11a81714a167f0fb9">More...</a><br /></td></tr>
<tr class="separator:aadad890efb400dc11a81714a167f0fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0db66a039e2db4366a425625bafd68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad0db66a039e2db4366a425625bafd68f">temp_avg_main</a></td></tr>
<tr class="memdesc:ad0db66a039e2db4366a425625bafd68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_avg_main;Register Addresses: 3[23:22];  <a href="#ad0db66a039e2db4366a425625bafd68f">More...</a><br /></td></tr>
<tr class="separator:ad0db66a039e2db4366a425625bafd68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab51119f9bf4af2ca08e61606899677"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9ab51119f9bf4af2ca08e61606899677">dis_ovl_for_hdr_meth1</a></td></tr>
<tr class="memdesc:a9ab51119f9bf4af2ca08e61606899677"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovl_for_hdr_meth1;Register Addresses: 184[21:21];  <a href="#a9ab51119f9bf4af2ca08e61606899677">More...</a><br /></td></tr>
<tr class="separator:a9ab51119f9bf4af2ca08e61606899677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90eba53ebb9b8a8e9d324106905e4486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a90eba53ebb9b8a8e9d324106905e4486">en_ovl_for_hdr_meth2</a></td></tr>
<tr class="memdesc:a90eba53ebb9b8a8e9d324106905e4486"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_ovl_for_hdr_meth2;Register Addresses: 184[22:22];  <a href="#a90eba53ebb9b8a8e9d324106905e4486">More...</a><br /></td></tr>
<tr class="separator:a90eba53ebb9b8a8e9d324106905e4486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aec1f1dcdba6a03e15b875514747c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6aec1f1dcdba6a03e15b875514747c00">en_tx1_on_tx0</a></td></tr>
<tr class="memdesc:a6aec1f1dcdba6a03e15b875514747c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx1_on_tx0;Register Addresses: 185[10:10];  <a href="#a6aec1f1dcdba6a03e15b875514747c00">More...</a><br /></td></tr>
<tr class="separator:a6aec1f1dcdba6a03e15b875514747c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dad95a9a9dcc0475e3fa0b341aa0c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae6dad95a9a9dcc0475e3fa0b341aa0c9">en_tx2_on_tx0</a></td></tr>
<tr class="memdesc:ae6dad95a9a9dcc0475e3fa0b341aa0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tx2_on_tx0;Register Addresses: 185[11:11];  <a href="#ae6dad95a9a9dcc0475e3fa0b341aa0c9">More...</a><br /></td></tr>
<tr class="separator:ae6dad95a9a9dcc0475e3fa0b341aa0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318a282572480ca224337d59f66ad5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a318a282572480ca224337d59f66ad5d5">clip_mode_fc</a></td></tr>
<tr class="memdesc:a318a282572480ca224337d59f66ad5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_fc;Register Addresses: 80[0:0];chooses either rounding off or clipping or wrap around when applying freq-correction. Default is kept as rounding.  <a href="#a318a282572480ca224337d59f66ad5d5">More...</a><br /></td></tr>
<tr class="separator:a318a282572480ca224337d59f66ad5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe822abe308283298bd3fbbc718bedc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8fe822abe308283298bd3fbbc718bedc">clip_mode_nl</a></td></tr>
<tr class="memdesc:a8fe822abe308283298bd3fbbc718bedc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_nl;Register Addresses: 80[1:1];chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding.  <a href="#a8fe822abe308283298bd3fbbc718bedc">More...</a><br /></td></tr>
<tr class="separator:a8fe822abe308283298bd3fbbc718bedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1fef08b55df1b2d7a8743e31c4dc74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aaa1fef08b55df1b2d7a8743e31c4dc74">clip_mode_temp</a></td></tr>
<tr class="memdesc:aaa1fef08b55df1b2d7a8743e31c4dc74"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_temp;Register Addresses: 80[2:2];chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding.  <a href="#aaa1fef08b55df1b2d7a8743e31c4dc74">More...</a><br /></td></tr>
<tr class="separator:aaa1fef08b55df1b2d7a8743e31c4dc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b970776cd18ff32126be0411e2a3acf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4b970776cd18ff32126be0411e2a3acf">clip_mode_offset</a></td></tr>
<tr class="memdesc:a4b970776cd18ff32126be0411e2a3acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">clip_mode_offset;Register Addresses: 80[3:3];chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding.  <a href="#a4b970776cd18ff32126be0411e2a3acf">More...</a><br /></td></tr>
<tr class="separator:a4b970776cd18ff32126be0411e2a3acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0204cc868b4e5930fb53478f73f83773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0204cc868b4e5930fb53478f73f83773">disable_syncing</a></td></tr>
<tr class="memdesc:a0204cc868b4e5930fb53478f73f83773"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable_syncing;Register Addresses: 80[21:21];Normally calc clock and afe_clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc_clk). The default is now changed to '1' because we don't use divided clock for calc-clk from PG3P0 by default. If syncing is used frequency loop will have issues.  <a href="#a0204cc868b4e5930fb53478f73f83773">More...</a><br /></td></tr>
<tr class="separator:a0204cc868b4e5930fb53478f73f83773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc76d3073b34202e3d2029f6777e63d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abc76d3073b34202e3d2029f6777e63d3">force_en_slave</a></td></tr>
<tr class="memdesc:abc76d3073b34202e3d2029f6777e63d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_en_slave;Register Addresses: 0[22:22];Enable i2c slave for any address forcefully. That is whether auto_load completed or not.  <a href="#abc76d3073b34202e3d2029f6777e63d3">More...</a><br /></td></tr>
<tr class="separator:abc76d3073b34202e3d2029f6777e63d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b339a3123e0f39c5598cc35d6f87162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6b339a3123e0f39c5598cc35d6f87162">force_en_bypass</a></td></tr>
<tr class="memdesc:a6b339a3123e0f39c5598cc35d6f87162"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_en_bypass;Register Addresses: 0[21:21];This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda.  <a href="#a6b339a3123e0f39c5598cc35d6f87162">More...</a><br /></td></tr>
<tr class="separator:a6b339a3123e0f39c5598cc35d6f87162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c481a59621a3bbcd5e54a33e83fdb28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0c481a59621a3bbcd5e54a33e83fdb28">override_clkgen_reg</a></td></tr>
<tr class="memdesc:a0c481a59621a3bbcd5e54a33e83fdb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">override_clkgen_reg;Register Addresses: 80[22:22];Setting this register '1' allows user to independenly control tm_clkgen(2:1) which controls dealias settings.  <a href="#a0c481a59621a3bbcd5e54a33e83fdb28">More...</a><br /></td></tr>
<tr class="separator:a0c481a59621a3bbcd5e54a33e83fdb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d737192cc86c4334c520e5dcc534947"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9d737192cc86c4334c520e5dcc534947">software_reset</a></td></tr>
<tr class="memdesc:a9d737192cc86c4334c520e5dcc534947"><td class="mdescLeft">&#160;</td><td class="mdescRight">software_reset;Register Addresses: 0[0:0];  <a href="#a9d737192cc86c4334c520e5dcc534947">More...</a><br /></td></tr>
<tr class="separator:a9d737192cc86c4334c520e5dcc534947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae211b892794c64ec81136e48f0536ea4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae211b892794c64ec81136e48f0536ea4">dis_tg_aconf</a></td></tr>
<tr class="memdesc:ae211b892794c64ec81136e48f0536ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_tg_aconf;Register Addresses: 128[23:23];Some of the tg registers are automatically configured such as pdn*_dyn_tg signal, capture_tg_channel etc. if these signals need to be configured by user this bit may be used as an override.  <a href="#ae211b892794c64ec81136e48f0536ea4">More...</a><br /></td></tr>
<tr class="separator:ae211b892794c64ec81136e48f0536ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e058ae7244daa3be323daa3282b8171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5e058ae7244daa3be323daa3282b8171">capture_clk_cnt</a></td></tr>
<tr class="memdesc:a5e058ae7244daa3be323daa3282b8171"><td class="mdescLeft">&#160;</td><td class="mdescRight">capture_clk_cnt;Register Addresses: 160[15:0];This is where early_fvd/svd starts. early_fvd only comes in the frame which is equal num_avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency.  <a href="#a5e058ae7244daa3be323daa3282b8171">More...</a><br /></td></tr>
<tr class="separator:a5e058ae7244daa3be323daa3282b8171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb9d7749b80772a5c786912eaf1db91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5cb9d7749b80772a5c786912eaf1db91">tg_en</a></td></tr>
<tr class="memdesc:a5cb9d7749b80772a5c786912eaf1db91"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_en;Register Addresses: 128[0:0];gates the tg_clk with this bit.  <a href="#a5cb9d7749b80772a5c786912eaf1db91">More...</a><br /></td></tr>
<tr class="separator:a5cb9d7749b80772a5c786912eaf1db91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50dd2b7c80d3da45925f0e510c22a99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad50dd2b7c80d3da45925f0e510c22a99">num_sub_frames</a></td></tr>
<tr class="memdesc:ad50dd2b7c80d3da45925f0e510c22a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">num_sub_frames;Register Addresses: 159[11:0];The numbef of subframes in a frame. This number should be greater than or equal to num_avg.  <a href="#ad50dd2b7c80d3da45925f0e510c22a99">More...</a><br /></td></tr>
<tr class="separator:ad50dd2b7c80d3da45925f0e510c22a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4421cd64388f2af7ffcf6fe52e74a06a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4421cd64388f2af7ffcf6fe52e74a06a">num_avg_sub_frames</a></td></tr>
<tr class="memdesc:a4421cd64388f2af7ffcf6fe52e74a06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">num_avg_sub_frames;Register Addresses: 159[23:12];The number of averages for the iq. Used in TG to generate early_fvd and some other TG signals.  <a href="#a4421cd64388f2af7ffcf6fe52e74a06a">More...</a><br /></td></tr>
<tr class="separator:a4421cd64388f2af7ffcf6fe52e74a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b67733b0c9dc171f8bc2893d1b99bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a25b67733b0c9dc171f8bc2893d1b99bb">sub_vd_clk_cnt</a></td></tr>
<tr class="memdesc:a25b67733b0c9dc171f8bc2893d1b99bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub_vd_clk_cnt;Register Addresses: 128[16:1];the number of pixels in a subframe. In PG3P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16.  <a href="#a25b67733b0c9dc171f8bc2893d1b99bb">More...</a><br /></td></tr>
<tr class="separator:a25b67733b0c9dc171f8bc2893d1b99bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af63a3f526f903e39856c598fece67c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2af63a3f526f903e39856c598fece67c">tg_illumen_start</a></td></tr>
<tr class="memdesc:a2af63a3f526f903e39856c598fece67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_start;Register Addresses: 143[15:0];spare2_tg. This is used for illum_en. Enabled throughout a subframe.  <a href="#a2af63a3f526f903e39856c598fece67c">More...</a><br /></td></tr>
<tr class="separator:a2af63a3f526f903e39856c598fece67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46954b0719efcf8149baf13d4b34d40c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a46954b0719efcf8149baf13d4b34d40c">tg_illumen_end</a></td></tr>
<tr class="memdesc:a46954b0719efcf8149baf13d4b34d40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_end;Register Addresses: 144[15:0];Ending after the 8192+ 250 samples apx.  <a href="#a46954b0719efcf8149baf13d4b34d40c">More...</a><br /></td></tr>
<tr class="separator:a46954b0719efcf8149baf13d4b34d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293592cb7a4cefc2b9db6e40b8d75bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a293592cb7a4cefc2b9db6e40b8d75bbc">tg_illumen_mask_start</a></td></tr>
<tr class="memdesc:a293592cb7a4cefc2b9db6e40b8d75bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_mask_start;Register Addresses: 156[11:0];spare2_mask. By default the mask is programmed till num_avg_iq only.  <a href="#a293592cb7a4cefc2b9db6e40b8d75bbc">More...</a><br /></td></tr>
<tr class="separator:a293592cb7a4cefc2b9db6e40b8d75bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f4677b0d1e0ba15da82b7d896d8349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a43f4677b0d1e0ba15da82b7d896d8349">tg_illumen_mask_end</a></td></tr>
<tr class="memdesc:a43f4677b0d1e0ba15da82b7d896d8349"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_illumen_mask_end;Register Addresses: 156[23:12];  <a href="#a43f4677b0d1e0ba15da82b7d896d8349">More...</a><br /></td></tr>
<tr class="separator:a43f4677b0d1e0ba15da82b7d896d8349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a31fa1615c491405813f985a52427f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a97a31fa1615c491405813f985a52427f">tg_afe_rst_start</a></td></tr>
<tr class="memdesc:a97a31fa1615c491405813f985a52427f"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_afe_rst_start;Register Addresses: 131[15:0];demod_reset. Mask is programmed such that it comes every subframe.  <a href="#a97a31fa1615c491405813f985a52427f">More...</a><br /></td></tr>
<tr class="separator:a97a31fa1615c491405813f985a52427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af170807207608e397f4e8a661cc68161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af170807207608e397f4e8a661cc68161">tg_afe_rst_end</a></td></tr>
<tr class="memdesc:af170807207608e397f4e8a661cc68161"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_afe_rst_end;Register Addresses: 132[15:0];  <a href="#af170807207608e397f4e8a661cc68161">More...</a><br /></td></tr>
<tr class="separator:af170807207608e397f4e8a661cc68161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e605c8b696f7ebbf39ca38269fa5fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa7e605c8b696f7ebbf39ca38269fa5fb">tg_seq_int_start</a></td></tr>
<tr class="memdesc:aa7e605c8b696f7ebbf39ca38269fa5fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_start;Register Addresses: 133[15:0];interrupt. Only happens in first subframe due to the mask programming  <a href="#aa7e605c8b696f7ebbf39ca38269fa5fb">More...</a><br /></td></tr>
<tr class="separator:aa7e605c8b696f7ebbf39ca38269fa5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90cbacab0668a970a5ff91f476a7496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab90cbacab0668a970a5ff91f476a7496">tg_seq_int_end</a></td></tr>
<tr class="memdesc:ab90cbacab0668a970a5ff91f476a7496"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_end;Register Addresses: 134[15:0];  <a href="#ab90cbacab0668a970a5ff91f476a7496">More...</a><br /></td></tr>
<tr class="separator:ab90cbacab0668a970a5ff91f476a7496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5d310de6a3870222106321e548b5a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aae5d310de6a3870222106321e548b5a0">tg_capture_start</a></td></tr>
<tr class="memdesc:aae5d310de6a3870222106321e548b5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_start;Register Addresses: 135[15:0];capture_tg_channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800  <a href="#aae5d310de6a3870222106321e548b5a0">More...</a><br /></td></tr>
<tr class="separator:aae5d310de6a3870222106321e548b5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4469099a9148f947df41aa86991b4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aed4469099a9148f947df41aa86991b4c">tg_capture_end</a></td></tr>
<tr class="memdesc:aed4469099a9148f947df41aa86991b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_end;Register Addresses: 136[15:0];  <a href="#aed4469099a9148f947df41aa86991b4c">More...</a><br /></td></tr>
<tr class="separator:aed4469099a9148f947df41aa86991b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e5c7ee607fba0138fab34182e47c83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad8e5c7ee607fba0138fab34182e47c83">tg_ovl_window_start</a></td></tr>
<tr class="memdesc:ad8e5c7ee607fba0138fab34182e47c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_start;Register Addresses: 137[15:0];ovl_sample. During this time period only ovl is sampled. This exists for only for subframes till the num_avg.  <a href="#ad8e5c7ee607fba0138fab34182e47c83">More...</a><br /></td></tr>
<tr class="separator:ad8e5c7ee607fba0138fab34182e47c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35d3589bd1db9149f621c33ea3624d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab35d3589bd1db9149f621c33ea3624d6">tg_ovl_window_end</a></td></tr>
<tr class="memdesc:ab35d3589bd1db9149f621c33ea3624d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_end;Register Addresses: 138[15:0];  <a href="#ab35d3589bd1db9149f621c33ea3624d6">More...</a><br /></td></tr>
<tr class="separator:ab35d3589bd1db9149f621c33ea3624d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff5cef71891b055902c660ff8eedc20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7ff5cef71891b055902c660ff8eedc20">tg_calc_start</a></td></tr>
<tr class="memdesc:a7ff5cef71891b055902c660ff8eedc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_start;Register Addresses: 145[15:0];pdn_dyn_tg. This signal exists roughly from early_fvd start till end of the computation. The mask is programmed such that this only comes in the num_avg sub-frame. Programmed such that it will work even if the frequency changes in both direction.  <a href="#a7ff5cef71891b055902c660ff8eedc20">More...</a><br /></td></tr>
<tr class="separator:a7ff5cef71891b055902c660ff8eedc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0b4360904c3375d958b5d80f14b591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3d0b4360904c3375d958b5d80f14b591">tg_calc_end</a></td></tr>
<tr class="memdesc:a3d0b4360904c3375d958b5d80f14b591"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_end;Register Addresses: 146[15:0];  <a href="#a3d0b4360904c3375d958b5d80f14b591">More...</a><br /></td></tr>
<tr class="separator:a3d0b4360904c3375d958b5d80f14b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc476f02740652cbbb2879dc7fc372b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#acc476f02740652cbbb2879dc7fc372b4">tg_dynpdn_start</a></td></tr>
<tr class="memdesc:acc476f02740652cbbb2879dc7fc372b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_start;Register Addresses: 147[15:0];pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq.  <a href="#acc476f02740652cbbb2879dc7fc372b4">More...</a><br /></td></tr>
<tr class="separator:acc476f02740652cbbb2879dc7fc372b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f9e7026b200d2bcc0578376f30b9e16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5f9e7026b200d2bcc0578376f30b9e16">tg_dynpdn_end</a></td></tr>
<tr class="memdesc:a5f9e7026b200d2bcc0578376f30b9e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_end;Register Addresses: 148[15:0];  <a href="#a5f9e7026b200d2bcc0578376f30b9e16">More...</a><br /></td></tr>
<tr class="separator:a5f9e7026b200d2bcc0578376f30b9e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbacbd8033f00547b6b465a49895a90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7dbacbd8033f00547b6b465a49895a90">tg_seq_int_mask_start</a></td></tr>
<tr class="memdesc:a7dbacbd8033f00547b6b465a49895a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_mask_start;Register Addresses: 151[11:0];interrupt. Comes only in first (num:0) subframe.  <a href="#a7dbacbd8033f00547b6b465a49895a90">More...</a><br /></td></tr>
<tr class="separator:a7dbacbd8033f00547b6b465a49895a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000807e764e22ef7ba00dd00a1c0198"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3000807e764e22ef7ba00dd00a1c0198">tg_seq_int_mask_end</a></td></tr>
<tr class="memdesc:a3000807e764e22ef7ba00dd00a1c0198"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_seq_int_mask_end;Register Addresses: 151[23:12];  <a href="#a3000807e764e22ef7ba00dd00a1c0198">More...</a><br /></td></tr>
<tr class="separator:a3000807e764e22ef7ba00dd00a1c0198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4005716736ab2100c67ad96fd1ddb943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4005716736ab2100c67ad96fd1ddb943">tg_capture_mask_start</a></td></tr>
<tr class="memdesc:a4005716736ab2100c67ad96fd1ddb943"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_mask_start;Register Addresses: 152[11:0];capture_tg_channel. By default comes only in the num_avg subchannel. This mask is configurable by user only if dis_tg_aconf = '1'.  <a href="#a4005716736ab2100c67ad96fd1ddb943">More...</a><br /></td></tr>
<tr class="separator:a4005716736ab2100c67ad96fd1ddb943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7451a76631c184d581daeaf8b3a6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7b7451a76631c184d581daeaf8b3a6d3">tg_capture_mask_end</a></td></tr>
<tr class="memdesc:a7b7451a76631c184d581daeaf8b3a6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_capture_mask_end;Register Addresses: 152[23:12];  <a href="#a7b7451a76631c184d581daeaf8b3a6d3">More...</a><br /></td></tr>
<tr class="separator:a7b7451a76631c184d581daeaf8b3a6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d16e5bb5ca0aa673b9efefac75addc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a13d16e5bb5ca0aa673b9efefac75addc">tg_ovl_window_mask_start</a></td></tr>
<tr class="memdesc:a13d16e5bb5ca0aa673b9efefac75addc"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_mask_start;Register Addresses: 153[11:0];ovl_sample. This exits till num_avg subframe.  <a href="#a13d16e5bb5ca0aa673b9efefac75addc">More...</a><br /></td></tr>
<tr class="separator:a13d16e5bb5ca0aa673b9efefac75addc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332feeb9d0d02a37ea3eaf3d28e463f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a332feeb9d0d02a37ea3eaf3d28e463f9">tg_ovl_window_mask_end</a></td></tr>
<tr class="memdesc:a332feeb9d0d02a37ea3eaf3d28e463f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_ovl_window_mask_end;Register Addresses: 153[23:12];  <a href="#a332feeb9d0d02a37ea3eaf3d28e463f9">More...</a><br /></td></tr>
<tr class="separator:a332feeb9d0d02a37ea3eaf3d28e463f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6673834c3183fb9538a6345569196d7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6673834c3183fb9538a6345569196d7e">tg_calc_mask_start</a></td></tr>
<tr class="memdesc:a6673834c3183fb9538a6345569196d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_mask_start;Register Addresses: 157[11:0];Mask for pdn_dyn_tg. Only enabled during num_avg subframe.  <a href="#a6673834c3183fb9538a6345569196d7e">More...</a><br /></td></tr>
<tr class="separator:a6673834c3183fb9538a6345569196d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9bcb1f45a6fda0447bce5bfa5074f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#adc9bcb1f45a6fda0447bce5bfa5074f0">tg_calc_mask_end</a></td></tr>
<tr class="memdesc:adc9bcb1f45a6fda0447bce5bfa5074f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_calc_mask_end;Register Addresses: 157[23:12];  <a href="#adc9bcb1f45a6fda0447bce5bfa5074f0">More...</a><br /></td></tr>
<tr class="separator:adc9bcb1f45a6fda0447bce5bfa5074f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6830ce377ff973553d01d458d7fcae11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6830ce377ff973553d01d458d7fcae11">tg_dynpdn_mask_start</a></td></tr>
<tr class="memdesc:a6830ce377ff973553d01d458d7fcae11"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_mask_start;Register Addresses: 158[11:0];Mask for pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. Enabled till num_avg subframe.  <a href="#a6830ce377ff973553d01d458d7fcae11">More...</a><br /></td></tr>
<tr class="separator:a6830ce377ff973553d01d458d7fcae11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb219a99926fa9a5beaaa2419b559274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abb219a99926fa9a5beaaa2419b559274">tg_dynpdn_mask_end</a></td></tr>
<tr class="memdesc:abb219a99926fa9a5beaaa2419b559274"><td class="mdescLeft">&#160;</td><td class="mdescRight">tg_dynpdn_mask_end;Register Addresses: 158[23:12];  <a href="#abb219a99926fa9a5beaaa2419b559274">More...</a><br /></td></tr>
<tr class="separator:abb219a99926fa9a5beaaa2419b559274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627b97139ec13e02334d4183cacb35f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a627b97139ec13e02334d4183cacb35f8">en_sequencer</a></td></tr>
<tr class="memdesc:a627b97139ec13e02334d4183cacb35f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_sequencer;Register Addresses: 20[16:16];clock gates the logic for sequencer normally. This bit is used to enable sequencer.  <a href="#a627b97139ec13e02334d4183cacb35f8">More...</a><br /></td></tr>
<tr class="separator:a627b97139ec13e02334d4183cacb35f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4898e42b8cad4381667be1ac1aef1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac4898e42b8cad4381667be1ac1aef1db">en_processor_values</a></td></tr>
<tr class="memdesc:ac4898e42b8cad4381667be1ac1aef1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_processor_values;Register Addresses: 20[17:17];Uses processor values instead of register values.  <a href="#ac4898e42b8cad4381667be1ac1aef1db">More...</a><br /></td></tr>
<tr class="separator:ac4898e42b8cad4381667be1ac1aef1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ff105833ca130e9aafdc69d33b14eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a32ff105833ca130e9aafdc69d33b14eb">status_in_reg</a></td></tr>
<tr class="memdesc:a32ff105833ca130e9aafdc69d33b14eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">status_in_reg;Register Addresses: 20[18:18];the register is used to control the program flow in CPU  <a href="#a32ff105833ca130e9aafdc69d33b14eb">More...</a><br /></td></tr>
<tr class="separator:a32ff105833ca130e9aafdc69d33b14eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fb1c397a31af95e2d2248d03bef80e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab7fb1c397a31af95e2d2248d03bef80e">mux_sel_compin</a></td></tr>
<tr class="memdesc:ab7fb1c397a31af95e2d2248d03bef80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">mux_sel_compin;Register Addresses: 19[2:0];choses the value used for comp_a register in cpu.;Following are the choices.;phase_out_fsm;dealiased_kb_fsm;dealiased_distance;confidence  <a href="#ab7fb1c397a31af95e2d2248d03bef80e">More...</a><br /></td></tr>
<tr class="separator:ab7fb1c397a31af95e2d2248d03bef80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8affd7a16707855537343ba9e8fec4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad8affd7a16707855537343ba9e8fec4a">compare_reg1</a></td></tr>
<tr class="memdesc:ad8affd7a16707855537343ba9e8fec4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">compare_reg1;Register Addresses: 19[18:3];  <a href="#ad8affd7a16707855537343ba9e8fec4a">More...</a><br /></td></tr>
<tr class="separator:ad8affd7a16707855537343ba9e8fec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03aff32b62d1dc781221e978696651bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a03aff32b62d1dc781221e978696651bb">compare_reg2</a></td></tr>
<tr class="memdesc:a03aff32b62d1dc781221e978696651bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">compare_reg2;Register Addresses: 20[15:0];  <a href="#a03aff32b62d1dc781221e978696651bb">More...</a><br /></td></tr>
<tr class="separator:a03aff32b62d1dc781221e978696651bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd0ffaec2b6589f500f059bb54c249e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afdd0ffaec2b6589f500f059bb54c249e">dis_interrupt</a></td></tr>
<tr class="memdesc:afdd0ffaec2b6589f500f059bb54c249e"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_interrupt;Register Addresses: 20[19:19];Disables the interrupt which triggers processor. Does not clock gate processor though.  <a href="#afdd0ffaec2b6589f500f059bb54c249e">More...</a><br /></td></tr>
<tr class="separator:afdd0ffaec2b6589f500f059bb54c249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996a3fec72692cb2d83981872a1e2bbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a996a3fec72692cb2d83981872a1e2bbf">command0</a></td></tr>
<tr class="memdesc:a996a3fec72692cb2d83981872a1e2bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">command0;Register Addresses: 21[11:0];NOP for 99 cycles  <a href="#a996a3fec72692cb2d83981872a1e2bbf">More...</a><br /></td></tr>
<tr class="separator:a996a3fec72692cb2d83981872a1e2bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0245e363165029a02c847f8a7301da0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0245e363165029a02c847f8a7301da0a">command1</a></td></tr>
<tr class="memdesc:a0245e363165029a02c847f8a7301da0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">command1;Register Addresses: 21[23:12];enable intrinsic-xtalk  <a href="#a0245e363165029a02c847f8a7301da0a">More...</a><br /></td></tr>
<tr class="separator:a0245e363165029a02c847f8a7301da0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53e9153cc8a4e8406e582ff3bf192af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa53e9153cc8a4e8406e582ff3bf192af">command2</a></td></tr>
<tr class="memdesc:aa53e9153cc8a4e8406e582ff3bf192af"><td class="mdescLeft">&#160;</td><td class="mdescRight">command2;Register Addresses: 22[11:0];disable intrinsic xtalk  <a href="#aa53e9153cc8a4e8406e582ff3bf192af">More...</a><br /></td></tr>
<tr class="separator:aa53e9153cc8a4e8406e582ff3bf192af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ac4302e9725d53ff34c580a975c49d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a44ac4302e9725d53ff34c580a975c49d">command3</a></td></tr>
<tr class="memdesc:a44ac4302e9725d53ff34c580a975c49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">command3;Register Addresses: 22[23:12];Direct go to the first line  <a href="#a44ac4302e9725d53ff34c580a975c49d">More...</a><br /></td></tr>
<tr class="separator:a44ac4302e9725d53ff34c580a975c49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4043e52e1a051353cdf8550a85853e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa4043e52e1a051353cdf8550a85853e0">command4</a></td></tr>
<tr class="memdesc:aa4043e52e1a051353cdf8550a85853e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">command4;Register Addresses: 23[11:0];  <a href="#aa4043e52e1a051353cdf8550a85853e0">More...</a><br /></td></tr>
<tr class="separator:aa4043e52e1a051353cdf8550a85853e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762c792d69a50391048fea3e6050d5cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a762c792d69a50391048fea3e6050d5cd">command5</a></td></tr>
<tr class="memdesc:a762c792d69a50391048fea3e6050d5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">command5;Register Addresses: 23[23:12];  <a href="#a762c792d69a50391048fea3e6050d5cd">More...</a><br /></td></tr>
<tr class="separator:a762c792d69a50391048fea3e6050d5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe00c6eb9a94d907bab6a1f067d2ea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aabe00c6eb9a94d907bab6a1f067d2ea7">command6</a></td></tr>
<tr class="memdesc:aabe00c6eb9a94d907bab6a1f067d2ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">command6;Register Addresses: 24[11:0];  <a href="#aabe00c6eb9a94d907bab6a1f067d2ea7">More...</a><br /></td></tr>
<tr class="separator:aabe00c6eb9a94d907bab6a1f067d2ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2868f59017de96becd9c727e821f71bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2868f59017de96becd9c727e821f71bd">command7</a></td></tr>
<tr class="memdesc:a2868f59017de96becd9c727e821f71bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">command7;Register Addresses: 24[23:12];  <a href="#a2868f59017de96becd9c727e821f71bd">More...</a><br /></td></tr>
<tr class="separator:a2868f59017de96becd9c727e821f71bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c1c2fc309ba7978d45ece0bb19899d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a89c1c2fc309ba7978d45ece0bb19899d">command8</a></td></tr>
<tr class="memdesc:a89c1c2fc309ba7978d45ece0bb19899d"><td class="mdescLeft">&#160;</td><td class="mdescRight">command8;Register Addresses: 25[11:0];  <a href="#a89c1c2fc309ba7978d45ece0bb19899d">More...</a><br /></td></tr>
<tr class="separator:a89c1c2fc309ba7978d45ece0bb19899d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd52ec3504753c2abaa0e28f4b688ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aebd52ec3504753c2abaa0e28f4b688ca">command9</a></td></tr>
<tr class="memdesc:aebd52ec3504753c2abaa0e28f4b688ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">command9;Register Addresses: 25[23:12];  <a href="#aebd52ec3504753c2abaa0e28f4b688ca">More...</a><br /></td></tr>
<tr class="separator:aebd52ec3504753c2abaa0e28f4b688ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331f6fdaebe58dcd6c2e3877eee80e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a331f6fdaebe58dcd6c2e3877eee80e13">command10</a></td></tr>
<tr class="memdesc:a331f6fdaebe58dcd6c2e3877eee80e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">command10;Register Addresses: 26[11:0];  <a href="#a331f6fdaebe58dcd6c2e3877eee80e13">More...</a><br /></td></tr>
<tr class="separator:a331f6fdaebe58dcd6c2e3877eee80e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79da1f886e7e9c510887ed3f75e719e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a79da1f886e7e9c510887ed3f75e719e6">command11</a></td></tr>
<tr class="memdesc:a79da1f886e7e9c510887ed3f75e719e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">command11;Register Addresses: 26[23:12];  <a href="#a79da1f886e7e9c510887ed3f75e719e6">More...</a><br /></td></tr>
<tr class="separator:a79da1f886e7e9c510887ed3f75e719e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe700368c3c4de51684f63652e02b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9fe700368c3c4de51684f63652e02b18">command12</a></td></tr>
<tr class="memdesc:a9fe700368c3c4de51684f63652e02b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">command12;Register Addresses: 27[11:0];  <a href="#a9fe700368c3c4de51684f63652e02b18">More...</a><br /></td></tr>
<tr class="separator:a9fe700368c3c4de51684f63652e02b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3ba31ab480cef6c4d6cafcb3ea67d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5b3ba31ab480cef6c4d6cafcb3ea67d6">command13</a></td></tr>
<tr class="memdesc:a5b3ba31ab480cef6c4d6cafcb3ea67d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">command13;Register Addresses: 27[23:12];  <a href="#a5b3ba31ab480cef6c4d6cafcb3ea67d6">More...</a><br /></td></tr>
<tr class="separator:a5b3ba31ab480cef6c4d6cafcb3ea67d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd02aba9d572fb7391756d3f07cd07c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abdd02aba9d572fb7391756d3f07cd07c">command14</a></td></tr>
<tr class="memdesc:abdd02aba9d572fb7391756d3f07cd07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">command14;Register Addresses: 28[11:0];  <a href="#abdd02aba9d572fb7391756d3f07cd07c">More...</a><br /></td></tr>
<tr class="separator:abdd02aba9d572fb7391756d3f07cd07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab271fc67300955f3e8fb05e7380e77ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab271fc67300955f3e8fb05e7380e77ee">command15</a></td></tr>
<tr class="memdesc:ab271fc67300955f3e8fb05e7380e77ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">command15;Register Addresses: 28[23:12];  <a href="#ab271fc67300955f3e8fb05e7380e77ee">More...</a><br /></td></tr>
<tr class="separator:ab271fc67300955f3e8fb05e7380e77ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5bcf7b6eb5131529f3f822883aa8ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0b5bcf7b6eb5131529f3f822883aa8ce">command16</a></td></tr>
<tr class="memdesc:a0b5bcf7b6eb5131529f3f822883aa8ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">command16;Register Addresses: 29[11:0];  <a href="#a0b5bcf7b6eb5131529f3f822883aa8ce">More...</a><br /></td></tr>
<tr class="separator:a0b5bcf7b6eb5131529f3f822883aa8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafeb04050df7b1f570f73325902351e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aafeb04050df7b1f570f73325902351e2">command17</a></td></tr>
<tr class="memdesc:aafeb04050df7b1f570f73325902351e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">command17;Register Addresses: 29[23:12];  <a href="#aafeb04050df7b1f570f73325902351e2">More...</a><br /></td></tr>
<tr class="separator:aafeb04050df7b1f570f73325902351e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb8792ca03503a401fb06a819148383"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2eb8792ca03503a401fb06a819148383">command18</a></td></tr>
<tr class="memdesc:a2eb8792ca03503a401fb06a819148383"><td class="mdescLeft">&#160;</td><td class="mdescRight">command18;Register Addresses: 30[11:0];  <a href="#a2eb8792ca03503a401fb06a819148383">More...</a><br /></td></tr>
<tr class="separator:a2eb8792ca03503a401fb06a819148383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d63b3a25a0aef3934d16c166235d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a53d63b3a25a0aef3934d16c166235d92">command19</a></td></tr>
<tr class="memdesc:a53d63b3a25a0aef3934d16c166235d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">command19;Register Addresses: 30[23:12];  <a href="#a53d63b3a25a0aef3934d16c166235d92">More...</a><br /></td></tr>
<tr class="separator:a53d63b3a25a0aef3934d16c166235d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bdd79b315c164e81ccd5f0545e76ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a49bdd79b315c164e81ccd5f0545e76ac">force_scale_val</a></td></tr>
<tr class="memdesc:a49bdd79b315c164e81ccd5f0545e76ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">force_scale_val;Register Addresses: 46[2:0];Uses this scale value if disable_auto_scale is programmed. This scale value is also used during any xtalk calibration even if disable_auto_scale is not applied. Default is '0', which means 24bit demod is taken as it is giving maximum accuracy.  <a href="#a49bdd79b315c164e81ccd5f0545e76ac">More...</a><br /></td></tr>
<tr class="separator:a49bdd79b315c164e81ccd5f0545e76ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d3309f33897fd7b3750e166f32a934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac4d3309f33897fd7b3750e166f32a934">dis_auto_scale</a></td></tr>
<tr class="memdesc:ac4d3309f33897fd7b3750e166f32a934"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_auto_scale;Register Addresses: 46[3:3];  <a href="#ac4d3309f33897fd7b3750e166f32a934">More...</a><br /></td></tr>
<tr class="separator:ac4d3309f33897fd7b3750e166f32a934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a7ffc9accc55fceffd43472580d9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a73a7ffc9accc55fceffd43472580d9d2">disable_conf_rescale</a></td></tr>
<tr class="memdesc:a73a7ffc9accc55fceffd43472580d9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable_conf_rescale;Register Addresses: 46[13:13];This a mostly a debug register.. When this is set auto_scaled confidence doesn't rescale back. Even when force_scale_val is there, it doesn't rescale. This bit may be set along with force_scale_val to see the effect of confidence scaling.  <a href="#a73a7ffc9accc55fceffd43472580d9d2">More...</a><br /></td></tr>
<tr class="separator:a73a7ffc9accc55fceffd43472580d9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6ac9de3bd76e59cecdf40d5d29d452"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3b6ac9de3bd76e59cecdf40d5d29d452">int_xtalk_calib</a></td></tr>
<tr class="memdesc:a3b6ac9de3bd76e59cecdf40d5d29d452"><td class="mdescLeft">&#160;</td><td class="mdescRight">int_xtalk_calib;Register Addresses: 46[4:4];Puts the device into intrinsic calibration mode.  <a href="#a3b6ac9de3bd76e59cecdf40d5d29d452">More...</a><br /></td></tr>
<tr class="separator:a3b6ac9de3bd76e59cecdf40d5d29d452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998237de51882bdbb1c5192045ed76de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a998237de51882bdbb1c5192045ed76de">xtalk_filt_time_const</a></td></tr>
<tr class="memdesc:a998237de51882bdbb1c5192045ed76de"><td class="mdescLeft">&#160;</td><td class="mdescRight">xtalk_filt_time_const;Register Addresses: 46[23:20];Time constant during crosstalk filtering. Higher the time constant slower the filtering is.  <a href="#a998237de51882bdbb1c5192045ed76de">More...</a><br /></td></tr>
<tr class="separator:a998237de51882bdbb1c5192045ed76de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0e2c72ef5fc4113d7226786b644a97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6b0e2c72ef5fc4113d7226786b644a97">use_xtalk_filt_int</a></td></tr>
<tr class="memdesc:a6b0e2c72ef5fc4113d7226786b644a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_filt_int;Register Addresses: 46[5:5];Whehter to use filter or direct sampling for intrinsic crosstalk.  <a href="#a6b0e2c72ef5fc4113d7226786b644a97">More...</a><br /></td></tr>
<tr class="separator:a6b0e2c72ef5fc4113d7226786b644a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb06f9ac11c7f0772bae4e99139bf36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5cb06f9ac11c7f0772bae4e99139bf36">use_xtalk_reg_int</a></td></tr>
<tr class="memdesc:a5cb06f9ac11c7f0772bae4e99139bf36"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_reg_int;Register Addresses: 46[6:6];Whether to use register or filter/sample for intrinsic.  <a href="#a5cb06f9ac11c7f0772bae4e99139bf36">More...</a><br /></td></tr>
<tr class="separator:a5cb06f9ac11c7f0772bae4e99139bf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e982a79b8a5b98ab4d5d3a81824fec3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8e982a79b8a5b98ab4d5d3a81824fec3">iq_read_data_sel</a></td></tr>
<tr class="memdesc:a8e982a79b8a5b98ab4d5d3a81824fec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">iq_read_data_sel;Register Addresses: 46[11:9];mux used to chose which of the xtalk register is being read out.;;010 &ndash; raw_i/q;000 &ndash; intrinsic_xtalk;001 &ndash; optical_xtalk  <a href="#a8e982a79b8a5b98ab4d5d3a81824fec3">More...</a><br /></td></tr>
<tr class="separator:a8e982a79b8a5b98ab4d5d3a81824fec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae89b8b948bf035bfe7551a4701499b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0ae89b8b948bf035bfe7551a4701499b">iphase_xtalk</a></td></tr>
<tr class="memdesc:a0ae89b8b948bf035bfe7551a4701499b"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk;Register Addresses: 59[23:0];  <a href="#a0ae89b8b948bf035bfe7551a4701499b">More...</a><br /></td></tr>
<tr class="separator:a0ae89b8b948bf035bfe7551a4701499b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4347824ee5afdbdbe01e5043faca95c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad4347824ee5afdbdbe01e5043faca95c">qphase_xtalk</a></td></tr>
<tr class="memdesc:ad4347824ee5afdbdbe01e5043faca95c"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk;Register Addresses: 60[23:0];  <a href="#ad4347824ee5afdbdbe01e5043faca95c">More...</a><br /></td></tr>
<tr class="separator:ad4347824ee5afdbdbe01e5043faca95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fc1fee092157175f950f264117c425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab1fc1fee092157175f950f264117c425">int_xtalk_reg_scale</a></td></tr>
<tr class="memdesc:ab1fc1fee092157175f950f264117c425"><td class="mdescLeft">&#160;</td><td class="mdescRight">int_xtalk_reg_scale;Register Addresses: 46[16:14];allows scaling of the meaning of ixtalk register. 0- 2^0, 2^1, 2^2, 2^3 etc.  <a href="#ab1fc1fee092157175f950f264117c425">More...</a><br /></td></tr>
<tr class="separator:ab1fc1fee092157175f950f264117c425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58fcca1b375342bd44b6b1088e3238d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab58fcca1b375342bd44b6b1088e3238d">iphase_xtalk_int_reg</a></td></tr>
<tr class="memdesc:ab58fcca1b375342bd44b6b1088e3238d"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_int_reg;Register Addresses: 61[15:0];inphase component for intrinsic xtalk  <a href="#ab58fcca1b375342bd44b6b1088e3238d">More...</a><br /></td></tr>
<tr class="separator:ab58fcca1b375342bd44b6b1088e3238d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a066f2b307e53308779b547c3b4ee1ce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a066f2b307e53308779b547c3b4ee1ce8">qphase_xtalk_int_reg</a></td></tr>
<tr class="memdesc:a066f2b307e53308779b547c3b4ee1ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_int_reg;Register Addresses: 62[15:0];quadrature component for intrinsic xtalk  <a href="#a066f2b307e53308779b547c3b4ee1ce8">More...</a><br /></td></tr>
<tr class="separator:a066f2b307e53308779b547c3b4ee1ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40bd471704dd07e491df7aa972e53484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a40bd471704dd07e491df7aa972e53484">illum_xtalk_calib</a></td></tr>
<tr class="memdesc:a40bd471704dd07e491df7aa972e53484"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_xtalk_calib;Register Addresses: 46[12:12];puts the device into optical calibration mode.  <a href="#a40bd471704dd07e491df7aa972e53484">More...</a><br /></td></tr>
<tr class="separator:a40bd471704dd07e491df7aa972e53484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b0b2d6abbb466f43e09e44351f7992"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af8b0b2d6abbb466f43e09e44351f7992">illum_xtalk_reg_scale</a></td></tr>
<tr class="memdesc:af8b0b2d6abbb466f43e09e44351f7992"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_xtalk_reg_scale;Register Addresses: 46[19:17];allows scaling of the meaning of oxtalk register. 0- 2^0, 2^2, 2^4, 2^8.  <a href="#af8b0b2d6abbb466f43e09e44351f7992">More...</a><br /></td></tr>
<tr class="separator:af8b0b2d6abbb466f43e09e44351f7992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e048b48ce2dbfcc65b22d20d3cb561"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab7e048b48ce2dbfcc65b22d20d3cb561">use_xtalk_filt_illum</a></td></tr>
<tr class="memdesc:ab7e048b48ce2dbfcc65b22d20d3cb561"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_filt_illum;Register Addresses: 46[7:7];  <a href="#ab7e048b48ce2dbfcc65b22d20d3cb561">More...</a><br /></td></tr>
<tr class="separator:ab7e048b48ce2dbfcc65b22d20d3cb561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd95ca60881d151fa12abad6d1a18ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5fd95ca60881d151fa12abad6d1a18ad">use_xtalk_reg_illum</a></td></tr>
<tr class="memdesc:a5fd95ca60881d151fa12abad6d1a18ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_xtalk_reg_illum;Register Addresses: 46[8:8];For optical default is to use the register values.  <a href="#a5fd95ca60881d151fa12abad6d1a18ad">More...</a><br /></td></tr>
<tr class="separator:a5fd95ca60881d151fa12abad6d1a18ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa117142d0597c81b487d01279b0a3d3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa117142d0597c81b487d01279b0a3d3b">iphase_xtalk_reg_hdr0_tx0</a></td></tr>
<tr class="memdesc:aa117142d0597c81b487d01279b0a3d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx0;Register Addresses: 47[15:0];inphase component of the xtalk for hdr0/led0  <a href="#aa117142d0597c81b487d01279b0a3d3b">More...</a><br /></td></tr>
<tr class="separator:aa117142d0597c81b487d01279b0a3d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf8a6849e1b0e8166cee03c47cc04cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#acaf8a6849e1b0e8166cee03c47cc04cd">qphase_xtalk_reg_hdr0_tx0</a></td></tr>
<tr class="memdesc:acaf8a6849e1b0e8166cee03c47cc04cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx0;Register Addresses: 48[15:0];quadrature component of the xtalk for hdr0/led0  <a href="#acaf8a6849e1b0e8166cee03c47cc04cd">More...</a><br /></td></tr>
<tr class="separator:acaf8a6849e1b0e8166cee03c47cc04cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268045eff17e98bf203fb56f8b7807cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a268045eff17e98bf203fb56f8b7807cd">iphase_xtalk_reg_hdr1_tx0</a></td></tr>
<tr class="memdesc:a268045eff17e98bf203fb56f8b7807cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx0;Register Addresses: 49[15:0];  <a href="#a268045eff17e98bf203fb56f8b7807cd">More...</a><br /></td></tr>
<tr class="separator:a268045eff17e98bf203fb56f8b7807cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3966bdc6c8c72a7d3357ff575f89f8f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3966bdc6c8c72a7d3357ff575f89f8f0">qphase_xtalk_reg_hdr1_tx0</a></td></tr>
<tr class="memdesc:a3966bdc6c8c72a7d3357ff575f89f8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx0;Register Addresses: 50[15:0];  <a href="#a3966bdc6c8c72a7d3357ff575f89f8f0">More...</a><br /></td></tr>
<tr class="separator:a3966bdc6c8c72a7d3357ff575f89f8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e4c85b98322e5c98f2099e976129a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a00e4c85b98322e5c98f2099e976129a5">iphase_xtalk_reg_hdr0_tx1</a></td></tr>
<tr class="memdesc:a00e4c85b98322e5c98f2099e976129a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx1;Register Addresses: 51[15:0];  <a href="#a00e4c85b98322e5c98f2099e976129a5">More...</a><br /></td></tr>
<tr class="separator:a00e4c85b98322e5c98f2099e976129a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ead1a71055fd21fb738a4eb70df088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a01ead1a71055fd21fb738a4eb70df088">qphase_xtalk_reg_hdr0_tx1</a></td></tr>
<tr class="memdesc:a01ead1a71055fd21fb738a4eb70df088"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx1;Register Addresses: 52[15:0];  <a href="#a01ead1a71055fd21fb738a4eb70df088">More...</a><br /></td></tr>
<tr class="separator:a01ead1a71055fd21fb738a4eb70df088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb218352b62437fa24b70b825843b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9fb218352b62437fa24b70b825843b7b">iphase_xtalk_reg_hdr1_tx1</a></td></tr>
<tr class="memdesc:a9fb218352b62437fa24b70b825843b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx1;Register Addresses: 53[15:0];  <a href="#a9fb218352b62437fa24b70b825843b7b">More...</a><br /></td></tr>
<tr class="separator:a9fb218352b62437fa24b70b825843b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c5a42a9baac8f751b42f2cf107b25a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab0c5a42a9baac8f751b42f2cf107b25a">qphase_xtalk_reg_hdr1_tx1</a></td></tr>
<tr class="memdesc:ab0c5a42a9baac8f751b42f2cf107b25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx1;Register Addresses: 54[15:0];  <a href="#ab0c5a42a9baac8f751b42f2cf107b25a">More...</a><br /></td></tr>
<tr class="separator:ab0c5a42a9baac8f751b42f2cf107b25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3cb3f7b0e0763871b5d14d5bc95078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afe3cb3f7b0e0763871b5d14d5bc95078">iphase_xtalk_reg_hdr0_tx2</a></td></tr>
<tr class="memdesc:afe3cb3f7b0e0763871b5d14d5bc95078"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr0_tx2;Register Addresses: 55[15:0];  <a href="#afe3cb3f7b0e0763871b5d14d5bc95078">More...</a><br /></td></tr>
<tr class="separator:afe3cb3f7b0e0763871b5d14d5bc95078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656421b9f1a180adb6963e3b6f7ca950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a656421b9f1a180adb6963e3b6f7ca950">qphase_xtalk_reg_hdr0_tx2</a></td></tr>
<tr class="memdesc:a656421b9f1a180adb6963e3b6f7ca950"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr0_tx2;Register Addresses: 56[15:0];  <a href="#a656421b9f1a180adb6963e3b6f7ca950">More...</a><br /></td></tr>
<tr class="separator:a656421b9f1a180adb6963e3b6f7ca950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fed602f69fc020eee20ff7995af352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af3fed602f69fc020eee20ff7995af352">iphase_xtalk_reg_hdr1_tx2</a></td></tr>
<tr class="memdesc:af3fed602f69fc020eee20ff7995af352"><td class="mdescLeft">&#160;</td><td class="mdescRight">iphase_xtalk_reg_hdr1_tx2;Register Addresses: 57[15:0];  <a href="#af3fed602f69fc020eee20ff7995af352">More...</a><br /></td></tr>
<tr class="separator:af3fed602f69fc020eee20ff7995af352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d16569f490a88ff905d95d88f65a63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a77d16569f490a88ff905d95d88f65a63">qphase_xtalk_reg_hdr1_tx2</a></td></tr>
<tr class="memdesc:a77d16569f490a88ff905d95d88f65a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">qphase_xtalk_reg_hdr1_tx2;Register Addresses: 58[15:0];  <a href="#a77d16569f490a88ff905d95d88f65a63">More...</a><br /></td></tr>
<tr class="separator:a77d16569f490a88ff905d95d88f65a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766563158d5d77e4c14d4cff7172751b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a766563158d5d77e4c14d4cff7172751b">en_temp_xtalk_corr</a></td></tr>
<tr class="memdesc:a766563158d5d77e4c14d4cff7172751b"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_xtalk_corr;Register Addresses: 58[16:16];  <a href="#a766563158d5d77e4c14d4cff7172751b">More...</a><br /></td></tr>
<tr class="separator:a766563158d5d77e4c14d4cff7172751b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512cf2ca50b1fa7120df25bde9ac8ffe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a512cf2ca50b1fa7120df25bde9ac8ffe">scale_temp_coeff_xtalk</a></td></tr>
<tr class="memdesc:a512cf2ca50b1fa7120df25bde9ac8ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_temp_coeff_xtalk;Register Addresses: 58[19:17];Allows programmability on the temp_coefficients range and precision.  <a href="#a512cf2ca50b1fa7120df25bde9ac8ffe">More...</a><br /></td></tr>
<tr class="separator:a512cf2ca50b1fa7120df25bde9ac8ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a049562de3542626eb026593553acbc84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a049562de3542626eb026593553acbc84">temp_coeff_xtalk_iphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a049562de3542626eb026593553acbc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx0;Register Addresses: 56[23:16];  <a href="#a049562de3542626eb026593553acbc84">More...</a><br /></td></tr>
<tr class="separator:a049562de3542626eb026593553acbc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899282f5b276b29c747cb8afa3268c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3899282f5b276b29c747cb8afa3268c5">temp_coeff_xtalk_qphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a3899282f5b276b29c747cb8afa3268c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx0;Register Addresses: 57[23:16];  <a href="#a3899282f5b276b29c747cb8afa3268c5">More...</a><br /></td></tr>
<tr class="separator:a3899282f5b276b29c747cb8afa3268c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2109c27d0b9cc1753fca44f6d53120"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4f2109c27d0b9cc1753fca44f6d53120">temp_coeff_xtalk_iphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a4f2109c27d0b9cc1753fca44f6d53120"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx0;Register Addresses: 94[15:8];  <a href="#a4f2109c27d0b9cc1753fca44f6d53120">More...</a><br /></td></tr>
<tr class="separator:a4f2109c27d0b9cc1753fca44f6d53120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0584be9a54e3fb76023976c2cc43e421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0584be9a54e3fb76023976c2cc43e421">temp_coeff_xtalk_qphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a0584be9a54e3fb76023976c2cc43e421"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx0;Register Addresses: 96[7:0];  <a href="#a0584be9a54e3fb76023976c2cc43e421">More...</a><br /></td></tr>
<tr class="separator:a0584be9a54e3fb76023976c2cc43e421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1b4bbca989ba8a2075475fe9f5d5db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7a1b4bbca989ba8a2075475fe9f5d5db">temp_coeff_xtalk_iphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a7a1b4bbca989ba8a2075475fe9f5d5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx1;Register Addresses: 94[23:16];  <a href="#a7a1b4bbca989ba8a2075475fe9f5d5db">More...</a><br /></td></tr>
<tr class="separator:a7a1b4bbca989ba8a2075475fe9f5d5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4fa853e53a75c3b137c6d5e6f3889c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0c4fa853e53a75c3b137c6d5e6f3889c">temp_coeff_xtalk_qphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a0c4fa853e53a75c3b137c6d5e6f3889c"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx1;Register Addresses: 96[15:8];  <a href="#a0c4fa853e53a75c3b137c6d5e6f3889c">More...</a><br /></td></tr>
<tr class="separator:a0c4fa853e53a75c3b137c6d5e6f3889c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6b46e24efa687b02304c882a05011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8af6b46e24efa687b02304c882a05011">temp_coeff_xtalk_iphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a8af6b46e24efa687b02304c882a05011"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx1;Register Addresses: 95[7:0];  <a href="#a8af6b46e24efa687b02304c882a05011">More...</a><br /></td></tr>
<tr class="separator:a8af6b46e24efa687b02304c882a05011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4864876a9fc46c97345ea1eb655f7ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac4864876a9fc46c97345ea1eb655f7ba">temp_coeff_xtalk_qphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:ac4864876a9fc46c97345ea1eb655f7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx1;Register Addresses: 96[23:16];  <a href="#ac4864876a9fc46c97345ea1eb655f7ba">More...</a><br /></td></tr>
<tr class="separator:ac4864876a9fc46c97345ea1eb655f7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5992312a6b74e2f15f3c41bbd8227e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab5992312a6b74e2f15f3c41bbd8227e4">temp_coeff_xtalk_iphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:ab5992312a6b74e2f15f3c41bbd8227e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr0_tx2;Register Addresses: 95[15:8];  <a href="#ab5992312a6b74e2f15f3c41bbd8227e4">More...</a><br /></td></tr>
<tr class="separator:ab5992312a6b74e2f15f3c41bbd8227e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622b0f25ad8e625152766df99abf6b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a622b0f25ad8e625152766df99abf6b18">temp_coeff_xtalk_qphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a622b0f25ad8e625152766df99abf6b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr0_tx2;Register Addresses: 97[7:0];  <a href="#a622b0f25ad8e625152766df99abf6b18">More...</a><br /></td></tr>
<tr class="separator:a622b0f25ad8e625152766df99abf6b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b312fa4f9fb3654b54e578922c73a77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8b312fa4f9fb3654b54e578922c73a77">temp_coeff_xtalk_iphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a8b312fa4f9fb3654b54e578922c73a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_iphase_hdr1_tx2;Register Addresses: 95[23:16];  <a href="#a8b312fa4f9fb3654b54e578922c73a77">More...</a><br /></td></tr>
<tr class="separator:a8b312fa4f9fb3654b54e578922c73a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ca18d6cc9bae3f51d18f381ae89da0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4ca18d6cc9bae3f51d18f381ae89da0b">temp_coeff_xtalk_qphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a4ca18d6cc9bae3f51d18f381ae89da0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_xtalk_qphase_hdr1_tx2;Register Addresses: 97[15:8];  <a href="#a4ca18d6cc9bae3f51d18f381ae89da0b">More...</a><br /></td></tr>
<tr class="separator:a4ca18d6cc9bae3f51d18f381ae89da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53144086be03022fe32322841fa64ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad53144086be03022fe32322841fa64ef">temp_coeff_illum_xtalk_iphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:ad53144086be03022fe32322841fa64ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx0;Register Addresses: 54[23:16];  <a href="#ad53144086be03022fe32322841fa64ef">More...</a><br /></td></tr>
<tr class="separator:ad53144086be03022fe32322841fa64ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b368fcaa61021171e61acbe0655e05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a68b368fcaa61021171e61acbe0655e05">temp_coeff_illum_xtalk_qphase_hdr0_tx0</a></td></tr>
<tr class="memdesc:a68b368fcaa61021171e61acbe0655e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx0;Register Addresses: 55[23:16];  <a href="#a68b368fcaa61021171e61acbe0655e05">More...</a><br /></td></tr>
<tr class="separator:a68b368fcaa61021171e61acbe0655e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc2318c1e86147cab4536f7ae8554d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7fc2318c1e86147cab4536f7ae8554d1">temp_coeff_illum_xtalk_iphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a7fc2318c1e86147cab4536f7ae8554d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx0;Register Addresses: 91[7:0];  <a href="#a7fc2318c1e86147cab4536f7ae8554d1">More...</a><br /></td></tr>
<tr class="separator:a7fc2318c1e86147cab4536f7ae8554d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021ed9983624bdac9dca708e535b75b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a021ed9983624bdac9dca708e535b75b5">temp_coeff_illum_xtalk_iphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a021ed9983624bdac9dca708e535b75b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx1;Register Addresses: 91[15:8];  <a href="#a021ed9983624bdac9dca708e535b75b5">More...</a><br /></td></tr>
<tr class="separator:a021ed9983624bdac9dca708e535b75b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4690f0ee081e91239ab2fb12a7e3d56a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4690f0ee081e91239ab2fb12a7e3d56a">temp_coeff_illum_xtalk_iphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a4690f0ee081e91239ab2fb12a7e3d56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx1;Register Addresses: 91[23:16];  <a href="#a4690f0ee081e91239ab2fb12a7e3d56a">More...</a><br /></td></tr>
<tr class="separator:a4690f0ee081e91239ab2fb12a7e3d56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b7474383c3d7439d972c5afe39ea07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a93b7474383c3d7439d972c5afe39ea07">temp_coeff_illum_xtalk_iphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a93b7474383c3d7439d972c5afe39ea07"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr0_tx2;Register Addresses: 92[7:0];  <a href="#a93b7474383c3d7439d972c5afe39ea07">More...</a><br /></td></tr>
<tr class="separator:a93b7474383c3d7439d972c5afe39ea07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567ef8a1973b1145d4e5993151226b30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a567ef8a1973b1145d4e5993151226b30">temp_coeff_illum_xtalk_iphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:a567ef8a1973b1145d4e5993151226b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_iphase_hdr1_tx2;Register Addresses: 92[15:8];  <a href="#a567ef8a1973b1145d4e5993151226b30">More...</a><br /></td></tr>
<tr class="separator:a567ef8a1973b1145d4e5993151226b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2b71cc58b18ccd622e7820a8fcd5db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9b2b71cc58b18ccd622e7820a8fcd5db">temp_coeff_illum_xtalk_qphase_hdr1_tx0</a></td></tr>
<tr class="memdesc:a9b2b71cc58b18ccd622e7820a8fcd5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx0;Register Addresses: 92[23:16];  <a href="#a9b2b71cc58b18ccd622e7820a8fcd5db">More...</a><br /></td></tr>
<tr class="separator:a9b2b71cc58b18ccd622e7820a8fcd5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3386c4382a1b97a140a4fdc353e3b265"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3386c4382a1b97a140a4fdc353e3b265">temp_coeff_illum_xtalk_qphase_hdr0_tx1</a></td></tr>
<tr class="memdesc:a3386c4382a1b97a140a4fdc353e3b265"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx1;Register Addresses: 93[7:0];  <a href="#a3386c4382a1b97a140a4fdc353e3b265">More...</a><br /></td></tr>
<tr class="separator:a3386c4382a1b97a140a4fdc353e3b265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55499838122169c5f486b25abdeaf5a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a55499838122169c5f486b25abdeaf5a3">temp_coeff_illum_xtalk_qphase_hdr1_tx1</a></td></tr>
<tr class="memdesc:a55499838122169c5f486b25abdeaf5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx1;Register Addresses: 93[15:8];  <a href="#a55499838122169c5f486b25abdeaf5a3">More...</a><br /></td></tr>
<tr class="separator:a55499838122169c5f486b25abdeaf5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a08700e3fbf113ce373076807a5a33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a54a08700e3fbf113ce373076807a5a33">temp_coeff_illum_xtalk_qphase_hdr0_tx2</a></td></tr>
<tr class="memdesc:a54a08700e3fbf113ce373076807a5a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr0_tx2;Register Addresses: 93[23:16];  <a href="#a54a08700e3fbf113ce373076807a5a33">More...</a><br /></td></tr>
<tr class="separator:a54a08700e3fbf113ce373076807a5a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c5e400d7284d0e7bf61342fbc67584"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae7c5e400d7284d0e7bf61342fbc67584">temp_coeff_illum_xtalk_qphase_hdr1_tx2</a></td></tr>
<tr class="memdesc:ae7c5e400d7284d0e7bf61342fbc67584"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_xtalk_qphase_hdr1_tx2;Register Addresses: 94[7:0];  <a href="#ae7c5e400d7284d0e7bf61342fbc67584">More...</a><br /></td></tr>
<tr class="separator:ae7c5e400d7284d0e7bf61342fbc67584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc46bb579b68a9502857fc4befe600db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afc46bb579b68a9502857fc4befe600db">amb_xtalk_qphase_coeff</a></td></tr>
<tr class="memdesc:afc46bb579b68a9502857fc4befe600db"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_xtalk_qphase_coeff;Register Addresses: 12[15:8];reflects the variation of quad component.  <a href="#afc46bb579b68a9502857fc4befe600db">More...</a><br /></td></tr>
<tr class="separator:afc46bb579b68a9502857fc4befe600db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662ff3f116c2aa3dde421a44c09b18a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a662ff3f116c2aa3dde421a44c09b18a5">amb_xtalk_iphase_coeff</a></td></tr>
<tr class="memdesc:a662ff3f116c2aa3dde421a44c09b18a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_xtalk_iphase_coeff;Register Addresses: 12[7:0];reflect the variation of optical crosstalk inphase component.  <a href="#a662ff3f116c2aa3dde421a44c09b18a5">More...</a><br /></td></tr>
<tr class="separator:a662ff3f116c2aa3dde421a44c09b18a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc47c94293601428c20e2422082b4969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#adc47c94293601428c20e2422082b4969">scale_amb_coeff_xtalk</a></td></tr>
<tr class="memdesc:adc47c94293601428c20e2422082b4969"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_amb_coeff_xtalk;Register Addresses: 58[22:20];Ambient xtalk mode. Provides range/precision for ambient correction.  <a href="#adc47c94293601428c20e2422082b4969">More...</a><br /></td></tr>
<tr class="separator:adc47c94293601428c20e2422082b4969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708f5d3ac94ad4fa314d42ad42026a14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a708f5d3ac94ad4fa314d42ad42026a14">en_phase_corr</a></td></tr>
<tr class="memdesc:a708f5d3ac94ad4fa314d42ad42026a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_phase_corr;Register Addresses: 67[0:0];enables phase correction from the values programmed.  <a href="#a708f5d3ac94ad4fa314d42ad42026a14">More...</a><br /></td></tr>
<tr class="separator:a708f5d3ac94ad4fa314d42ad42026a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5804a3c0838fea34edc5e30405891e4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5804a3c0838fea34edc5e30405891e4f">phase_offset_hdr0_tx0</a></td></tr>
<tr class="memdesc:a5804a3c0838fea34edc5e30405891e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx0;Register Addresses: 66[15:0];phase_offset for freq1  <a href="#a5804a3c0838fea34edc5e30405891e4f">More...</a><br /></td></tr>
<tr class="separator:a5804a3c0838fea34edc5e30405891e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64b9a5c99582c83b7c3a546f9d14588"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af64b9a5c99582c83b7c3a546f9d14588">phase_offset_hdr1_tx0</a></td></tr>
<tr class="memdesc:af64b9a5c99582c83b7c3a546f9d14588"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx0;Register Addresses: 81[15:0];  <a href="#af64b9a5c99582c83b7c3a546f9d14588">More...</a><br /></td></tr>
<tr class="separator:af64b9a5c99582c83b7c3a546f9d14588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89870d39539bdf21a2098e1b8a760d81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a89870d39539bdf21a2098e1b8a760d81">phase_offset_hdr0_tx1</a></td></tr>
<tr class="memdesc:a89870d39539bdf21a2098e1b8a760d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx1;Register Addresses: 82[15:0];  <a href="#a89870d39539bdf21a2098e1b8a760d81">More...</a><br /></td></tr>
<tr class="separator:a89870d39539bdf21a2098e1b8a760d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6ef0727836549e6ef48efb0fa21f45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#adf6ef0727836549e6ef48efb0fa21f45">phase_offset_hdr1_tx1</a></td></tr>
<tr class="memdesc:adf6ef0727836549e6ef48efb0fa21f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx1;Register Addresses: 83[15:0];  <a href="#adf6ef0727836549e6ef48efb0fa21f45">More...</a><br /></td></tr>
<tr class="separator:adf6ef0727836549e6ef48efb0fa21f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4709b359b3002aa5b1fda1db2a6b2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aca4709b359b3002aa5b1fda1db2a6b2c">phase_offset_hdr0_tx2</a></td></tr>
<tr class="memdesc:aca4709b359b3002aa5b1fda1db2a6b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr0_tx2;Register Addresses: 84[15:0];  <a href="#aca4709b359b3002aa5b1fda1db2a6b2c">More...</a><br /></td></tr>
<tr class="separator:aca4709b359b3002aa5b1fda1db2a6b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed020c2f63021ddd838bc354a7aaf5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aaed020c2f63021ddd838bc354a7aaf5a">phase_offset_hdr1_tx2</a></td></tr>
<tr class="memdesc:aaed020c2f63021ddd838bc354a7aaf5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase_offset_hdr1_tx2;Register Addresses: 85[15:0];  <a href="#aaed020c2f63021ddd838bc354a7aaf5a">More...</a><br /></td></tr>
<tr class="separator:aaed020c2f63021ddd838bc354a7aaf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa400ade995f6cfe1f7c076216f2a724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afa400ade995f6cfe1f7c076216f2a724">reverse_phase_before_offset</a></td></tr>
<tr class="memdesc:afa400ade995f6cfe1f7c076216f2a724"><td class="mdescLeft">&#160;</td><td class="mdescRight">reverse_phase_before_offset;Register Addresses: 67[9:9];  <a href="#afa400ade995f6cfe1f7c076216f2a724">More...</a><br /></td></tr>
<tr class="separator:afa400ade995f6cfe1f7c076216f2a724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d47813676979e52ff81ccb79f403568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2d47813676979e52ff81ccb79f403568">phase2_offset_hdr0_tx0</a></td></tr>
<tr class="memdesc:a2d47813676979e52ff81ccb79f403568"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx0;Register Addresses: 68[15:0];phase offset for freq2  <a href="#a2d47813676979e52ff81ccb79f403568">More...</a><br /></td></tr>
<tr class="separator:a2d47813676979e52ff81ccb79f403568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2e13726f35094652e115b306a6c8cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abc2e13726f35094652e115b306a6c8cf">phase2_offset_hdr1_tx0</a></td></tr>
<tr class="memdesc:abc2e13726f35094652e115b306a6c8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx0;Register Addresses: 86[15:0];  <a href="#abc2e13726f35094652e115b306a6c8cf">More...</a><br /></td></tr>
<tr class="separator:abc2e13726f35094652e115b306a6c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1935ee4370a6f750250df8037bfedde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab1935ee4370a6f750250df8037bfedde">phase2_offset_hdr0_tx1</a></td></tr>
<tr class="memdesc:ab1935ee4370a6f750250df8037bfedde"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx1;Register Addresses: 87[15:0];  <a href="#ab1935ee4370a6f750250df8037bfedde">More...</a><br /></td></tr>
<tr class="separator:ab1935ee4370a6f750250df8037bfedde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3f696ee5591f062782628adef648bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2d3f696ee5591f062782628adef648bc">phase2_offset_hdr1_tx1</a></td></tr>
<tr class="memdesc:a2d3f696ee5591f062782628adef648bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx1;Register Addresses: 88[15:0];  <a href="#a2d3f696ee5591f062782628adef648bc">More...</a><br /></td></tr>
<tr class="separator:a2d3f696ee5591f062782628adef648bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c53f1235e77bb975d6804ce5bb0aea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af3c53f1235e77bb975d6804ce5bb0aea">phase2_offset_hdr0_tx2</a></td></tr>
<tr class="memdesc:af3c53f1235e77bb975d6804ce5bb0aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr0_tx2;Register Addresses: 89[15:0];  <a href="#af3c53f1235e77bb975d6804ce5bb0aea">More...</a><br /></td></tr>
<tr class="separator:af3c53f1235e77bb975d6804ce5bb0aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35e683286a08ad2d2a80446c6a3578e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa35e683286a08ad2d2a80446c6a3578e">phase2_offset_hdr1_tx2</a></td></tr>
<tr class="memdesc:aa35e683286a08ad2d2a80446c6a3578e"><td class="mdescLeft">&#160;</td><td class="mdescRight">phase2_offset_hdr1_tx2;Register Addresses: 90[15:0];  <a href="#aa35e683286a08ad2d2a80446c6a3578e">More...</a><br /></td></tr>
<tr class="separator:aa35e683286a08ad2d2a80446c6a3578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a7ed325293f445401f57b70b398d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac4a7ed325293f445401f57b70b398d9a">en_temp_corr</a></td></tr>
<tr class="memdesc:ac4a7ed325293f445401f57b70b398d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_corr;Register Addresses: 67[1:1];enables temperature correction for phase  <a href="#ac4a7ed325293f445401f57b70b398d9a">More...</a><br /></td></tr>
<tr class="separator:ac4a7ed325293f445401f57b70b398d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074f8c31300a5e95dbe613e29fae691a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a074f8c31300a5e95dbe613e29fae691a">scale_phase_temp_coeff</a></td></tr>
<tr class="memdesc:a074f8c31300a5e95dbe613e29fae691a"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_phase_temp_coeff;Register Addresses: 67[8:6];changes the meaning of coefficients related to phase correction.  <a href="#a074f8c31300a5e95dbe613e29fae691a">More...</a><br /></td></tr>
<tr class="separator:a074f8c31300a5e95dbe613e29fae691a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399ffd68e53fd718d8c86cac5570b0f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a399ffd68e53fd718d8c86cac5570b0f4">tmain_calib_hdr0_tx0</a></td></tr>
<tr class="memdesc:a399ffd68e53fd718d8c86cac5570b0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx0;Register Addresses: 71[11:0];calibrated temperature for main temp sensor.Default is 2048 because internally it is treated as offset binary  <a href="#a399ffd68e53fd718d8c86cac5570b0f4">More...</a><br /></td></tr>
<tr class="separator:a399ffd68e53fd718d8c86cac5570b0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf60b3ad71f0a5023919a9fe626ded2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9bf60b3ad71f0a5023919a9fe626ded2">temp_coeff_main_hdr0_tx0</a></td></tr>
<tr class="memdesc:a9bf60b3ad71f0a5023919a9fe626ded2"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx0;Register Addresses: 69[11:0];temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature.  <a href="#a9bf60b3ad71f0a5023919a9fe626ded2">More...</a><br /></td></tr>
<tr class="separator:a9bf60b3ad71f0a5023919a9fe626ded2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45e6d0d64cb7fea67b3ce7483a480eee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a45e6d0d64cb7fea67b3ce7483a480eee">tmain_calib_hdr1_tx0</a></td></tr>
<tr class="memdesc:a45e6d0d64cb7fea67b3ce7483a480eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx0;Register Addresses: 72[11:0];  <a href="#a45e6d0d64cb7fea67b3ce7483a480eee">More...</a><br /></td></tr>
<tr class="separator:a45e6d0d64cb7fea67b3ce7483a480eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72513d9b96ded4e78b1e20a11a9e974e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a72513d9b96ded4e78b1e20a11a9e974e">temp_coeff_main_hdr1_tx0</a></td></tr>
<tr class="memdesc:a72513d9b96ded4e78b1e20a11a9e974e"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx0;Register Addresses: 45[11:0];  <a href="#a72513d9b96ded4e78b1e20a11a9e974e">More...</a><br /></td></tr>
<tr class="separator:a72513d9b96ded4e78b1e20a11a9e974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac520723279074397a7d777b16e6bcae7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac520723279074397a7d777b16e6bcae7">tmain_calib_hdr0_tx1</a></td></tr>
<tr class="memdesc:ac520723279074397a7d777b16e6bcae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx1;Register Addresses: 73[11:0];  <a href="#ac520723279074397a7d777b16e6bcae7">More...</a><br /></td></tr>
<tr class="separator:ac520723279074397a7d777b16e6bcae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43de72f8397b6aa83c403210a5ccb893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a43de72f8397b6aa83c403210a5ccb893">temp_coeff_main_hdr0_tx1</a></td></tr>
<tr class="memdesc:a43de72f8397b6aa83c403210a5ccb893"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx1;Register Addresses: 45[23:12];  <a href="#a43de72f8397b6aa83c403210a5ccb893">More...</a><br /></td></tr>
<tr class="separator:a43de72f8397b6aa83c403210a5ccb893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4f0e10b860ce62b81e0b9ae4cf5a44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6b4f0e10b860ce62b81e0b9ae4cf5a44">tmain_calib_hdr1_tx1</a></td></tr>
<tr class="memdesc:a6b4f0e10b860ce62b81e0b9ae4cf5a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx1;Register Addresses: 65[23:12];  <a href="#a6b4f0e10b860ce62b81e0b9ae4cf5a44">More...</a><br /></td></tr>
<tr class="separator:a6b4f0e10b860ce62b81e0b9ae4cf5a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf596aa50d1836c94288764ed24b345"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aebf596aa50d1836c94288764ed24b345">temp_coeff_main_hdr1_tx1</a></td></tr>
<tr class="memdesc:aebf596aa50d1836c94288764ed24b345"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx1;Register Addresses: 47[23:16], 48[23:20];  <a href="#aebf596aa50d1836c94288764ed24b345">More...</a><br /></td></tr>
<tr class="separator:aebf596aa50d1836c94288764ed24b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb6f6db1232b0b0b9deb4afc64459ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abfb6f6db1232b0b0b9deb4afc64459ec">tmain_calib_hdr0_tx2</a></td></tr>
<tr class="memdesc:abfb6f6db1232b0b0b9deb4afc64459ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr0_tx2;Register Addresses: 63[11:0];  <a href="#abfb6f6db1232b0b0b9deb4afc64459ec">More...</a><br /></td></tr>
<tr class="separator:abfb6f6db1232b0b0b9deb4afc64459ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350244ce20b08f3ae3a44b999eeac68e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a350244ce20b08f3ae3a44b999eeac68e">temp_coeff_main_hdr0_tx2</a></td></tr>
<tr class="memdesc:a350244ce20b08f3ae3a44b999eeac68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr0_tx2;Register Addresses: 49[23:16], 50[23:20];  <a href="#a350244ce20b08f3ae3a44b999eeac68e">More...</a><br /></td></tr>
<tr class="separator:a350244ce20b08f3ae3a44b999eeac68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade57144933135b55ff86f3b7438ae780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ade57144933135b55ff86f3b7438ae780">tmain_calib_hdr1_tx2</a></td></tr>
<tr class="memdesc:ade57144933135b55ff86f3b7438ae780"><td class="mdescLeft">&#160;</td><td class="mdescRight">tmain_calib_hdr1_tx2;Register Addresses: 69[23:12];  <a href="#ade57144933135b55ff86f3b7438ae780">More...</a><br /></td></tr>
<tr class="separator:ade57144933135b55ff86f3b7438ae780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7f8cd84bf5cf762b213cb18517c6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aedf7f8cd84bf5cf762b213cb18517c6d">temp_coeff_main_hdr1_tx2</a></td></tr>
<tr class="memdesc:aedf7f8cd84bf5cf762b213cb18517c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_hdr1_tx2;Register Addresses: 51[23:16], 52[23:20];  <a href="#aedf7f8cd84bf5cf762b213cb18517c6d">More...</a><br /></td></tr>
<tr class="separator:aedf7f8cd84bf5cf762b213cb18517c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142745da9e41edd3c1440f3af3e65e98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a142745da9e41edd3c1440f3af3e65e98">tillum_calib_hdr0_tx0</a></td></tr>
<tr class="memdesc:a142745da9e41edd3c1440f3af3e65e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx0;Register Addresses: 71[23:12];calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary  <a href="#a142745da9e41edd3c1440f3af3e65e98">More...</a><br /></td></tr>
<tr class="separator:a142745da9e41edd3c1440f3af3e65e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02450b3a7e704a15f237daaeb6c7e1a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a02450b3a7e704a15f237daaeb6c7e1a9">temp_coeff_illum_hdr0_tx0</a></td></tr>
<tr class="memdesc:a02450b3a7e704a15f237daaeb6c7e1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx0;Register Addresses: 70[11:0];temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature.  <a href="#a02450b3a7e704a15f237daaeb6c7e1a9">More...</a><br /></td></tr>
<tr class="separator:a02450b3a7e704a15f237daaeb6c7e1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15ed33a8a3113a30edd4177b2404d31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad15ed33a8a3113a30edd4177b2404d31">tillum_calib_hdr1_tx0</a></td></tr>
<tr class="memdesc:ad15ed33a8a3113a30edd4177b2404d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx0;Register Addresses: 72[23:12];  <a href="#ad15ed33a8a3113a30edd4177b2404d31">More...</a><br /></td></tr>
<tr class="separator:ad15ed33a8a3113a30edd4177b2404d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab480d0b32c1030304fc88be7bce233b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab480d0b32c1030304fc88be7bce233b5">temp_coeff_illum_hdr1_tx0</a></td></tr>
<tr class="memdesc:ab480d0b32c1030304fc88be7bce233b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx0;Register Addresses: 81[23:16], 82[23:20];  <a href="#ab480d0b32c1030304fc88be7bce233b5">More...</a><br /></td></tr>
<tr class="separator:ab480d0b32c1030304fc88be7bce233b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd32d46c41357225b1bbbbd385276dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aacd32d46c41357225b1bbbbd385276dd">tillum_calib_hdr0_tx1</a></td></tr>
<tr class="memdesc:aacd32d46c41357225b1bbbbd385276dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx1;Register Addresses: 73[23:12];  <a href="#aacd32d46c41357225b1bbbbd385276dd">More...</a><br /></td></tr>
<tr class="separator:aacd32d46c41357225b1bbbbd385276dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72cbdc372b0cc91cbd9a68967f58aaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad72cbdc372b0cc91cbd9a68967f58aaa">temp_coeff_illum_hdr0_tx1</a></td></tr>
<tr class="memdesc:ad72cbdc372b0cc91cbd9a68967f58aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx1;Register Addresses: 83[23:16], 84[23:20];  <a href="#ad72cbdc372b0cc91cbd9a68967f58aaa">More...</a><br /></td></tr>
<tr class="separator:ad72cbdc372b0cc91cbd9a68967f58aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa4c81deafadd6f337ae463292022a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9aa4c81deafadd6f337ae463292022a7">tillum_calib_hdr1_tx1</a></td></tr>
<tr class="memdesc:a9aa4c81deafadd6f337ae463292022a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx1;Register Addresses: 67[23:12];  <a href="#a9aa4c81deafadd6f337ae463292022a7">More...</a><br /></td></tr>
<tr class="separator:a9aa4c81deafadd6f337ae463292022a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73339c9bc37d95767223513628518e2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a73339c9bc37d95767223513628518e2b">temp_coeff_illum_hdr1_tx1</a></td></tr>
<tr class="memdesc:a73339c9bc37d95767223513628518e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx1;Register Addresses: 85[23:16], 86[23:20];  <a href="#a73339c9bc37d95767223513628518e2b">More...</a><br /></td></tr>
<tr class="separator:a73339c9bc37d95767223513628518e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d831cb151e305adbea12b0e4008b88d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2d831cb151e305adbea12b0e4008b88d">tillum_calib_hdr0_tx2</a></td></tr>
<tr class="memdesc:a2d831cb151e305adbea12b0e4008b88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr0_tx2;Register Addresses: 63[23:12];  <a href="#a2d831cb151e305adbea12b0e4008b88d">More...</a><br /></td></tr>
<tr class="separator:a2d831cb151e305adbea12b0e4008b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a0c09cc22cf048ef644c10dca99f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a65a0c09cc22cf048ef644c10dca99f64">temp_coeff_illum_hdr0_tx2</a></td></tr>
<tr class="memdesc:a65a0c09cc22cf048ef644c10dca99f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr0_tx2;Register Addresses: 87[23:16], 88[23:20];  <a href="#a65a0c09cc22cf048ef644c10dca99f64">More...</a><br /></td></tr>
<tr class="separator:a65a0c09cc22cf048ef644c10dca99f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bcba2b13c84e3c6d5864022c8fa95f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad9bcba2b13c84e3c6d5864022c8fa95f">tillum_calib_hdr1_tx2</a></td></tr>
<tr class="memdesc:ad9bcba2b13c84e3c6d5864022c8fa95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_calib_hdr1_tx2;Register Addresses: 70[23:12];  <a href="#ad9bcba2b13c84e3c6d5864022c8fa95f">More...</a><br /></td></tr>
<tr class="separator:ad9bcba2b13c84e3c6d5864022c8fa95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e995a33b6bcc6188626590fd18fa529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2e995a33b6bcc6188626590fd18fa529">temp_coeff_illum_hdr1_tx2</a></td></tr>
<tr class="memdesc:a2e995a33b6bcc6188626590fd18fa529"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_hdr1_tx2;Register Addresses: 89[23:16], 90[23:20];  <a href="#a2e995a33b6bcc6188626590fd18fa529">More...</a><br /></td></tr>
<tr class="separator:a2e995a33b6bcc6188626590fd18fa529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad246d9e7a194d7bb3de916f7d3f588fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad246d9e7a194d7bb3de916f7d3f588fd">amb_sat_thr</a></td></tr>
<tr class="memdesc:ad246d9e7a194d7bb3de916f7d3f588fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_sat_thr;Register Addresses: 13[16:7];the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8xIR.  <a href="#ad246d9e7a194d7bb3de916f7d3f588fd">More...</a><br /></td></tr>
<tr class="separator:ad246d9e7a194d7bb3de916f7d3f588fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84706d3f7f7c46a9727e59aed0106cc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a84706d3f7f7c46a9727e59aed0106cc9">amb_calib</a></td></tr>
<tr class="memdesc:a84706d3f7f7c46a9727e59aed0106cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_calib;Register Addresses: 11[23:14];the ambient at which device is calibrated for optical xtalk/phase offset etc.  <a href="#a84706d3f7f7c46a9727e59aed0106cc9">More...</a><br /></td></tr>
<tr class="separator:a84706d3f7f7c46a9727e59aed0106cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125c1c1a546fd0aa3a6dfb65419f5f23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a125c1c1a546fd0aa3a6dfb65419f5f23">amb_phase_corr_pwl_coeff0</a></td></tr>
<tr class="memdesc:a125c1c1a546fd0aa3a6dfb65419f5f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff0;Register Addresses: 12[23:16];Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2^5 to get the actual value.  <a href="#a125c1c1a546fd0aa3a6dfb65419f5f23">More...</a><br /></td></tr>
<tr class="separator:a125c1c1a546fd0aa3a6dfb65419f5f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1ecf406f1e1e2f18720bba2b45aead"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afc1ecf406f1e1e2f18720bba2b45aead">amb_phase_corr_pwl_x0</a></td></tr>
<tr class="memdesc:afc1ecf406f1e1e2f18720bba2b45aead"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x0;Register Addresses: 184[9:0];  <a href="#afc1ecf406f1e1e2f18720bba2b45aead">More...</a><br /></td></tr>
<tr class="separator:afc1ecf406f1e1e2f18720bba2b45aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac691c23d7aa57b8c108269e8d376b868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac691c23d7aa57b8c108269e8d376b868">amb_phase_corr_pwl_x1</a></td></tr>
<tr class="memdesc:ac691c23d7aa57b8c108269e8d376b868"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x1;Register Addresses: 184[19:10];  <a href="#ac691c23d7aa57b8c108269e8d376b868">More...</a><br /></td></tr>
<tr class="separator:ac691c23d7aa57b8c108269e8d376b868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6140f0f9204013c8bbd7a620704381c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac6140f0f9204013c8bbd7a620704381c">amb_phase_corr_pwl_x2</a></td></tr>
<tr class="memdesc:ac6140f0f9204013c8bbd7a620704381c"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_x2;Register Addresses: 185[9:0];  <a href="#ac6140f0f9204013c8bbd7a620704381c">More...</a><br /></td></tr>
<tr class="separator:ac6140f0f9204013c8bbd7a620704381c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8aba1677f94748cfe40e44254331a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ade8aba1677f94748cfe40e44254331a3">amb_phase_corr_pwl_coeff1</a></td></tr>
<tr class="memdesc:ade8aba1677f94748cfe40e44254331a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff1;Register Addresses: 180[7:0];The first coefficient is assumed to be the original one  <a href="#ade8aba1677f94748cfe40e44254331a3">More...</a><br /></td></tr>
<tr class="separator:ade8aba1677f94748cfe40e44254331a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229cd5ba8dde1ba7c06e2484b334adfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a229cd5ba8dde1ba7c06e2484b334adfa">amb_phase_corr_pwl_coeff2</a></td></tr>
<tr class="memdesc:a229cd5ba8dde1ba7c06e2484b334adfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff2;Register Addresses: 180[15:8];  <a href="#a229cd5ba8dde1ba7c06e2484b334adfa">More...</a><br /></td></tr>
<tr class="separator:a229cd5ba8dde1ba7c06e2484b334adfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8476fd27110ea68c00fcd3f8d31a2fc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8476fd27110ea68c00fcd3f8d31a2fc9">amb_phase_corr_pwl_coeff3</a></td></tr>
<tr class="memdesc:a8476fd27110ea68c00fcd3f8d31a2fc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">amb_phase_corr_pwl_coeff3;Register Addresses: 180[23:16];  <a href="#a8476fd27110ea68c00fcd3f8d31a2fc9">More...</a><br /></td></tr>
<tr class="separator:a8476fd27110ea68c00fcd3f8d31a2fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ebab270e16f433cb52e2f164892bd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a07ebab270e16f433cb52e2f164892bd2">scale_amb_phase_corr_coeff</a></td></tr>
<tr class="memdesc:a07ebab270e16f433cb52e2f164892bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_amb_phase_corr_coeff;Register Addresses: 181[2:0];Scales the gain/vs accuracy.  <a href="#a07ebab270e16f433cb52e2f164892bd2">More...</a><br /></td></tr>
<tr class="separator:a07ebab270e16f433cb52e2f164892bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542e0507dc7ade4ef88e2f4f98b8cbf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a542e0507dc7ade4ef88e2f4f98b8cbf0">temp_coeff_illum_square_hdr0</a></td></tr>
<tr class="memdesc:a542e0507dc7ade4ef88e2f4f98b8cbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_square_hdr0;Register Addresses: 182[7:0];  <a href="#a542e0507dc7ade4ef88e2f4f98b8cbf0">More...</a><br /></td></tr>
<tr class="separator:a542e0507dc7ade4ef88e2f4f98b8cbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bde837cb93f705f5b5a8bee6fba8443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8bde837cb93f705f5b5a8bee6fba8443">temp_coeff_illum_square_hdr1</a></td></tr>
<tr class="memdesc:a8bde837cb93f705f5b5a8bee6fba8443"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_illum_square_hdr1;Register Addresses: 182[15:8];  <a href="#a8bde837cb93f705f5b5a8bee6fba8443">More...</a><br /></td></tr>
<tr class="separator:a8bde837cb93f705f5b5a8bee6fba8443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845d9aca63dbbafaf894b0c88e84624b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a845d9aca63dbbafaf894b0c88e84624b">temp_coeff_main_square_hdr0</a></td></tr>
<tr class="memdesc:a845d9aca63dbbafaf894b0c88e84624b"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_square_hdr0;Register Addresses: 183[7:0];  <a href="#a845d9aca63dbbafaf894b0c88e84624b">More...</a><br /></td></tr>
<tr class="separator:a845d9aca63dbbafaf894b0c88e84624b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cc61abf2c20ed71530b12a4d8cbb5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a53cc61abf2c20ed71530b12a4d8cbb5f">temp_coeff_main_square_hdr1</a></td></tr>
<tr class="memdesc:a53cc61abf2c20ed71530b12a4d8cbb5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_coeff_main_square_hdr1;Register Addresses: 183[15:8];  <a href="#a53cc61abf2c20ed71530b12a4d8cbb5f">More...</a><br /></td></tr>
<tr class="separator:a53cc61abf2c20ed71530b12a4d8cbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122cdf0dfa7e90063c9a351084a1c111"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a122cdf0dfa7e90063c9a351084a1c111">scale_phase_temp_corr_square</a></td></tr>
<tr class="memdesc:a122cdf0dfa7e90063c9a351084a1c111"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_phase_temp_corr_square;Register Addresses: 181[5:3];scales square correction range/accuracy.  <a href="#a122cdf0dfa7e90063c9a351084a1c111">More...</a><br /></td></tr>
<tr class="separator:a122cdf0dfa7e90063c9a351084a1c111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d96f648b7c2cdef2ad7152722db402"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a64d96f648b7c2cdef2ad7152722db402">en_nl_corr</a></td></tr>
<tr class="memdesc:a64d96f648b7c2cdef2ad7152722db402"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_nl_corr;Register Addresses: 74[0:0];enables harmonic/nonlinear correction for phase.  <a href="#a64d96f648b7c2cdef2ad7152722db402">More...</a><br /></td></tr>
<tr class="separator:a64d96f648b7c2cdef2ad7152722db402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089dbbc3a05800d659b51ee8634e35b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a089dbbc3a05800d659b51ee8634e35b6">a1_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:a089dbbc3a05800d659b51ee8634e35b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx0;Register Addresses: 75[15:0];  <a href="#a089dbbc3a05800d659b51ee8634e35b6">More...</a><br /></td></tr>
<tr class="separator:a089dbbc3a05800d659b51ee8634e35b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265862cfeca774dd2845ccb4b5f2c024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a265862cfeca774dd2845ccb4b5f2c024">a2_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:a265862cfeca774dd2845ccb4b5f2c024"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx0;Register Addresses: 76[15:0];  <a href="#a265862cfeca774dd2845ccb4b5f2c024">More...</a><br /></td></tr>
<tr class="separator:a265862cfeca774dd2845ccb4b5f2c024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae9f8fb72fdb779aa701cd8fa1caffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9ae9f8fb72fdb779aa701cd8fa1caffd">a3_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:a9ae9f8fb72fdb779aa701cd8fa1caffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx0;Register Addresses: 77[15:0];  <a href="#a9ae9f8fb72fdb779aa701cd8fa1caffd">More...</a><br /></td></tr>
<tr class="separator:a9ae9f8fb72fdb779aa701cd8fa1caffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfe8218cd4665b95d06ee140a334b0e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abfe8218cd4665b95d06ee140a334b0e7">a4_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:abfe8218cd4665b95d06ee140a334b0e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx0;Register Addresses: 78[15:0];  <a href="#abfe8218cd4665b95d06ee140a334b0e7">More...</a><br /></td></tr>
<tr class="separator:abfe8218cd4665b95d06ee140a334b0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bde028bd99e808c8136796673c1d0b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6bde028bd99e808c8136796673c1d0b6">scale_nl_corr_coeff</a></td></tr>
<tr class="memdesc:a6bde028bd99e808c8136796673c1d0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">scale_nl_corr_coeff;Register Addresses: 74[19:18];changes the meaning of the nonlinear coefficients.;  <a href="#a6bde028bd99e808c8136796673c1d0b6">More...</a><br /></td></tr>
<tr class="separator:a6bde028bd99e808c8136796673c1d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a1e61a1574ab498767e32ed349c13d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac1a1e61a1574ab498767e32ed349c13d">a0_coeff_hdr0_tx0</a></td></tr>
<tr class="memdesc:ac1a1e61a1574ab498767e32ed349c13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx0;Register Addresses: 74[17:2];  <a href="#ac1a1e61a1574ab498767e32ed349c13d">More...</a><br /></td></tr>
<tr class="separator:ac1a1e61a1574ab498767e32ed349c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532787e72c34ad09c15622ab9c4ba19f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a532787e72c34ad09c15622ab9c4ba19f">a0_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a532787e72c34ad09c15622ab9c4ba19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx0;Register Addresses: 162[15:0];  <a href="#a532787e72c34ad09c15622ab9c4ba19f">More...</a><br /></td></tr>
<tr class="separator:a532787e72c34ad09c15622ab9c4ba19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee270e1db008f1cbc685d3bd489cdaf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aee270e1db008f1cbc685d3bd489cdaf3">a0_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:aee270e1db008f1cbc685d3bd489cdaf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx1;Register Addresses: 163[15:0];  <a href="#aee270e1db008f1cbc685d3bd489cdaf3">More...</a><br /></td></tr>
<tr class="separator:aee270e1db008f1cbc685d3bd489cdaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af488759b29c7936c461c49cf044cffad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af488759b29c7936c461c49cf044cffad">a0_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:af488759b29c7936c461c49cf044cffad"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx1;Register Addresses: 164[15:0];  <a href="#af488759b29c7936c461c49cf044cffad">More...</a><br /></td></tr>
<tr class="separator:af488759b29c7936c461c49cf044cffad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbd85188dd275b98ddface473912eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aecbd85188dd275b98ddface473912eda">a0_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:aecbd85188dd275b98ddface473912eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr0_tx2;Register Addresses: 165[15:0];  <a href="#aecbd85188dd275b98ddface473912eda">More...</a><br /></td></tr>
<tr class="separator:aecbd85188dd275b98ddface473912eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36cb461510548eccac1c1642b5521b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a36cb461510548eccac1c1642b5521b43">a0_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a36cb461510548eccac1c1642b5521b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">a0_coeff_hdr1_tx2;Register Addresses: 166[15:0];  <a href="#a36cb461510548eccac1c1642b5521b43">More...</a><br /></td></tr>
<tr class="separator:a36cb461510548eccac1c1642b5521b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bda1b9f66c798b9eef110d3364ec5a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6bda1b9f66c798b9eef110d3364ec5a2">a1_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a6bda1b9f66c798b9eef110d3364ec5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx0;Register Addresses: 167[15:0];  <a href="#a6bda1b9f66c798b9eef110d3364ec5a2">More...</a><br /></td></tr>
<tr class="separator:a6bda1b9f66c798b9eef110d3364ec5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d9f7b97bff11c17447891dff5d0585"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a75d9f7b97bff11c17447891dff5d0585">a1_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a75d9f7b97bff11c17447891dff5d0585"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx1;Register Addresses: 168[15:0];  <a href="#a75d9f7b97bff11c17447891dff5d0585">More...</a><br /></td></tr>
<tr class="separator:a75d9f7b97bff11c17447891dff5d0585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e36e362f21a8fba8dbac0019e84312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a49e36e362f21a8fba8dbac0019e84312">a1_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a49e36e362f21a8fba8dbac0019e84312"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx1;Register Addresses: 169[15:0];  <a href="#a49e36e362f21a8fba8dbac0019e84312">More...</a><br /></td></tr>
<tr class="separator:a49e36e362f21a8fba8dbac0019e84312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737736a0e4f1c175137ef73298f1eeb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a737736a0e4f1c175137ef73298f1eeb6">a1_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:a737736a0e4f1c175137ef73298f1eeb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr0_tx2;Register Addresses: 170[15:0];  <a href="#a737736a0e4f1c175137ef73298f1eeb6">More...</a><br /></td></tr>
<tr class="separator:a737736a0e4f1c175137ef73298f1eeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ef41f7c18e6683e722d263e01db08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae1ef41f7c18e6683e722d263e01db08b">a1_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:ae1ef41f7c18e6683e722d263e01db08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">a1_coeff_hdr1_tx2;Register Addresses: 171[15:0];  <a href="#ae1ef41f7c18e6683e722d263e01db08b">More...</a><br /></td></tr>
<tr class="separator:ae1ef41f7c18e6683e722d263e01db08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694abb9d95425dab461496a8c00f0e81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a694abb9d95425dab461496a8c00f0e81">a2_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a694abb9d95425dab461496a8c00f0e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx0;Register Addresses: 172[15:0];  <a href="#a694abb9d95425dab461496a8c00f0e81">More...</a><br /></td></tr>
<tr class="separator:a694abb9d95425dab461496a8c00f0e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291942d9e1138cd5f6f37aad09e60337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a291942d9e1138cd5f6f37aad09e60337">a2_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a291942d9e1138cd5f6f37aad09e60337"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx1;Register Addresses: 173[15:0];  <a href="#a291942d9e1138cd5f6f37aad09e60337">More...</a><br /></td></tr>
<tr class="separator:a291942d9e1138cd5f6f37aad09e60337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62851b9e9b82fcb5a9b70b20f816f0a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a62851b9e9b82fcb5a9b70b20f816f0a0">a2_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a62851b9e9b82fcb5a9b70b20f816f0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx1;Register Addresses: 174[15:0];  <a href="#a62851b9e9b82fcb5a9b70b20f816f0a0">More...</a><br /></td></tr>
<tr class="separator:a62851b9e9b82fcb5a9b70b20f816f0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5c3f4bb1d3b83706d6e60307622001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aac5c3f4bb1d3b83706d6e60307622001">a2_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:aac5c3f4bb1d3b83706d6e60307622001"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr0_tx2;Register Addresses: 175[15:0];  <a href="#aac5c3f4bb1d3b83706d6e60307622001">More...</a><br /></td></tr>
<tr class="separator:aac5c3f4bb1d3b83706d6e60307622001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a3f5b6e254c0e3b7249b22f0d83378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a36a3f5b6e254c0e3b7249b22f0d83378">a2_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a36a3f5b6e254c0e3b7249b22f0d83378"><td class="mdescLeft">&#160;</td><td class="mdescRight">a2_coeff_hdr1_tx2;Register Addresses: 176[15:0];  <a href="#a36a3f5b6e254c0e3b7249b22f0d83378">More...</a><br /></td></tr>
<tr class="separator:a36a3f5b6e254c0e3b7249b22f0d83378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5467bf81575c1e2cfd24206cdebb65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2f5467bf81575c1e2cfd24206cdebb65">a3_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:a2f5467bf81575c1e2cfd24206cdebb65"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx0;Register Addresses: 177[15:0];  <a href="#a2f5467bf81575c1e2cfd24206cdebb65">More...</a><br /></td></tr>
<tr class="separator:a2f5467bf81575c1e2cfd24206cdebb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c9afa928337c116a2ab0257cf6c9a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a30c9afa928337c116a2ab0257cf6c9a0">a3_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:a30c9afa928337c116a2ab0257cf6c9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx1;Register Addresses: 162[23:16], 163[23:16];  <a href="#a30c9afa928337c116a2ab0257cf6c9a0">More...</a><br /></td></tr>
<tr class="separator:a30c9afa928337c116a2ab0257cf6c9a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d71a658f53af9e89e98b4b1643cb09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a10d71a658f53af9e89e98b4b1643cb09">a3_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a10d71a658f53af9e89e98b4b1643cb09"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx1;Register Addresses: 164[23:16], 165[23:16];  <a href="#a10d71a658f53af9e89e98b4b1643cb09">More...</a><br /></td></tr>
<tr class="separator:a10d71a658f53af9e89e98b4b1643cb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14387bafd3d67825868af4867f303ce7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a14387bafd3d67825868af4867f303ce7">a3_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:a14387bafd3d67825868af4867f303ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr0_tx2;Register Addresses: 166[23:16], 167[23:16];  <a href="#a14387bafd3d67825868af4867f303ce7">More...</a><br /></td></tr>
<tr class="separator:a14387bafd3d67825868af4867f303ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b39c52d2051f051106d10edb9cb308e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a9b39c52d2051f051106d10edb9cb308e">a3_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a9b39c52d2051f051106d10edb9cb308e"><td class="mdescLeft">&#160;</td><td class="mdescRight">a3_coeff_hdr1_tx2;Register Addresses: 168[23:16], 169[23:16];  <a href="#a9b39c52d2051f051106d10edb9cb308e">More...</a><br /></td></tr>
<tr class="separator:a9b39c52d2051f051106d10edb9cb308e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbec89374c9be99384fb541186d2cb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abbec89374c9be99384fb541186d2cb9a">a4_coeff_hdr1_tx0</a></td></tr>
<tr class="memdesc:abbec89374c9be99384fb541186d2cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx0;Register Addresses: 170[23:16], 171[23:16];  <a href="#abbec89374c9be99384fb541186d2cb9a">More...</a><br /></td></tr>
<tr class="separator:abbec89374c9be99384fb541186d2cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c362f1589d397df087d03639372e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae1c362f1589d397df087d03639372e29">a4_coeff_hdr0_tx1</a></td></tr>
<tr class="memdesc:ae1c362f1589d397df087d03639372e29"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx1;Register Addresses: 172[23:16], 173[23:16];  <a href="#ae1c362f1589d397df087d03639372e29">More...</a><br /></td></tr>
<tr class="separator:ae1c362f1589d397df087d03639372e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3780f5fcbbb53be998847844966aa092"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3780f5fcbbb53be998847844966aa092">a4_coeff_hdr1_tx1</a></td></tr>
<tr class="memdesc:a3780f5fcbbb53be998847844966aa092"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx1;Register Addresses: 174[23:16], 175[23:16];  <a href="#a3780f5fcbbb53be998847844966aa092">More...</a><br /></td></tr>
<tr class="separator:a3780f5fcbbb53be998847844966aa092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab678cdb94b74b62bf199208e10982059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ab678cdb94b74b62bf199208e10982059">a4_coeff_hdr0_tx2</a></td></tr>
<tr class="memdesc:ab678cdb94b74b62bf199208e10982059"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr0_tx2;Register Addresses: 176[23:16], 177[23:16];  <a href="#ab678cdb94b74b62bf199208e10982059">More...</a><br /></td></tr>
<tr class="separator:ab678cdb94b74b62bf199208e10982059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a0b8ee637d73bf8ac532387837d192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a26a0b8ee637d73bf8ac532387837d192">a4_coeff_hdr1_tx2</a></td></tr>
<tr class="memdesc:a26a0b8ee637d73bf8ac532387837d192"><td class="mdescLeft">&#160;</td><td class="mdescRight">a4_coeff_hdr1_tx2;Register Addresses: 178[15:0];  <a href="#a26a0b8ee637d73bf8ac532387837d192">More...</a><br /></td></tr>
<tr class="separator:a26a0b8ee637d73bf8ac532387837d192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48fe8274bed87d7263e6ca8269695f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad48fe8274bed87d7263e6ca8269695f2">tillum</a></td></tr>
<tr class="memdesc:ad48fe8274bed87d7263e6ca8269695f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum;Register Addresses: 4[19:8];The value of illum-temperature register.  <a href="#ad48fe8274bed87d7263e6ca8269695f2">More...</a><br /></td></tr>
<tr class="separator:ad48fe8274bed87d7263e6ca8269695f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91767e4fdc957316f8468063681c3a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a91767e4fdc957316f8468063681c3a15">tsens_slave0</a></td></tr>
<tr class="memdesc:a91767e4fdc957316f8468063681c3a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave0;Register Addresses: 2[6:0];slave address of the led0 tsensor  <a href="#a91767e4fdc957316f8468063681c3a15">More...</a><br /></td></tr>
<tr class="separator:a91767e4fdc957316f8468063681c3a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19285933a6b19db5099cfbface3fea9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a19285933a6b19db5099cfbface3fea9f">tsens_slave1</a></td></tr>
<tr class="memdesc:a19285933a6b19db5099cfbface3fea9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave1;Register Addresses: 2[13:7];slave address of the led1 tsensor  <a href="#a19285933a6b19db5099cfbface3fea9f">More...</a><br /></td></tr>
<tr class="separator:a19285933a6b19db5099cfbface3fea9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6164a19c98ca0c161d14d83969f7f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af6164a19c98ca0c161d14d83969f7f57">tsens_slave2</a></td></tr>
<tr class="memdesc:af6164a19c98ca0c161d14d83969f7f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">tsens_slave2;Register Addresses: 2[20:14];slave address of the led2 tsensor  <a href="#af6164a19c98ca0c161d14d83969f7f57">More...</a><br /></td></tr>
<tr class="separator:af6164a19c98ca0c161d14d83969f7f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42fb1d446855e05fc71be4d953f7725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae42fb1d446855e05fc71be4d953f7725">config_tillum_msb</a></td></tr>
<tr class="memdesc:ae42fb1d446855e05fc71be4d953f7725"><td class="mdescLeft">&#160;</td><td class="mdescRight">config_tillum_msb;Register Addresses: 7[23:20];  <a href="#ae42fb1d446855e05fc71be4d953f7725">More...</a><br /></td></tr>
<tr class="separator:ae42fb1d446855e05fc71be4d953f7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586f0e357ad3d049cccf267919fbea8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a586f0e357ad3d049cccf267919fbea8a">en_tillum_12b</a></td></tr>
<tr class="memdesc:a586f0e357ad3d049cccf267919fbea8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tillum_12b;Register Addresses: 13[23:23];While interfacing with the TMP02 type tempsensor, this bit needs to be set to swap bytes to allow different read format.  <a href="#a586f0e357ad3d049cccf267919fbea8a">More...</a><br /></td></tr>
<tr class="separator:a586f0e357ad3d049cccf267919fbea8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495c76417c7131c177fec04362eaacfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a495c76417c7131c177fec04362eaacfe">tillum_unsigned</a></td></tr>
<tr class="memdesc:a495c76417c7131c177fec04362eaacfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">tillum_unsigned;Register Addresses: 4[23:23];This bit is set '1' when temperature given by tmain/tillum sensor is in unsigned format.  <a href="#a495c76417c7131c177fec04362eaacfe">More...</a><br /></td></tr>
<tr class="separator:a495c76417c7131c177fec04362eaacfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c31f802608991cabed55f07ad70837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa1c31f802608991cabed55f07ad70837">temp_avg_illum</a></td></tr>
<tr class="memdesc:aa1c31f802608991cabed55f07ad70837"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_avg_illum;Register Addresses: 2[23:22];Based on this, temperature is averaged to remove quantization errors on temperature.  <a href="#aa1c31f802608991cabed55f07ad70837">More...</a><br /></td></tr>
<tr class="separator:aa1c31f802608991cabed55f07ad70837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab7fe3c1c08bac11e1a6c640105ef59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aaab7fe3c1c08bac11e1a6c640105ef59">en_tsens_read_fvd</a></td></tr>
<tr class="memdesc:aaab7fe3c1c08bac11e1a6c640105ef59"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tsens_read_fvd;Register Addresses: 3[18:18];If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger.  <a href="#aaab7fe3c1c08bac11e1a6c640105ef59">More...</a><br /></td></tr>
<tr class="separator:aaab7fe3c1c08bac11e1a6c640105ef59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a311b8708c5d99715e63ff83ac8fa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a10a311b8708c5d99715e63ff83ac8fa9">en_tillum_read</a></td></tr>
<tr class="memdesc:a10a311b8708c5d99715e63ff83ac8fa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_tillum_read;Register Addresses: 2[21:21];Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read.  <a href="#a10a311b8708c5d99715e63ff83ac8fa9">More...</a><br /></td></tr>
<tr class="separator:a10a311b8708c5d99715e63ff83ac8fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072337c0bda7e96a2e7671c24b9d2ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a072337c0bda7e96a2e7671c24b9d2ea0">eeprom_read_trig</a></td></tr>
<tr class="memdesc:a072337c0bda7e96a2e7671c24b9d2ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">eeprom_read_trig;Register Addresses: 1[0:0];Used to read efuse values into the chain using register trigger  <a href="#a072337c0bda7e96a2e7671c24b9d2ea0">More...</a><br /></td></tr>
<tr class="separator:a072337c0bda7e96a2e7671c24b9d2ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af407d20259e48b205156afa37dc9ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af407d20259e48b205156afa37dc9ec89">swap_read_data</a></td></tr>
<tr class="memdesc:af407d20259e48b205156afa37dc9ec89"><td class="mdescLeft">&#160;</td><td class="mdescRight">swap_read_data;Register Addresses: 1[1:1];swaps/reverse the data read by i2c-host.  <a href="#af407d20259e48b205156afa37dc9ec89">More...</a><br /></td></tr>
<tr class="separator:af407d20259e48b205156afa37dc9ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862b136ce7f6fec789152e29f6ecde14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a862b136ce7f6fec789152e29f6ecde14">eeprom_start_reg_addr</a></td></tr>
<tr class="memdesc:a862b136ce7f6fec789152e29f6ecde14"><td class="mdescLeft">&#160;</td><td class="mdescRight">eeprom_start_reg_addr;Register Addresses: 1[16:9];The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this.  <a href="#a862b136ce7f6fec789152e29f6ecde14">More...</a><br /></td></tr>
<tr class="separator:a862b136ce7f6fec789152e29f6ecde14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82583d9913fb9594494f5fb0a7736a5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a82583d9913fb9594494f5fb0a7736a5b">frame_vd_trig</a></td></tr>
<tr class="memdesc:a82583d9913fb9594494f5fb0a7736a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">frame_vd_trig;Register Addresses: 1[17:17];when this bit is '1' i2c host is triggered every frame vd. Else it is triggered based on the i2c_trig_reg.  <a href="#a82583d9913fb9594494f5fb0a7736a5b">More...</a><br /></td></tr>
<tr class="separator:a82583d9913fb9594494f5fb0a7736a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75c9e118c738d3f61c4a8300854e119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af75c9e118c738d3f61c4a8300854e119">i2c_trig_reg</a></td></tr>
<tr class="memdesc:af75c9e118c738d3f61c4a8300854e119"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_trig_reg;Register Addresses: 1[18:18];The trigger register for i2c transaction.  <a href="#af75c9e118c738d3f61c4a8300854e119">More...</a><br /></td></tr>
<tr class="separator:af75c9e118c738d3f61c4a8300854e119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece5a9388c2376cec5f2d881449bab1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aece5a9388c2376cec5f2d881449bab1b">i2c_en</a></td></tr>
<tr class="memdesc:aece5a9388c2376cec5f2d881449bab1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_en;Register Addresses: 1[19:19];Enables the i2c host operation. Does not control the init load.  <a href="#aece5a9388c2376cec5f2d881449bab1b">More...</a><br /></td></tr>
<tr class="separator:aece5a9388c2376cec5f2d881449bab1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21638bd4e30c109088a1ac38fb23ef23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a21638bd4e30c109088a1ac38fb23ef23">i2c_rw</a></td></tr>
<tr class="memdesc:a21638bd4e30c109088a1ac38fb23ef23"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_rw;Register Addresses: 1[21:20];Choses the r/w for i2c host operation.;By default it reads temperature sensor.  <a href="#a21638bd4e30c109088a1ac38fb23ef23">More...</a><br /></td></tr>
<tr class="separator:a21638bd4e30c109088a1ac38fb23ef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea093c7c669af60ee3528d4e47751ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5ea093c7c669af60ee3528d4e47751ec">i2c_read_data</a></td></tr>
<tr class="memdesc:a5ea093c7c669af60ee3528d4e47751ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_read_data;Register Addresses: 3[7:0];The hosts read data.  <a href="#a5ea093c7c669af60ee3528d4e47751ec">More...</a><br /></td></tr>
<tr class="separator:a5ea093c7c669af60ee3528d4e47751ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d6fab1063e7f0b1d5a245b1437e35a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa1d6fab1063e7f0b1d5a245b1437e35a">i2c_write_data1</a></td></tr>
<tr class="memdesc:aa1d6fab1063e7f0b1d5a245b1437e35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_data1;Register Addresses: 3[16:9];The address where the read would start. Normally in temperature sensor read this is not required to be programmed.  <a href="#aa1d6fab1063e7f0b1d5a245b1437e35a">More...</a><br /></td></tr>
<tr class="separator:aa1d6fab1063e7f0b1d5a245b1437e35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a161f183b2a43ba1fb8bc1fa7e7d764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a0a161f183b2a43ba1fb8bc1fa7e7d764">i2c_num_tran</a></td></tr>
<tr class="memdesc:a0a161f183b2a43ba1fb8bc1fa7e7d764"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_tran;Register Addresses: 3[17:17];The number of transactions. Either 1 or 2.  <a href="#a0a161f183b2a43ba1fb8bc1fa7e7d764">More...</a><br /></td></tr>
<tr class="separator:a0a161f183b2a43ba1fb8bc1fa7e7d764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4961f0f3fa6789d072d688591190cd5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4961f0f3fa6789d072d688591190cd5d">en_eeprom_read</a></td></tr>
<tr class="memdesc:a4961f0f3fa6789d072d688591190cd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_eeprom_read;Register Addresses: 1[23:23];Disables the gating of auto_load clock after init_load_done. Should be used if register triggering has to work.  <a href="#a4961f0f3fa6789d072d688591190cd5d">More...</a><br /></td></tr>
<tr class="separator:a4961f0f3fa6789d072d688591190cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5ead741220099cce07cf99c64b958d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6e5ead741220099cce07cf99c64b958d">init_load_done</a></td></tr>
<tr class="memdesc:a6e5ead741220099cce07cf99c64b958d"><td class="mdescLeft">&#160;</td><td class="mdescRight">init_load_done;Register Addresses: 3[8:8];Can be used to check whether initial auto_load is successful or not.  <a href="#a6e5ead741220099cce07cf99c64b958d">More...</a><br /></td></tr>
<tr class="separator:a6e5ead741220099cce07cf99c64b958d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbd370649bdf154c9df95c66a16d839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2bbd370649bdf154c9df95c66a16d839">addr_slave_eeprom</a></td></tr>
<tr class="memdesc:a2bbd370649bdf154c9df95c66a16d839"><td class="mdescLeft">&#160;</td><td class="mdescRight">addr_slave_eeprom;Register Addresses: 1[8:2];  <a href="#a2bbd370649bdf154c9df95c66a16d839">More...</a><br /></td></tr>
<tr class="separator:a2bbd370649bdf154c9df95c66a16d839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34c97cad70b9975e407bef1367c837"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3f34c97cad70b9975e407bef1367c837">i2c_num_bytes_tran1</a></td></tr>
<tr class="memdesc:a3f34c97cad70b9975e407bef1367c837"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_bytes_tran1;Register Addresses: 7[17:16];Number of bytes used in the tran2 of i2c transaction.  <a href="#a3f34c97cad70b9975e407bef1367c837">More...</a><br /></td></tr>
<tr class="separator:a3f34c97cad70b9975e407bef1367c837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfdbeff964934c25820ccc15374e3be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a4bfdbeff964934c25820ccc15374e3be">i2c_num_bytes_tran2</a></td></tr>
<tr class="memdesc:a4bfdbeff964934c25820ccc15374e3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_num_bytes_tran2;Register Addresses: 5[23:22];Number of bytes used in the tran2 of i2c transaction.  <a href="#a4bfdbeff964934c25820ccc15374e3be">More...</a><br /></td></tr>
<tr class="separator:a4bfdbeff964934c25820ccc15374e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f82b6d2ba125322a2bbd5a19d8cb24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a60f82b6d2ba125322a2bbd5a19d8cb24">i2c_write_data2</a></td></tr>
<tr class="memdesc:a60f82b6d2ba125322a2bbd5a19d8cb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_write_data2;Register Addresses: 7[7:0];  <a href="#a60f82b6d2ba125322a2bbd5a19d8cb24">More...</a><br /></td></tr>
<tr class="separator:a60f82b6d2ba125322a2bbd5a19d8cb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77904680d88bd792a64a8647b0b33a3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a77904680d88bd792a64a8647b0b33a3e">i2c_sel_read_bytes</a></td></tr>
<tr class="memdesc:a77904680d88bd792a64a8647b0b33a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_sel_read_bytes;Register Addresses: 7[19:18];choses which byte of i2c_read register to be read.  <a href="#a77904680d88bd792a64a8647b0b33a3e">More...</a><br /></td></tr>
<tr class="separator:a77904680d88bd792a64a8647b0b33a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bde1d46ee3c6d51052c09e1ad84f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae5bde1d46ee3c6d51052c09e1ad84f84">i2c_cont_rw</a></td></tr>
<tr class="memdesc:ae5bde1d46ee3c6d51052c09e1ad84f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">i2c_cont_rw;Register Addresses: 0[6:6];  <a href="#ae5bde1d46ee3c6d51052c09e1ad84f84">More...</a><br /></td></tr>
<tr class="separator:ae5bde1d46ee3c6d51052c09e1ad84f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeddf7ddc169440a2a338ee7c7a721b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abeddf7ddc169440a2a338ee7c7a721b9">dis_ovldet</a></td></tr>
<tr class="memdesc:abeddf7ddc169440a2a338ee7c7a721b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_ovldet;Register Addresses: 101[23:23];to disable overload detection  <a href="#abeddf7ddc169440a2a338ee7c7a721b9">More...</a><br /></td></tr>
<tr class="separator:abeddf7ddc169440a2a338ee7c7a721b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41346a3341dc33f7085fbaa56947ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac41346a3341dc33f7085fbaa56947ad6">prog_ovldet_refp</a></td></tr>
<tr class="memdesc:ac41346a3341dc33f7085fbaa56947ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">prog_ovldet_refp;Register Addresses: 100[20:18];To program OVL_DET REFP  <a href="#ac41346a3341dc33f7085fbaa56947ad6">More...</a><br /></td></tr>
<tr class="separator:ac41346a3341dc33f7085fbaa56947ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bb471d2455d0fb9a96a368003f7f59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac2bb471d2455d0fb9a96a368003f7f59">prog_ovldet_refm</a></td></tr>
<tr class="memdesc:ac2bb471d2455d0fb9a96a368003f7f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">prog_ovldet_refm;Register Addresses: 100[23:21];To program OVL_DET REFM  <a href="#ac2bb471d2455d0fb9a96a368003f7f59">More...</a><br /></td></tr>
<tr class="separator:ac2bb471d2455d0fb9a96a368003f7f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1b16c376d9ac5d8991c247ef3546e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afc1b16c376d9ac5d8991c247ef3546e6">iamb_max_sel</a></td></tr>
<tr class="memdesc:afc1b16c376d9ac5d8991c247ef3546e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">iamb_max_sel;Register Addresses: 114[7:4];selects the value of DAC resistor  <a href="#afc1b16c376d9ac5d8991c247ef3546e6">More...</a><br /></td></tr>
<tr class="separator:afc1b16c376d9ac5d8991c247ef3546e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbaca0aecb35d0f114f34ce5a9de469a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afbaca0aecb35d0f114f34ce5a9de469a">tm_vrefp_diode</a></td></tr>
<tr class="memdesc:afbaca0aecb35d0f114f34ce5a9de469a"><td class="mdescLeft">&#160;</td><td class="mdescRight">tm_vrefp_diode;Register Addresses: 109[2:0];To program the bias voltage INP  <a href="#afbaca0aecb35d0f114f34ce5a9de469a">More...</a><br /></td></tr>
<tr class="separator:afbaca0aecb35d0f114f34ce5a9de469a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f334100a90c93956c397dc752a89d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af2f334100a90c93956c397dc752a89d4">tm_vrefm_diode</a></td></tr>
<tr class="memdesc:af2f334100a90c93956c397dc752a89d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">tm_vrefm_diode;Register Addresses: 109[5:3];To program the bias voltage INM  <a href="#af2f334100a90c93956c397dc752a89d4">More...</a><br /></td></tr>
<tr class="separator:af2f334100a90c93956c397dc752a89d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1789f3a9d92591b56bf9ab446dc6fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3b1789f3a9d92591b56bf9ab446dc6fd">gpo1_mux_sel</a></td></tr>
<tr class="memdesc:a3b1789f3a9d92591b56bf9ab446dc6fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo1_mux_sel;Register Addresses: 120[8:6];  <a href="#a3b1789f3a9d92591b56bf9ab446dc6fd">More...</a><br /></td></tr>
<tr class="separator:a3b1789f3a9d92591b56bf9ab446dc6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01ee57ca57e9b4d0524cefadd0d076b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac01ee57ca57e9b4d0524cefadd0d076b">gpio1_obuf_en</a></td></tr>
<tr class="memdesc:ac01ee57ca57e9b4d0524cefadd0d076b"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio1_obuf_en;Register Addresses: 120[12:12];  <a href="#ac01ee57ca57e9b4d0524cefadd0d076b">More...</a><br /></td></tr>
<tr class="separator:ac01ee57ca57e9b4d0524cefadd0d076b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50296cb1f35a6efd1a5b897d3522298f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a50296cb1f35a6efd1a5b897d3522298f">gpio1_ibuf_en</a></td></tr>
<tr class="memdesc:a50296cb1f35a6efd1a5b897d3522298f"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio1_ibuf_en;Register Addresses: 120[13:13];  <a href="#a50296cb1f35a6efd1a5b897d3522298f">More...</a><br /></td></tr>
<tr class="separator:a50296cb1f35a6efd1a5b897d3522298f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b5313e99a366c95aae959bdbcf09c0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a1b5313e99a366c95aae959bdbcf09c0d">gpo2_mux_sel</a></td></tr>
<tr class="memdesc:a1b5313e99a366c95aae959bdbcf09c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo2_mux_sel;Register Addresses: 120[11:9];  <a href="#a1b5313e99a366c95aae959bdbcf09c0d">More...</a><br /></td></tr>
<tr class="separator:a1b5313e99a366c95aae959bdbcf09c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad472858db7f60d4f24f341366ca60662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad472858db7f60d4f24f341366ca60662">gpio2_obuf_en</a></td></tr>
<tr class="memdesc:ad472858db7f60d4f24f341366ca60662"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio2_obuf_en;Register Addresses: 120[15:15];  <a href="#ad472858db7f60d4f24f341366ca60662">More...</a><br /></td></tr>
<tr class="separator:ad472858db7f60d4f24f341366ca60662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7825ff77b413c03b2b692cbaa14f1776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7825ff77b413c03b2b692cbaa14f1776">gpio2_ibuf_en</a></td></tr>
<tr class="memdesc:a7825ff77b413c03b2b692cbaa14f1776"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio2_ibuf_en;Register Addresses: 120[16:16];  <a href="#a7825ff77b413c03b2b692cbaa14f1776">More...</a><br /></td></tr>
<tr class="separator:a7825ff77b413c03b2b692cbaa14f1776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cba8f8dd248a5f91d94e0125123cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a40cba8f8dd248a5f91d94e0125123cd0">gpo3_mux_sel</a></td></tr>
<tr class="memdesc:a40cba8f8dd248a5f91d94e0125123cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpo3_mux_sel;Register Addresses: 120[2:0];  <a href="#a40cba8f8dd248a5f91d94e0125123cd0">More...</a><br /></td></tr>
<tr class="separator:a40cba8f8dd248a5f91d94e0125123cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8598e21fd562e98f5225f398a3440a5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8598e21fd562e98f5225f398a3440a5a">sel_gp3_on_sdam</a></td></tr>
<tr class="memdesc:a8598e21fd562e98f5225f398a3440a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_gp3_on_sdam;Register Addresses: 120[22:22];  <a href="#a8598e21fd562e98f5225f398a3440a5a">More...</a><br /></td></tr>
<tr class="separator:a8598e21fd562e98f5225f398a3440a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac931eedf109f2f9401b66df4e3507a4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac931eedf109f2f9401b66df4e3507a4b">dealias_en</a></td></tr>
<tr class="memdesc:ac931eedf109f2f9401b66df4e3507a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_en;Register Addresses: 113[1:1];To enable Dealias mode to get different Modulation freq close to 40MHz, ;34.3 MHz &amp; 48 MHz.  <a href="#ac931eedf109f2f9401b66df4e3507a4b">More...</a><br /></td></tr>
<tr class="separator:ac931eedf109f2f9401b66df4e3507a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fbd3557236e1c0b91d69f2a9d426aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a06fbd3557236e1c0b91d69f2a9d426aa">dealias_freq</a></td></tr>
<tr class="memdesc:a06fbd3557236e1c0b91d69f2a9d426aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">dealias_freq;Register Addresses: 113[2:2];Changes o/p freq in dealias mode;- only when dealais mode is enabled (TM_CLKGENless than2greater than is set to '1').  <a href="#a06fbd3557236e1c0b91d69f2a9d426aa">More...</a><br /></td></tr>
<tr class="separator:a06fbd3557236e1c0b91d69f2a9d426aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ac086d5f7e663c6dc7c3593cac3b5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a94ac086d5f7e663c6dc7c3593cac3b5e">shift_illum_phase</a></td></tr>
<tr class="memdesc:a94ac086d5f7e663c6dc7c3593cac3b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">shift_illum_phase;Register Addresses: 113[6:3];Shift bits to get different LED_CLK phases in calib mode.;;80M mode:16phases, 22.5 deg separation(360/16)-6.25n separation;;40M mode:16phases, 45 deg separation(360/8)-12.5n separation;;Basically 40M mode MSB bit is unused.  <a href="#a94ac086d5f7e663c6dc7c3593cac3b5e">More...</a><br /></td></tr>
<tr class="separator:a94ac086d5f7e663c6dc7c3593cac3b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12f0d2acddcb5fec5486679efc32b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa12f0d2acddcb5fec5486679efc32b9e">shut_clocks</a></td></tr>
<tr class="memdesc:aa12f0d2acddcb5fec5486679efc32b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">shut_clocks;Register Addresses: 113[8:8];to shut down all 20M, 10M clock switching  <a href="#aa12f0d2acddcb5fec5486679efc32b9e">More...</a><br /></td></tr>
<tr class="separator:aa12f0d2acddcb5fec5486679efc32b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc537a35dddb705d93afc3cf2987691"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aafc537a35dddb705d93afc3cf2987691">invert_tg_clk</a></td></tr>
<tr class="memdesc:aafc537a35dddb705d93afc3cf2987691"><td class="mdescLeft">&#160;</td><td class="mdescRight">invert_tg_clk;Register Addresses: 113[9:9];to invert tg_clk for timing requirements  <a href="#aafc537a35dddb705d93afc3cf2987691">More...</a><br /></td></tr>
<tr class="separator:aafc537a35dddb705d93afc3cf2987691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f537a5f1f92a24f07e2fef2ba4db72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a31f537a5f1f92a24f07e2fef2ba4db72">invert_afe_clk</a></td></tr>
<tr class="memdesc:a31f537a5f1f92a24f07e2fef2ba4db72"><td class="mdescLeft">&#160;</td><td class="mdescRight">invert_afe_clk;Register Addresses: 113[11:11];  <a href="#a31f537a5f1f92a24f07e2fef2ba4db72">More...</a><br /></td></tr>
<tr class="separator:a31f537a5f1f92a24f07e2fef2ba4db72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade489a95c33bc2c8ffe2752b08c961d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ade489a95c33bc2c8ffe2752b08c961d4">dis_illum_clk_tx</a></td></tr>
<tr class="memdesc:ade489a95c33bc2c8ffe2752b08c961d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_illum_clk_tx;Register Addresses: 113[12:12];Disable LED clk going to transmitter  <a href="#ade489a95c33bc2c8ffe2752b08c961d4">More...</a><br /></td></tr>
<tr class="separator:ade489a95c33bc2c8ffe2752b08c961d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e24dda1b61159e4352356d589478e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae4e24dda1b61159e4352356d589478e6">en_illum_clk_gpio</a></td></tr>
<tr class="memdesc:ae4e24dda1b61159e4352356d589478e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_illum_clk_gpio;Register Addresses: 113[16:16];Disable LED CLK going to GPIO  <a href="#ae4e24dda1b61159e4352356d589478e6">More...</a><br /></td></tr>
<tr class="separator:ae4e24dda1b61159e4352356d589478e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8179b5fcd502e8d457cffefa3d29fbfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a8179b5fcd502e8d457cffefa3d29fbfa">illum_clk_gpio_mode</a></td></tr>
<tr class="memdesc:a8179b5fcd502e8d457cffefa3d29fbfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">illum_clk_gpio_mode;Register Addresses: 113[15:15];When this bit is '1', illum_en gating led_clk going to GPIO is masked.;  <a href="#a8179b5fcd502e8d457cffefa3d29fbfa">More...</a><br /></td></tr>
<tr class="separator:a8179b5fcd502e8d457cffefa3d29fbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfff16e44f89b0db5bffbf56fb955bfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#abfff16e44f89b0db5bffbf56fb955bfb">unmask_illumen_intxtalk</a></td></tr>
<tr class="memdesc:abfff16e44f89b0db5bffbf56fb955bfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">unmask_illumen_intxtalk;Register Addresses: 113[17:17];Mask internal crosstalk signal gating illum_en.  <a href="#abfff16e44f89b0db5bffbf56fb955bfb">More...</a><br /></td></tr>
<tr class="separator:abfff16e44f89b0db5bffbf56fb955bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bebaed274a28fd3531af38d2e18ac1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a26bebaed274a28fd3531af38d2e18ac1">temp_offset</a></td></tr>
<tr class="memdesc:a26bebaed274a28fd3531af38d2e18ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">temp_offset;Register Addresses: 110[16:8];temperature offset  <a href="#a26bebaed274a28fd3531af38d2e18ac1">More...</a><br /></td></tr>
<tr class="separator:a26bebaed274a28fd3531af38d2e18ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe90c6926f0809ce3d3f7ce5949a21a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afe90c6926f0809ce3d3f7ce5949a21a5">en_temp_conv</a></td></tr>
<tr class="memdesc:afe90c6926f0809ce3d3f7ce5949a21a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_temp_conv;Register Addresses: 110[19:19];To enable temperature conversion  <a href="#afe90c6926f0809ce3d3f7ce5949a21a5">More...</a><br /></td></tr>
<tr class="separator:afe90c6926f0809ce3d3f7ce5949a21a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3483f13e070b756c7cb4bb1276e12f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3483f13e070b756c7cb4bb1276e12f1b">dis_glb_pd_refsys</a></td></tr>
<tr class="memdesc:a3483f13e070b756c7cb4bb1276e12f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_refsys;Register Addresses: 118[0:0];  <a href="#a3483f13e070b756c7cb4bb1276e12f1b">More...</a><br /></td></tr>
<tr class="separator:a3483f13e070b756c7cb4bb1276e12f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4aae9a7d8062c5893bb8a4a8716255"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2b4aae9a7d8062c5893bb8a4a8716255">dis_glb_pd_temp_sens</a></td></tr>
<tr class="memdesc:a2b4aae9a7d8062c5893bb8a4a8716255"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_temp_sens;Register Addresses: 118[1:1];  <a href="#a2b4aae9a7d8062c5893bb8a4a8716255">More...</a><br /></td></tr>
<tr class="separator:a2b4aae9a7d8062c5893bb8a4a8716255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20afc6b01676f3427fec05f5f70af86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa20afc6b01676f3427fec05f5f70af86">dis_glb_pd_illum_drv</a></td></tr>
<tr class="memdesc:aa20afc6b01676f3427fec05f5f70af86"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_illum_drv;Register Addresses: 118[2:2];  <a href="#aa20afc6b01676f3427fec05f5f70af86">More...</a><br /></td></tr>
<tr class="separator:aa20afc6b01676f3427fec05f5f70af86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78dfbdc7b8d538de989502f6cef32a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aa78dfbdc7b8d538de989502f6cef32a3">dis_glb_pd_afe</a></td></tr>
<tr class="memdesc:aa78dfbdc7b8d538de989502f6cef32a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_afe;Register Addresses: 118[3:3];  <a href="#aa78dfbdc7b8d538de989502f6cef32a3">More...</a><br /></td></tr>
<tr class="separator:aa78dfbdc7b8d538de989502f6cef32a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414604fc5fb4c494a769b13748bb7392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a414604fc5fb4c494a769b13748bb7392">dis_glb_pd_afe_dac</a></td></tr>
<tr class="memdesc:a414604fc5fb4c494a769b13748bb7392"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_afe_dac;Register Addresses: 118[4:4];  <a href="#a414604fc5fb4c494a769b13748bb7392">More...</a><br /></td></tr>
<tr class="separator:a414604fc5fb4c494a769b13748bb7392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bbf1f0856d86847576e5aa8476434e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a6bbf1f0856d86847576e5aa8476434e1">dis_glb_pd_amb_dac</a></td></tr>
<tr class="memdesc:a6bbf1f0856d86847576e5aa8476434e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_amb_dac;Register Addresses: 118[5:5];  <a href="#a6bbf1f0856d86847576e5aa8476434e1">More...</a><br /></td></tr>
<tr class="separator:a6bbf1f0856d86847576e5aa8476434e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634e303dd3d5ed27db06ec313f65a903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a634e303dd3d5ed27db06ec313f65a903">dis_glb_pd_amb_adc</a></td></tr>
<tr class="memdesc:a634e303dd3d5ed27db06ec313f65a903"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_amb_adc;Register Addresses: 118[6:6];  <a href="#a634e303dd3d5ed27db06ec313f65a903">More...</a><br /></td></tr>
<tr class="separator:a634e303dd3d5ed27db06ec313f65a903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ca05692ed3228b420198d2d2d41764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac6ca05692ed3228b420198d2d2d41764">dis_glb_pd_test_curr</a></td></tr>
<tr class="memdesc:ac6ca05692ed3228b420198d2d2d41764"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_test_curr;Register Addresses: 118[7:7];  <a href="#ac6ca05692ed3228b420198d2d2d41764">More...</a><br /></td></tr>
<tr class="separator:ac6ca05692ed3228b420198d2d2d41764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb003e0de106bae66235b7bfce615880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#afb003e0de106bae66235b7bfce615880">dis_glb_pd_osc</a></td></tr>
<tr class="memdesc:afb003e0de106bae66235b7bfce615880"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_osc;Register Addresses: 118[8:8];  <a href="#afb003e0de106bae66235b7bfce615880">More...</a><br /></td></tr>
<tr class="separator:afb003e0de106bae66235b7bfce615880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0168cb093e6daba316dd980114dba22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad0168cb093e6daba316dd980114dba22">dis_glb_pd_i2chost</a></td></tr>
<tr class="memdesc:ad0168cb093e6daba316dd980114dba22"><td class="mdescLeft">&#160;</td><td class="mdescRight">dis_glb_pd_i2chost;Register Addresses: 118[9:9];  <a href="#ad0168cb093e6daba316dd980114dba22">More...</a><br /></td></tr>
<tr class="separator:ad0168cb093e6daba316dd980114dba22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e71677cefd8061611120b0aadb753da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a3e71677cefd8061611120b0aadb753da">pdn_global</a></td></tr>
<tr class="memdesc:a3e71677cefd8061611120b0aadb753da"><td class="mdescLeft">&#160;</td><td class="mdescRight">pdn_global;Register Addresses: 118[11:11];  <a href="#a3e71677cefd8061611120b0aadb753da">More...</a><br /></td></tr>
<tr class="separator:a3e71677cefd8061611120b0aadb753da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5308a2b279a1c5c9b9e34da5a49bf06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae5308a2b279a1c5c9b9e34da5a49bf06">en_dyn_pd_refsys</a></td></tr>
<tr class="memdesc:ae5308a2b279a1c5c9b9e34da5a49bf06"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_refsys;Register Addresses: 119[0:0];  <a href="#ae5308a2b279a1c5c9b9e34da5a49bf06">More...</a><br /></td></tr>
<tr class="separator:ae5308a2b279a1c5c9b9e34da5a49bf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9d328faff345b7586508ef9fff74b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a7e9d328faff345b7586508ef9fff74b3">en_dyn_pd_temp_sens</a></td></tr>
<tr class="memdesc:a7e9d328faff345b7586508ef9fff74b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_temp_sens;Register Addresses: 119[1:1];  <a href="#a7e9d328faff345b7586508ef9fff74b3">More...</a><br /></td></tr>
<tr class="separator:a7e9d328faff345b7586508ef9fff74b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2232f7a08f5802ded8b10f2bd5b63425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2232f7a08f5802ded8b10f2bd5b63425">en_dyn_pd_illum_drv</a></td></tr>
<tr class="memdesc:a2232f7a08f5802ded8b10f2bd5b63425"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_illum_drv;Register Addresses: 119[2:2];  <a href="#a2232f7a08f5802ded8b10f2bd5b63425">More...</a><br /></td></tr>
<tr class="separator:a2232f7a08f5802ded8b10f2bd5b63425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d024f0ebab115594b49d5652f2edb4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a1d024f0ebab115594b49d5652f2edb4f">en_dyn_pd_afe</a></td></tr>
<tr class="memdesc:a1d024f0ebab115594b49d5652f2edb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_afe;Register Addresses: 119[3:3];  <a href="#a1d024f0ebab115594b49d5652f2edb4f">More...</a><br /></td></tr>
<tr class="separator:a1d024f0ebab115594b49d5652f2edb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac696b5b40353a14fb5c1d7e2baf45305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac696b5b40353a14fb5c1d7e2baf45305">en_dyn_pd_afe_dac</a></td></tr>
<tr class="memdesc:ac696b5b40353a14fb5c1d7e2baf45305"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_afe_dac;Register Addresses: 119[4:4];  <a href="#ac696b5b40353a14fb5c1d7e2baf45305">More...</a><br /></td></tr>
<tr class="separator:ac696b5b40353a14fb5c1d7e2baf45305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e6e0cfacb0fc6fd9cc06b100aa01f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af5e6e0cfacb0fc6fd9cc06b100aa01f4">en_dyn_pd_amb_dac</a></td></tr>
<tr class="memdesc:af5e6e0cfacb0fc6fd9cc06b100aa01f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_amb_dac;Register Addresses: 119[5:5];  <a href="#af5e6e0cfacb0fc6fd9cc06b100aa01f4">More...</a><br /></td></tr>
<tr class="separator:af5e6e0cfacb0fc6fd9cc06b100aa01f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae952ca72d27c62fa0aef949b4d3ae50a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae952ca72d27c62fa0aef949b4d3ae50a">en_dyn_pd_amb_adc</a></td></tr>
<tr class="memdesc:ae952ca72d27c62fa0aef949b4d3ae50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_amb_adc;Register Addresses: 119[6:6];  <a href="#ae952ca72d27c62fa0aef949b4d3ae50a">More...</a><br /></td></tr>
<tr class="separator:ae952ca72d27c62fa0aef949b4d3ae50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2840adf1406396e8aaad4b2b511263f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a2840adf1406396e8aaad4b2b511263f4">en_dyn_pd_test_curr</a></td></tr>
<tr class="memdesc:a2840adf1406396e8aaad4b2b511263f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_test_curr;Register Addresses: 119[7:7];  <a href="#a2840adf1406396e8aaad4b2b511263f4">More...</a><br /></td></tr>
<tr class="separator:a2840adf1406396e8aaad4b2b511263f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e49be726f4e0185d74574e0e5125e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a84e49be726f4e0185d74574e0e5125e6">en_dyn_pd_osc</a></td></tr>
<tr class="memdesc:a84e49be726f4e0185d74574e0e5125e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_osc;Register Addresses: 119[8:8];  <a href="#a84e49be726f4e0185d74574e0e5125e6">More...</a><br /></td></tr>
<tr class="separator:a84e49be726f4e0185d74574e0e5125e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff3363547a60ee9cd15683d2d928a98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aeff3363547a60ee9cd15683d2d928a98">en_dyn_pd_i2chost_osc</a></td></tr>
<tr class="memdesc:aeff3363547a60ee9cd15683d2d928a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">en_dyn_pd_i2chost_osc;Register Addresses: 119[9:9];  <a href="#aeff3363547a60ee9cd15683d2d928a98">More...</a><br /></td></tr>
<tr class="separator:aeff3363547a60ee9cd15683d2d928a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb14b14455b85035385487feaa6b8191"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aeb14b14455b85035385487feaa6b8191">TX0_PIN_CONFIG</a></td></tr>
<tr class="memdesc:aeb14b14455b85035385487feaa6b8191"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX0_PIN_CONFIG;Register Addresses: 122[5:4];.  <a href="#aeb14b14455b85035385487feaa6b8191">More...</a><br /></td></tr>
<tr class="separator:aeb14b14455b85035385487feaa6b8191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f818c35d56f58188c835e1015dd8a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a48f818c35d56f58188c835e1015dd8a1">TX1_PIN_CONFIG</a></td></tr>
<tr class="memdesc:a48f818c35d56f58188c835e1015dd8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX1_PIN_CONFIG;Register Addresses: 122[1:0];.  <a href="#a48f818c35d56f58188c835e1015dd8a1">More...</a><br /></td></tr>
<tr class="separator:a48f818c35d56f58188c835e1015dd8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85c3690f3796209b20e40e7b41f7e79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ad85c3690f3796209b20e40e7b41f7e79">TX2_PIN_CONFIG</a></td></tr>
<tr class="memdesc:ad85c3690f3796209b20e40e7b41f7e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX2_PIN_CONFIG;Register Addresses: 122[3:2];.  <a href="#ad85c3690f3796209b20e40e7b41f7e79">More...</a><br /></td></tr>
<tr class="separator:ad85c3690f3796209b20e40e7b41f7e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3861eb87aa23a372866d40141e1d1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a5b3861eb87aa23a372866d40141e1d1b">EN_TX_CLKB</a></td></tr>
<tr class="memdesc:a5b3861eb87aa23a372866d40141e1d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_CLKB;Register Addresses: 121[0:0];.  <a href="#a5b3861eb87aa23a372866d40141e1d1b">More...</a><br /></td></tr>
<tr class="separator:a5b3861eb87aa23a372866d40141e1d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3adb0e788cb2ebb0ced80223fab4358"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae3adb0e788cb2ebb0ced80223fab4358">EN_TX_CLKZ</a></td></tr>
<tr class="memdesc:ae3adb0e788cb2ebb0ced80223fab4358"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_CLKZ;Register Addresses: 121[2:2];.  <a href="#ae3adb0e788cb2ebb0ced80223fab4358">More...</a><br /></td></tr>
<tr class="separator:ae3adb0e788cb2ebb0ced80223fab4358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb8747ea97079cdb23f696d6cdb16d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ae2eb8747ea97079cdb23f696d6cdb16d">sel_illum_tx0_on_tx1</a></td></tr>
<tr class="memdesc:ae2eb8747ea97079cdb23f696d6cdb16d"><td class="mdescLeft">&#160;</td><td class="mdescRight">sel_illum_tx0_on_tx1;Register Addresses: 121[3:3];Force ILLUM_EN_0 (TX0) onto ILLUM_EN_1 (TX1). This mode is required to enable static LED drive mode.  <a href="#ae2eb8747ea97079cdb23f696d6cdb16d">More...</a><br /></td></tr>
<tr class="separator:ae2eb8747ea97079cdb23f696d6cdb16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87d1ee56176d705921c2a31686a75b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#ac87d1ee56176d705921c2a31686a75b9">ILLUM_DC_CURR_DAC</a></td></tr>
<tr class="memdesc:ac87d1ee56176d705921c2a31686a75b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ILLUM_DC_CURR_DAC;Register Addresses: 121[11:8];0.5mA*register setting.  <a href="#ac87d1ee56176d705921c2a31686a75b9">More...</a><br /></td></tr>
<tr class="separator:ac87d1ee56176d705921c2a31686a75b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76bc6a5db0e4511c0b3bb200cbc2916"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af76bc6a5db0e4511c0b3bb200cbc2916">PDN_ILLUM_DC_CURR</a></td></tr>
<tr class="memdesc:af76bc6a5db0e4511c0b3bb200cbc2916"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDN_ILLUM_DC_CURR;Register Addresses: 121[12:12];.  <a href="#af76bc6a5db0e4511c0b3bb200cbc2916">More...</a><br /></td></tr>
<tr class="separator:af76bc6a5db0e4511c0b3bb200cbc2916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af63157021f791a3763b72483dec03d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#af63157021f791a3763b72483dec03d72">FEEDBACK_CONT_MODE</a></td></tr>
<tr class="memdesc:af63157021f791a3763b72483dec03d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">FEEDBACK_CONT_MODE;Register Addresses: 121[13:13];.  <a href="#af63157021f791a3763b72483dec03d72">More...</a><br /></td></tr>
<tr class="separator:af63157021f791a3763b72483dec03d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3ccf30f737f05458d2fa6ad7311c49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#aab3ccf30f737f05458d2fa6ad7311c49">PDN_ILLUM_DRV</a></td></tr>
<tr class="memdesc:aab3ccf30f737f05458d2fa6ad7311c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">PDN_ILLUM_DRV;Register Addresses: 121[19:19];.  <a href="#aab3ccf30f737f05458d2fa6ad7311c49">More...</a><br /></td></tr>
<tr class="separator:aab3ccf30f737f05458d2fa6ad7311c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b14dc38341c9be43b37b34ec69301f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classdev_register.html">devRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_o_p_t3101_registers.html#a62b14dc38341c9be43b37b34ec69301f">EN_TX_DC_CURR_ALL</a></td></tr>
<tr class="memdesc:a62b14dc38341c9be43b37b34ec69301f"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN_TX_DC_CURR_ALL;Register Addresses: 121[4:4];.  <a href="#a62b14dc38341c9be43b37b34ec69301f">More...</a><br /></td></tr>
<tr class="separator:a62b14dc38341c9be43b37b34ec69301f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Class that enumerates all registers in OPT3101. </p>
<p>Class that enlists and declares all OPT3101 registers accesible to user. The names of the registers match with names in the <a href="http://www.ti.com/lit/ds/symlink/opt3101.pdf">datasheet</a> These registers are directly accesible to the user in the program. <br />
 For example: <a class="el" href="class_o_p_t3101_registers.html#ad92bd09c7b71504a6d704738f947423b" title="hdr_mode;Register Addresses: 8[17:17]; ">OPT3101Registers::hdr_mode</a> = 1 would set the register hdr_mode to 1 <br />
 Similarly to read the value of the register users need to call the <a class="el" href="classdev_register.html#ac7f2e7ec834102cdf3ebd3a6f849612a" title="Function called to read the value of register. ">devRegister::read()</a> function like OPT3101Registers::hdr_mode::read() </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a2a1e1326298b4b07e7c922ccc0ac0d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1e1326298b4b07e7c922ccc0ac0d85">&#9670;&nbsp;</a></span>OPT3101Registers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OPT3101Registers::OPT3101Registers </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constructor for class <a class="el" href="class_o_p_t3101_registers.html" title="Class that enumerates all registers in OPT3101. ">OPT3101Registers</a>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">Nothing</td><td>Constructor allocates <a class="el" href="classdev_register.html#a6596e86ccbcd857febb5c28bc03aa480" title="This specifies how many ADDRESS does this register span across. For eg: There are registers which spa...">devRegister::size</a> to each <a class="el" href="classdev_register.html" title="Class that contains positional information for registers in the registermap. ">devRegister</a> instance on construction </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; Address=11</p>
<p>&lt; Address=11</p>
<p>&lt; Address=11</p>
<p>&lt; Address=17</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=8</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=9</p>
<p>&lt; Address=10</p>
<p>&lt; Address=10</p>
<p>&lt; Address=10</p>
<p>&lt; Address=16</p>
<p>&lt; Address=17</p>
<p>&lt; Address=8</p>
<p>&lt; Address=9</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=16</p>
<p>&lt; Address=17</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=15</p>
<p>&lt; Address=16</p>
<p>&lt; Address=0</p>
<p>&lt; Address=39</p>
<p>&lt; Address=38</p>
<p>&lt; Address=39</p>
<p>&lt; Address=39</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=42</p>
<p>&lt; Address=44</p>
<p>&lt; Address=43</p>
<p>&lt; Address=43</p>
<p>&lt; Address=41</p>
<p>&lt; Address=43</p>
<p>&lt; Address=41</p>
<p>&lt; Address=44</p>
<p>&lt; Address=41</p>
<p>&lt; Address=44</p>
<p>&lt; Address=41</p>
<p>&lt; Address=185</p>
<p>&lt; Address=41</p>
<p>&lt; Address=42</p>
<p>&lt; Address=185</p>
<p>&lt; Address=42</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=184</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=64</p>
<p>&lt; Address=65</p>
<p>&lt; Address=65</p>
<p>&lt; Address=64</p>
<p>&lt; Address=3</p>
<p>&lt; Address=184</p>
<p>&lt; Address=184</p>
<p>&lt; Address=185</p>
<p>&lt; Address=185</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=80</p>
<p>&lt; Address=0</p>
<p>&lt; Address=0</p>
<p>&lt; Address=80</p>
<p>&lt; Address=0</p>
<p>&lt; Address=128</p>
<p>&lt; Address=160</p>
<p>&lt; Address=128</p>
<p>&lt; Address=159</p>
<p>&lt; Address=159</p>
<p>&lt; Address=128</p>
<p>&lt; Address=143</p>
<p>&lt; Address=144</p>
<p>&lt; Address=156</p>
<p>&lt; Address=156</p>
<p>&lt; Address=131</p>
<p>&lt; Address=132</p>
<p>&lt; Address=133</p>
<p>&lt; Address=134</p>
<p>&lt; Address=135</p>
<p>&lt; Address=136</p>
<p>&lt; Address=137</p>
<p>&lt; Address=138</p>
<p>&lt; Address=145</p>
<p>&lt; Address=146</p>
<p>&lt; Address=147</p>
<p>&lt; Address=148</p>
<p>&lt; Address=151</p>
<p>&lt; Address=151</p>
<p>&lt; Address=152</p>
<p>&lt; Address=152</p>
<p>&lt; Address=153</p>
<p>&lt; Address=153</p>
<p>&lt; Address=157</p>
<p>&lt; Address=157</p>
<p>&lt; Address=158</p>
<p>&lt; Address=158</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=19</p>
<p>&lt; Address=19</p>
<p>&lt; Address=20</p>
<p>&lt; Address=20</p>
<p>&lt; Address=21</p>
<p>&lt; Address=21</p>
<p>&lt; Address=22</p>
<p>&lt; Address=22</p>
<p>&lt; Address=23</p>
<p>&lt; Address=23</p>
<p>&lt; Address=24</p>
<p>&lt; Address=24</p>
<p>&lt; Address=25</p>
<p>&lt; Address=25</p>
<p>&lt; Address=26</p>
<p>&lt; Address=26</p>
<p>&lt; Address=27</p>
<p>&lt; Address=27</p>
<p>&lt; Address=28</p>
<p>&lt; Address=28</p>
<p>&lt; Address=29</p>
<p>&lt; Address=29</p>
<p>&lt; Address=30</p>
<p>&lt; Address=30</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=59</p>
<p>&lt; Address=60</p>
<p>&lt; Address=46</p>
<p>&lt; Address=61</p>
<p>&lt; Address=62</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=46</p>
<p>&lt; Address=47</p>
<p>&lt; Address=48</p>
<p>&lt; Address=49</p>
<p>&lt; Address=50</p>
<p>&lt; Address=51</p>
<p>&lt; Address=52</p>
<p>&lt; Address=53</p>
<p>&lt; Address=54</p>
<p>&lt; Address=55</p>
<p>&lt; Address=56</p>
<p>&lt; Address=57</p>
<p>&lt; Address=58</p>
<p>&lt; Address=58</p>
<p>&lt; Address=58</p>
<p>&lt; Address=56</p>
<p>&lt; Address=57</p>
<p>&lt; Address=94</p>
<p>&lt; Address=96</p>
<p>&lt; Address=94</p>
<p>&lt; Address=96</p>
<p>&lt; Address=95</p>
<p>&lt; Address=96</p>
<p>&lt; Address=95</p>
<p>&lt; Address=97</p>
<p>&lt; Address=95</p>
<p>&lt; Address=97</p>
<p>&lt; Address=54</p>
<p>&lt; Address=55</p>
<p>&lt; Address=91</p>
<p>&lt; Address=91</p>
<p>&lt; Address=91</p>
<p>&lt; Address=92</p>
<p>&lt; Address=92</p>
<p>&lt; Address=92</p>
<p>&lt; Address=93</p>
<p>&lt; Address=93</p>
<p>&lt; Address=93</p>
<p>&lt; Address=94</p>
<p>&lt; Address=12</p>
<p>&lt; Address=12</p>
<p>&lt; Address=58</p>
<p>&lt; Address=67</p>
<p>&lt; Address=66</p>
<p>&lt; Address=81</p>
<p>&lt; Address=82</p>
<p>&lt; Address=83</p>
<p>&lt; Address=84</p>
<p>&lt; Address=85</p>
<p>&lt; Address=67</p>
<p>&lt; Address=68</p>
<p>&lt; Address=86</p>
<p>&lt; Address=87</p>
<p>&lt; Address=88</p>
<p>&lt; Address=89</p>
<p>&lt; Address=90</p>
<p>&lt; Address=67</p>
<p>&lt; Address=67</p>
<p>&lt; Address=71</p>
<p>&lt; Address=69</p>
<p>&lt; Address=72</p>
<p>&lt; Address=45</p>
<p>&lt; Address=73</p>
<p>&lt; Address=45</p>
<p>&lt; Address=65</p>
<p>&lt; Address=47</p>
<p>&lt; Address=48</p>
<p>&lt; Address=63</p>
<p>&lt; Address=49</p>
<p>&lt; Address=50</p>
<p>&lt; Address=69</p>
<p>&lt; Address=51</p>
<p>&lt; Address=52</p>
<p>&lt; Address=71</p>
<p>&lt; Address=70</p>
<p>&lt; Address=72</p>
<p>&lt; Address=81</p>
<p>&lt; Address=82</p>
<p>&lt; Address=73</p>
<p>&lt; Address=83</p>
<p>&lt; Address=84</p>
<p>&lt; Address=67</p>
<p>&lt; Address=85</p>
<p>&lt; Address=86</p>
<p>&lt; Address=63</p>
<p>&lt; Address=87</p>
<p>&lt; Address=88</p>
<p>&lt; Address=70</p>
<p>&lt; Address=89</p>
<p>&lt; Address=90</p>
<p>&lt; Address=13</p>
<p>&lt; Address=11</p>
<p>&lt; Address=12</p>
<p>&lt; Address=184</p>
<p>&lt; Address=184</p>
<p>&lt; Address=185</p>
<p>&lt; Address=180</p>
<p>&lt; Address=180</p>
<p>&lt; Address=180</p>
<p>&lt; Address=181</p>
<p>&lt; Address=182</p>
<p>&lt; Address=182</p>
<p>&lt; Address=183</p>
<p>&lt; Address=183</p>
<p>&lt; Address=181</p>
<p>&lt; Address=74</p>
<p>&lt; Address=75</p>
<p>&lt; Address=76</p>
<p>&lt; Address=77</p>
<p>&lt; Address=78</p>
<p>&lt; Address=74</p>
<p>&lt; Address=74</p>
<p>&lt; Address=162</p>
<p>&lt; Address=163</p>
<p>&lt; Address=164</p>
<p>&lt; Address=165</p>
<p>&lt; Address=166</p>
<p>&lt; Address=167</p>
<p>&lt; Address=168</p>
<p>&lt; Address=169</p>
<p>&lt; Address=170</p>
<p>&lt; Address=171</p>
<p>&lt; Address=172</p>
<p>&lt; Address=173</p>
<p>&lt; Address=174</p>
<p>&lt; Address=175</p>
<p>&lt; Address=176</p>
<p>&lt; Address=177</p>
<p>&lt; Address=162</p>
<p>&lt; Address=163</p>
<p>&lt; Address=164</p>
<p>&lt; Address=165</p>
<p>&lt; Address=166</p>
<p>&lt; Address=167</p>
<p>&lt; Address=168</p>
<p>&lt; Address=169</p>
<p>&lt; Address=170</p>
<p>&lt; Address=171</p>
<p>&lt; Address=172</p>
<p>&lt; Address=173</p>
<p>&lt; Address=174</p>
<p>&lt; Address=175</p>
<p>&lt; Address=176</p>
<p>&lt; Address=177</p>
<p>&lt; Address=178</p>
<p>&lt; Address=4</p>
<p>&lt; Address=2</p>
<p>&lt; Address=2</p>
<p>&lt; Address=2</p>
<p>&lt; Address=7</p>
<p>&lt; Address=13</p>
<p>&lt; Address=4</p>
<p>&lt; Address=2</p>
<p>&lt; Address=3</p>
<p>&lt; Address=2</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=1</p>
<p>&lt; Address=3</p>
<p>&lt; Address=3</p>
<p>&lt; Address=3</p>
<p>&lt; Address=1</p>
<p>&lt; Address=3</p>
<p>&lt; Address=1</p>
<p>&lt; Address=7</p>
<p>&lt; Address=5</p>
<p>&lt; Address=7</p>
<p>&lt; Address=7</p>
<p>&lt; Address=0</p>
<p>&lt; Address=101</p>
<p>&lt; Address=100</p>
<p>&lt; Address=100</p>
<p>&lt; Address=114</p>
<p>&lt; Address=109</p>
<p>&lt; Address=109</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=120</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=113</p>
<p>&lt; Address=110</p>
<p>&lt; Address=110</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=118</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=119</p>
<p>&lt; Address=122</p>
<p>&lt; Address=122</p>
<p>&lt; Address=122</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121</p>
<p>&lt; Address=121 </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac1a1e61a1574ab498767e32ed349c13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a1e61a1574ab498767e32ed349c13d">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx0;Register Addresses: 74[17:2]; </p>

</div>
</div>
<a id="aee270e1db008f1cbc685d3bd489cdaf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee270e1db008f1cbc685d3bd489cdaf3">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx1;Register Addresses: 163[15:0]; </p>

</div>
</div>
<a id="aecbd85188dd275b98ddface473912eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbd85188dd275b98ddface473912eda">&#9670;&nbsp;</a></span>a0_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr0_tx2;Register Addresses: 165[15:0]; </p>

</div>
</div>
<a id="a532787e72c34ad09c15622ab9c4ba19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532787e72c34ad09c15622ab9c4ba19f">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx0;Register Addresses: 162[15:0]; </p>

</div>
</div>
<a id="af488759b29c7936c461c49cf044cffad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af488759b29c7936c461c49cf044cffad">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx1;Register Addresses: 164[15:0]; </p>

</div>
</div>
<a id="a36cb461510548eccac1c1642b5521b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36cb461510548eccac1c1642b5521b43">&#9670;&nbsp;</a></span>a0_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a0_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a0_coeff_hdr1_tx2;Register Addresses: 166[15:0]; </p>

</div>
</div>
<a id="a089dbbc3a05800d659b51ee8634e35b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089dbbc3a05800d659b51ee8634e35b6">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx0;Register Addresses: 75[15:0]; </p>

</div>
</div>
<a id="a75d9f7b97bff11c17447891dff5d0585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d9f7b97bff11c17447891dff5d0585">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx1;Register Addresses: 168[15:0]; </p>

</div>
</div>
<a id="a737736a0e4f1c175137ef73298f1eeb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737736a0e4f1c175137ef73298f1eeb6">&#9670;&nbsp;</a></span>a1_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr0_tx2;Register Addresses: 170[15:0]; </p>

</div>
</div>
<a id="a6bda1b9f66c798b9eef110d3364ec5a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bda1b9f66c798b9eef110d3364ec5a2">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx0;Register Addresses: 167[15:0]; </p>

</div>
</div>
<a id="a49e36e362f21a8fba8dbac0019e84312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e36e362f21a8fba8dbac0019e84312">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx1;Register Addresses: 169[15:0]; </p>

</div>
</div>
<a id="ae1ef41f7c18e6683e722d263e01db08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ef41f7c18e6683e722d263e01db08b">&#9670;&nbsp;</a></span>a1_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a1_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a1_coeff_hdr1_tx2;Register Addresses: 171[15:0]; </p>

</div>
</div>
<a id="a265862cfeca774dd2845ccb4b5f2c024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a265862cfeca774dd2845ccb4b5f2c024">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx0;Register Addresses: 76[15:0]; </p>

</div>
</div>
<a id="a291942d9e1138cd5f6f37aad09e60337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291942d9e1138cd5f6f37aad09e60337">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx1;Register Addresses: 173[15:0]; </p>

</div>
</div>
<a id="aac5c3f4bb1d3b83706d6e60307622001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5c3f4bb1d3b83706d6e60307622001">&#9670;&nbsp;</a></span>a2_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr0_tx2;Register Addresses: 175[15:0]; </p>

</div>
</div>
<a id="a694abb9d95425dab461496a8c00f0e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694abb9d95425dab461496a8c00f0e81">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx0;Register Addresses: 172[15:0]; </p>

</div>
</div>
<a id="a62851b9e9b82fcb5a9b70b20f816f0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62851b9e9b82fcb5a9b70b20f816f0a0">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx1;Register Addresses: 174[15:0]; </p>

</div>
</div>
<a id="a36a3f5b6e254c0e3b7249b22f0d83378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a3f5b6e254c0e3b7249b22f0d83378">&#9670;&nbsp;</a></span>a2_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a2_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a2_coeff_hdr1_tx2;Register Addresses: 176[15:0]; </p>

</div>
</div>
<a id="a9ae9f8fb72fdb779aa701cd8fa1caffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae9f8fb72fdb779aa701cd8fa1caffd">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx0;Register Addresses: 77[15:0]; </p>

</div>
</div>
<a id="a30c9afa928337c116a2ab0257cf6c9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c9afa928337c116a2ab0257cf6c9a0">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx1;Register Addresses: 162[23:16], 163[23:16]; </p>

</div>
</div>
<a id="a14387bafd3d67825868af4867f303ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14387bafd3d67825868af4867f303ce7">&#9670;&nbsp;</a></span>a3_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr0_tx2;Register Addresses: 166[23:16], 167[23:16]; </p>

</div>
</div>
<a id="a2f5467bf81575c1e2cfd24206cdebb65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5467bf81575c1e2cfd24206cdebb65">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx0;Register Addresses: 177[15:0]; </p>

</div>
</div>
<a id="a10d71a658f53af9e89e98b4b1643cb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d71a658f53af9e89e98b4b1643cb09">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx1;Register Addresses: 164[23:16], 165[23:16]; </p>

</div>
</div>
<a id="a9b39c52d2051f051106d10edb9cb308e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b39c52d2051f051106d10edb9cb308e">&#9670;&nbsp;</a></span>a3_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a3_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a3_coeff_hdr1_tx2;Register Addresses: 168[23:16], 169[23:16]; </p>

</div>
</div>
<a id="abfe8218cd4665b95d06ee140a334b0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfe8218cd4665b95d06ee140a334b0e7">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx0;Register Addresses: 78[15:0]; </p>

</div>
</div>
<a id="ae1c362f1589d397df087d03639372e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c362f1589d397df087d03639372e29">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx1;Register Addresses: 172[23:16], 173[23:16]; </p>

</div>
</div>
<a id="ab678cdb94b74b62bf199208e10982059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab678cdb94b74b62bf199208e10982059">&#9670;&nbsp;</a></span>a4_coeff_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr0_tx2;Register Addresses: 176[23:16], 177[23:16]; </p>

</div>
</div>
<a id="abbec89374c9be99384fb541186d2cb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbec89374c9be99384fb541186d2cb9a">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx0;Register Addresses: 170[23:16], 171[23:16]; </p>

</div>
</div>
<a id="a3780f5fcbbb53be998847844966aa092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3780f5fcbbb53be998847844966aa092">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx1;Register Addresses: 174[23:16], 175[23:16]; </p>

</div>
</div>
<a id="a26a0b8ee637d73bf8ac532387837d192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a0b8ee637d73bf8ac532387837d192">&#9670;&nbsp;</a></span>a4_coeff_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::a4_coeff_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>a4_coeff_hdr1_tx2;Register Addresses: 178[15:0]; </p>

</div>
</div>
<a id="a2bbd370649bdf154c9df95c66a16d839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bbd370649bdf154c9df95c66a16d839">&#9670;&nbsp;</a></span>addr_slave_eeprom</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::addr_slave_eeprom</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>addr_slave_eeprom;Register Addresses: 1[8:2]; </p>

</div>
</div>
<a id="a2a875ef5db97ed494d2b9ff8d135d3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a875ef5db97ed494d2b9ff8d135d3b4">&#9670;&nbsp;</a></span>alpha0_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::alpha0_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>alpha0_dealias_scale;Register Addresses: 64[14:9];indicates the vector multiplication in intrinsic-xtalk component for the dealias frequency. Default is '1'. </p>

</div>
</div>
<a id="a6e0490d84a9d525806f226e26261d708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0490d84a9d525806f226e26261d708">&#9670;&nbsp;</a></span>alpha1_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::alpha1_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>alpha1_dealias_scale;Register Addresses: 65[5:0];indicates the vector multiplication in optical-xtalk component for the dealias frequency. Default is '1'. </p>

</div>
</div>
<a id="a4def427ec474e4e0dacecdc15642d888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4def427ec474e4e0dacecdc15642d888">&#9670;&nbsp;</a></span>amb_adc_in_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_adc_in_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx0;Register Addresses: 185[13:12]; </p>

</div>
</div>
<a id="aa0cd98341be161b1f631944818072316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0cd98341be161b1f631944818072316">&#9670;&nbsp;</a></span>amb_adc_in_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_adc_in_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx1;Register Addresses: 185[15:14]; </p>

</div>
</div>
<a id="ad884a0663807d2299774a46487cb40ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad884a0663807d2299774a46487cb40ee">&#9670;&nbsp;</a></span>amb_adc_in_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_adc_in_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_adc_in_tx2;Register Addresses: 185[17:16]; </p>

</div>
</div>
<a id="a84706d3f7f7c46a9727e59aed0106cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84706d3f7f7c46a9727e59aed0106cc9">&#9670;&nbsp;</a></span>amb_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_calib;Register Addresses: 11[23:14];the ambient at which device is calibrated for optical xtalk/phase offset etc. </p>

</div>
</div>
<a id="a096c1c1a754ad15df12a9a3fda98fb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096c1c1a754ad15df12a9a3fda98fb00">&#9670;&nbsp;</a></span>amb_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_data;Register Addresses: 10[11:2]; </p>

</div>
</div>
<a id="a19befaa619d0fb2f67f549afcc1a2182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19befaa619d0fb2f67f549afcc1a2182">&#9670;&nbsp;</a></span>amb_ovl_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_ovl_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_ovl_flag;Register Addresses: 8[22:22]; </p>

</div>
</div>
<a id="a125c1c1a546fd0aa3a6dfb65419f5f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125c1c1a546fd0aa3a6dfb65419f5f23">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_coeff0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff0;Register Addresses: 12[23:16];Captures the drift in the phase wrto ambient. Can be a negative number to reflect inverse relationship. The number is divided by 2^5 to get the actual value. </p>

</div>
</div>
<a id="ade8aba1677f94748cfe40e44254331a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8aba1677f94748cfe40e44254331a3">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_coeff1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff1;Register Addresses: 180[7:0];The first coefficient is assumed to be the original one </p>

</div>
</div>
<a id="a229cd5ba8dde1ba7c06e2484b334adfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229cd5ba8dde1ba7c06e2484b334adfa">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_coeff2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff2;Register Addresses: 180[15:8]; </p>

</div>
</div>
<a id="a8476fd27110ea68c00fcd3f8d31a2fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8476fd27110ea68c00fcd3f8d31a2fc9">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_coeff3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_coeff3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_coeff3;Register Addresses: 180[23:16]; </p>

</div>
</div>
<a id="afc1ecf406f1e1e2f18720bba2b45aead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1ecf406f1e1e2f18720bba2b45aead">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_x0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x0;Register Addresses: 184[9:0]; </p>

</div>
</div>
<a id="ac691c23d7aa57b8c108269e8d376b868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac691c23d7aa57b8c108269e8d376b868">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_x1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x1;Register Addresses: 184[19:10]; </p>

</div>
</div>
<a id="ac6140f0f9204013c8bbd7a620704381c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6140f0f9204013c8bbd7a620704381c">&#9670;&nbsp;</a></span>amb_phase_corr_pwl_x2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_phase_corr_pwl_x2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_phase_corr_pwl_x2;Register Addresses: 185[9:0]; </p>

</div>
</div>
<a id="ad246d9e7a194d7bb3de916f7d3f588fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad246d9e7a194d7bb3de916f7d3f588fd">&#9670;&nbsp;</a></span>amb_sat_thr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_sat_thr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_sat_thr;Register Addresses: 13[16:7];the threshold which is used to detect the ambient overload. Default is kept at highest.;Threshold set for 1v on the ambient dac resistor. 512x3/8xIR. </p>

</div>
</div>
<a id="a662ff3f116c2aa3dde421a44c09b18a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a662ff3f116c2aa3dde421a44c09b18a5">&#9670;&nbsp;</a></span>amb_xtalk_iphase_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_xtalk_iphase_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_xtalk_iphase_coeff;Register Addresses: 12[7:0];reflect the variation of optical crosstalk inphase component. </p>

</div>
</div>
<a id="afc46bb579b68a9502857fc4befe600db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc46bb579b68a9502857fc4befe600db">&#9670;&nbsp;</a></span>amb_xtalk_qphase_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amb_xtalk_qphase_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amb_xtalk_qphase_coeff;Register Addresses: 12[15:8];reflects the variation of quad component. </p>

</div>
</div>
<a id="a501629ec4152d76e3c5fadc997a22e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501629ec4152d76e3c5fadc997a22e2d">&#9670;&nbsp;</a></span>amp_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amp_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amp_out;Register Addresses: 9[15:0]; </p>

</div>
</div>
<a id="a7b68f2c8301673bf2329bf3d1c2068d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b68f2c8301673bf2329bf3d1c2068d7">&#9670;&nbsp;</a></span>amplitude_min_thr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::amplitude_min_thr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>amplitude_min_thr;Register Addresses: 16[23:16], 17[23:16]; </p>

</div>
</div>
<a id="adc40199c2876c1455b1994c9ce1050a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc40199c2876c1455b1994c9ce1050a0">&#9670;&nbsp;</a></span>beta0_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::beta0_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>beta0_dealias_scale;Register Addresses: 64[20:15]; </p>

</div>
</div>
<a id="ad1e9ac7d5df7991ef1b7f3a7c2b08b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e9ac7d5df7991ef1b7f3a7c2b08b7b">&#9670;&nbsp;</a></span>beta1_dealias_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::beta1_dealias_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>beta1_dealias_scale;Register Addresses: 65[11:6]; </p>

</div>
</div>
<a id="a5e058ae7244daa3be323daa3282b8171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e058ae7244daa3be323daa3282b8171">&#9670;&nbsp;</a></span>capture_clk_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::capture_clk_cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>capture_clk_cnt;Register Addresses: 160[15:0];This is where early_fvd/svd starts. early_fvd only comes in the frame which is equal num_avg. This is the subframe in which computation results comes up. Programm this to 10600 if planning to use lower frequency. </p>

</div>
</div>
<a id="a318a282572480ca224337d59f66ad5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318a282572480ca224337d59f66ad5d5">&#9670;&nbsp;</a></span>clip_mode_fc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::clip_mode_fc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_fc;Register Addresses: 80[0:0];chooses either rounding off or clipping or wrap around when applying freq-correction. Default is kept as rounding. </p>

</div>
</div>
<a id="a8fe822abe308283298bd3fbbc718bedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe822abe308283298bd3fbbc718bedc">&#9670;&nbsp;</a></span>clip_mode_nl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::clip_mode_nl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_nl;Register Addresses: 80[1:1];chooses either rounding off or clipping or wrap around when applying harmonic correction. Default is kept as rounding. </p>

</div>
</div>
<a id="a4b970776cd18ff32126be0411e2a3acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b970776cd18ff32126be0411e2a3acf">&#9670;&nbsp;</a></span>clip_mode_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::clip_mode_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_offset;Register Addresses: 80[3:3];chooses either rounding off or clipping or wrap around when applying offset. Default is kept as rounding. </p>

</div>
</div>
<a id="aaa1fef08b55df1b2d7a8743e31c4dc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa1fef08b55df1b2d7a8743e31c4dc74">&#9670;&nbsp;</a></span>clip_mode_temp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::clip_mode_temp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clip_mode_temp;Register Addresses: 80[2:2];chooses either rounding off or clipping or wrap around when applying temp correction. Default is kept as rounding. </p>

</div>
</div>
<a id="a996a3fec72692cb2d83981872a1e2bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996a3fec72692cb2d83981872a1e2bbf">&#9670;&nbsp;</a></span>command0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command0;Register Addresses: 21[11:0];NOP for 99 cycles </p>

</div>
</div>
<a id="a0245e363165029a02c847f8a7301da0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0245e363165029a02c847f8a7301da0a">&#9670;&nbsp;</a></span>command1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command1;Register Addresses: 21[23:12];enable intrinsic-xtalk </p>

</div>
</div>
<a id="a331f6fdaebe58dcd6c2e3877eee80e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331f6fdaebe58dcd6c2e3877eee80e13">&#9670;&nbsp;</a></span>command10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command10;Register Addresses: 26[11:0]; </p>

</div>
</div>
<a id="a79da1f886e7e9c510887ed3f75e719e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79da1f886e7e9c510887ed3f75e719e6">&#9670;&nbsp;</a></span>command11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command11;Register Addresses: 26[23:12]; </p>

</div>
</div>
<a id="a9fe700368c3c4de51684f63652e02b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe700368c3c4de51684f63652e02b18">&#9670;&nbsp;</a></span>command12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command12;Register Addresses: 27[11:0]; </p>

</div>
</div>
<a id="a5b3ba31ab480cef6c4d6cafcb3ea67d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3ba31ab480cef6c4d6cafcb3ea67d6">&#9670;&nbsp;</a></span>command13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command13;Register Addresses: 27[23:12]; </p>

</div>
</div>
<a id="abdd02aba9d572fb7391756d3f07cd07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd02aba9d572fb7391756d3f07cd07c">&#9670;&nbsp;</a></span>command14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command14;Register Addresses: 28[11:0]; </p>

</div>
</div>
<a id="ab271fc67300955f3e8fb05e7380e77ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab271fc67300955f3e8fb05e7380e77ee">&#9670;&nbsp;</a></span>command15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command15;Register Addresses: 28[23:12]; </p>

</div>
</div>
<a id="a0b5bcf7b6eb5131529f3f822883aa8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5bcf7b6eb5131529f3f822883aa8ce">&#9670;&nbsp;</a></span>command16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command16;Register Addresses: 29[11:0]; </p>

</div>
</div>
<a id="aafeb04050df7b1f570f73325902351e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafeb04050df7b1f570f73325902351e2">&#9670;&nbsp;</a></span>command17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command17;Register Addresses: 29[23:12]; </p>

</div>
</div>
<a id="a2eb8792ca03503a401fb06a819148383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb8792ca03503a401fb06a819148383">&#9670;&nbsp;</a></span>command18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command18;Register Addresses: 30[11:0]; </p>

</div>
</div>
<a id="a53d63b3a25a0aef3934d16c166235d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d63b3a25a0aef3934d16c166235d92">&#9670;&nbsp;</a></span>command19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command19;Register Addresses: 30[23:12]; </p>

</div>
</div>
<a id="aa53e9153cc8a4e8406e582ff3bf192af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53e9153cc8a4e8406e582ff3bf192af">&#9670;&nbsp;</a></span>command2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command2;Register Addresses: 22[11:0];disable intrinsic xtalk </p>

</div>
</div>
<a id="a44ac4302e9725d53ff34c580a975c49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ac4302e9725d53ff34c580a975c49d">&#9670;&nbsp;</a></span>command3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command3;Register Addresses: 22[23:12];Direct go to the first line </p>

</div>
</div>
<a id="aa4043e52e1a051353cdf8550a85853e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4043e52e1a051353cdf8550a85853e0">&#9670;&nbsp;</a></span>command4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command4;Register Addresses: 23[11:0]; </p>

</div>
</div>
<a id="a762c792d69a50391048fea3e6050d5cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762c792d69a50391048fea3e6050d5cd">&#9670;&nbsp;</a></span>command5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command5;Register Addresses: 23[23:12]; </p>

</div>
</div>
<a id="aabe00c6eb9a94d907bab6a1f067d2ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabe00c6eb9a94d907bab6a1f067d2ea7">&#9670;&nbsp;</a></span>command6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command6;Register Addresses: 24[11:0]; </p>

</div>
</div>
<a id="a2868f59017de96becd9c727e821f71bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2868f59017de96becd9c727e821f71bd">&#9670;&nbsp;</a></span>command7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command7;Register Addresses: 24[23:12]; </p>

</div>
</div>
<a id="a89c1c2fc309ba7978d45ece0bb19899d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c1c2fc309ba7978d45ece0bb19899d">&#9670;&nbsp;</a></span>command8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command8;Register Addresses: 25[11:0]; </p>

</div>
</div>
<a id="aebd52ec3504753c2abaa0e28f4b688ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd52ec3504753c2abaa0e28f4b688ca">&#9670;&nbsp;</a></span>command9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::command9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>command9;Register Addresses: 25[23:12]; </p>

</div>
</div>
<a id="ad8affd7a16707855537343ba9e8fec4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8affd7a16707855537343ba9e8fec4a">&#9670;&nbsp;</a></span>compare_reg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::compare_reg1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>compare_reg1;Register Addresses: 19[18:3]; </p>

</div>
</div>
<a id="a03aff32b62d1dc781221e978696651bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03aff32b62d1dc781221e978696651bb">&#9670;&nbsp;</a></span>compare_reg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::compare_reg2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>compare_reg2;Register Addresses: 20[15:0]; </p>

</div>
</div>
<a id="ae42fb1d446855e05fc71be4d953f7725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42fb1d446855e05fc71be4d953f7725">&#9670;&nbsp;</a></span>config_tillum_msb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::config_tillum_msb</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>config_tillum_msb;Register Addresses: 7[23:20]; </p>

</div>
</div>
<a id="a08680c4a650e6ea92f28617ebd151757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08680c4a650e6ea92f28617ebd151757">&#9670;&nbsp;</a></span>dealias_bin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dealias_bin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_bin;Register Addresses: 9[23:20]; </p>

</div>
</div>
<a id="ac931eedf109f2f9401b66df4e3507a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac931eedf109f2f9401b66df4e3507a4b">&#9670;&nbsp;</a></span>dealias_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dealias_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_en;Register Addresses: 113[1:1];To enable Dealias mode to get different Modulation freq close to 40MHz, ;34.3 MHz &amp; 48 MHz. </p>

</div>
</div>
<a id="a06fbd3557236e1c0b91d69f2a9d426aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fbd3557236e1c0b91d69f2a9d426aa">&#9670;&nbsp;</a></span>dealias_freq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dealias_freq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dealias_freq;Register Addresses: 113[2:2];Changes o/p freq in dealias mode;- only when dealais mode is enabled (TM_CLKGENless than2greater than is set to '1'). </p>

</div>
</div>
<a id="acd7195bc7b0e9f0ff1bef55b76209f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd7195bc7b0e9f0ff1bef55b76209f61">&#9670;&nbsp;</a></span>dig_gpo_sel0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dig_gpo_sel0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel0;Register Addresses: 11[3:0]; </p>

</div>
</div>
<a id="ada3dd63d8a141bf2ebb3593b80ac99d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3dd63d8a141bf2ebb3593b80ac99d8">&#9670;&nbsp;</a></span>dig_gpo_sel1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dig_gpo_sel1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel1;Register Addresses: 11[7:4]; </p>

</div>
</div>
<a id="aee93db1ca418596c4fe0225a329e4316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee93db1ca418596c4fe0225a329e4316">&#9670;&nbsp;</a></span>dig_gpo_sel2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dig_gpo_sel2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dig_gpo_sel2;Register Addresses: 11[13:10]; </p>

</div>
</div>
<a id="ac4d3309f33897fd7b3750e166f32a934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d3309f33897fd7b3750e166f32a934">&#9670;&nbsp;</a></span>dis_auto_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_auto_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_auto_scale;Register Addresses: 46[3:3]; </p>

</div>
</div>
<a id="aa78dfbdc7b8d538de989502f6cef32a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78dfbdc7b8d538de989502f6cef32a3">&#9670;&nbsp;</a></span>dis_glb_pd_afe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_afe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_afe;Register Addresses: 118[3:3]; </p>

</div>
</div>
<a id="a414604fc5fb4c494a769b13748bb7392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414604fc5fb4c494a769b13748bb7392">&#9670;&nbsp;</a></span>dis_glb_pd_afe_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_afe_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_afe_dac;Register Addresses: 118[4:4]; </p>

</div>
</div>
<a id="a634e303dd3d5ed27db06ec313f65a903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634e303dd3d5ed27db06ec313f65a903">&#9670;&nbsp;</a></span>dis_glb_pd_amb_adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_amb_adc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_amb_adc;Register Addresses: 118[6:6]; </p>

</div>
</div>
<a id="a6bbf1f0856d86847576e5aa8476434e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bbf1f0856d86847576e5aa8476434e1">&#9670;&nbsp;</a></span>dis_glb_pd_amb_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_amb_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_amb_dac;Register Addresses: 118[5:5]; </p>

</div>
</div>
<a id="ad0168cb093e6daba316dd980114dba22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0168cb093e6daba316dd980114dba22">&#9670;&nbsp;</a></span>dis_glb_pd_i2chost</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_i2chost</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_i2chost;Register Addresses: 118[9:9]; </p>

</div>
</div>
<a id="aa20afc6b01676f3427fec05f5f70af86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa20afc6b01676f3427fec05f5f70af86">&#9670;&nbsp;</a></span>dis_glb_pd_illum_drv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_illum_drv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_illum_drv;Register Addresses: 118[2:2]; </p>

</div>
</div>
<a id="afb003e0de106bae66235b7bfce615880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb003e0de106bae66235b7bfce615880">&#9670;&nbsp;</a></span>dis_glb_pd_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_osc;Register Addresses: 118[8:8]; </p>

</div>
</div>
<a id="a3483f13e070b756c7cb4bb1276e12f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3483f13e070b756c7cb4bb1276e12f1b">&#9670;&nbsp;</a></span>dis_glb_pd_refsys</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_refsys</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_refsys;Register Addresses: 118[0:0]; </p>

</div>
</div>
<a id="a2b4aae9a7d8062c5893bb8a4a8716255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4aae9a7d8062c5893bb8a4a8716255">&#9670;&nbsp;</a></span>dis_glb_pd_temp_sens</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_temp_sens</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_temp_sens;Register Addresses: 118[1:1]; </p>

</div>
</div>
<a id="ac6ca05692ed3228b420198d2d2d41764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ca05692ed3228b420198d2d2d41764">&#9670;&nbsp;</a></span>dis_glb_pd_test_curr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_glb_pd_test_curr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_glb_pd_test_curr;Register Addresses: 118[7:7]; </p>

</div>
</div>
<a id="ade489a95c33bc2c8ffe2752b08c961d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade489a95c33bc2c8ffe2752b08c961d4">&#9670;&nbsp;</a></span>dis_illum_clk_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_illum_clk_tx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_illum_clk_tx;Register Addresses: 113[12:12];Disable LED clk going to transmitter </p>

</div>
</div>
<a id="afdd0ffaec2b6589f500f059bb54c249e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd0ffaec2b6589f500f059bb54c249e">&#9670;&nbsp;</a></span>dis_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_interrupt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_interrupt;Register Addresses: 20[19:19];Disables the interrupt which triggers processor. Does not clock gate processor though. </p>

</div>
</div>
<a id="a9ab51119f9bf4af2ca08e61606899677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab51119f9bf4af2ca08e61606899677">&#9670;&nbsp;</a></span>dis_ovl_for_hdr_meth1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_ovl_for_hdr_meth1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovl_for_hdr_meth1;Register Addresses: 184[21:21]; </p>

</div>
</div>
<a id="a5bc564dfa966d9f0f4f68ef98e378305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc564dfa966d9f0f4f68ef98e378305">&#9670;&nbsp;</a></span>dis_ovl_gating</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_ovl_gating</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovl_gating;Register Addresses: 17[15:15]; </p>

</div>
</div>
<a id="abeddf7ddc169440a2a338ee7c7a721b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeddf7ddc169440a2a338ee7c7a721b9">&#9670;&nbsp;</a></span>dis_ovldet</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_ovldet</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_ovldet;Register Addresses: 101[23:23];to disable overload detection </p>

</div>
</div>
<a id="ae211b892794c64ec81136e48f0536ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae211b892794c64ec81136e48f0536ea4">&#9670;&nbsp;</a></span>dis_tg_aconf</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::dis_tg_aconf</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>dis_tg_aconf;Register Addresses: 128[23:23];Some of the tg registers are automatically configured such as pdn*_dyn_tg signal, capture_tg_channel etc. if these signals need to be configured by user this bit may be used as an override. </p>

</div>
</div>
<a id="a73a7ffc9accc55fceffd43472580d9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a7ffc9accc55fceffd43472580d9d2">&#9670;&nbsp;</a></span>disable_conf_rescale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::disable_conf_rescale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable_conf_rescale;Register Addresses: 46[13:13];This a mostly a debug register.. When this is set auto_scaled confidence doesn't rescale back. Even when force_scale_val is there, it doesn't rescale. This bit may be set along with force_scale_val to see the effect of confidence scaling. </p>

</div>
</div>
<a id="a0204cc868b4e5930fb53478f73f83773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0204cc868b4e5930fb53478f73f83773">&#9670;&nbsp;</a></span>disable_syncing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::disable_syncing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable_syncing;Register Addresses: 80[21:21];Normally calc clock and afe_clk are synchronized to avoid reset to reset variation in spur levels. This option is to disable the syncing of dividers (of calc_clk). The default is now changed to '1' because we don't use divided clock for calc-clk from PG3P0 by default. If syncing is used frequency loop will have issues. </p>

</div>
</div>
<a id="a072337c0bda7e96a2e7671c24b9d2ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072337c0bda7e96a2e7671c24b9d2ea0">&#9670;&nbsp;</a></span>eeprom_read_trig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::eeprom_read_trig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eeprom_read_trig;Register Addresses: 1[0:0];Used to read efuse values into the chain using register trigger </p>

</div>
</div>
<a id="a862b136ce7f6fec789152e29f6ecde14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862b136ce7f6fec789152e29f6ecde14">&#9670;&nbsp;</a></span>eeprom_start_reg_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::eeprom_start_reg_addr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>eeprom_start_reg_addr;Register Addresses: 1[16:9];The first byte written while reading from the efuse. This will typically be 0. At startup there is no way to program this. </p>

</div>
</div>
<a id="a59efa795cb10c88ad0c35e64f5da5b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59efa795cb10c88ad0c35e64f5da5b8c">&#9670;&nbsp;</a></span>en_adaptive_hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_adaptive_hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_adaptive_hdr;Register Addresses: 42[15:15];enable the adaptive hdr. The num_avg_frame in this case should be programmed one more than the normal case. </p>

</div>
</div>
<a id="a384de0ec9e78c1d29c095aa60820eb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384de0ec9e78c1d29c095aa60820eb20">&#9670;&nbsp;</a></span>en_auto_freq_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_auto_freq_count</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_auto_freq_count;Register Addresses: 15[21:21];When this is '1' internally computed values is used. Else register value is used. </p>

</div>
</div>
<a id="a352c55771c7a501d8e1d1be0db259f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352c55771c7a501d8e1d1be0db259f9a">&#9670;&nbsp;</a></span>en_cont_fcalib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_cont_fcalib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_cont_fcalib;Register Addresses: 16[15:15]; </p>

</div>
</div>
<a id="a232da339cdb131b831fdff595d85270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232da339cdb131b831fdff595d85270c">&#9670;&nbsp;</a></span>en_dealias_meas</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dealias_meas</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dealias_meas;Register Addresses: 64[0:0];enables dealias calculation.;Normally with enable_dealiased_measurement set and enable_multi_freq_phase is unset a combined distance and kb is given out. In the normal phase register, phase of the high frequency itself is given.; </p>

</div>
</div>
<a id="a1d024f0ebab115594b49d5652f2edb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d024f0ebab115594b49d5652f2edb4f">&#9670;&nbsp;</a></span>en_dyn_pd_afe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_afe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_afe;Register Addresses: 119[3:3]; </p>

</div>
</div>
<a id="ac696b5b40353a14fb5c1d7e2baf45305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac696b5b40353a14fb5c1d7e2baf45305">&#9670;&nbsp;</a></span>en_dyn_pd_afe_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_afe_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_afe_dac;Register Addresses: 119[4:4]; </p>

</div>
</div>
<a id="ae952ca72d27c62fa0aef949b4d3ae50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae952ca72d27c62fa0aef949b4d3ae50a">&#9670;&nbsp;</a></span>en_dyn_pd_amb_adc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_amb_adc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_amb_adc;Register Addresses: 119[6:6]; </p>

</div>
</div>
<a id="af5e6e0cfacb0fc6fd9cc06b100aa01f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e6e0cfacb0fc6fd9cc06b100aa01f4">&#9670;&nbsp;</a></span>en_dyn_pd_amb_dac</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_amb_dac</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_amb_dac;Register Addresses: 119[5:5]; </p>

</div>
</div>
<a id="aeff3363547a60ee9cd15683d2d928a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff3363547a60ee9cd15683d2d928a98">&#9670;&nbsp;</a></span>en_dyn_pd_i2chost_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_i2chost_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_i2chost_osc;Register Addresses: 119[9:9]; </p>

</div>
</div>
<a id="a2232f7a08f5802ded8b10f2bd5b63425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2232f7a08f5802ded8b10f2bd5b63425">&#9670;&nbsp;</a></span>en_dyn_pd_illum_drv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_illum_drv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_illum_drv;Register Addresses: 119[2:2]; </p>

</div>
</div>
<a id="a84e49be726f4e0185d74574e0e5125e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e49be726f4e0185d74574e0e5125e6">&#9670;&nbsp;</a></span>en_dyn_pd_osc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_osc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_osc;Register Addresses: 119[8:8]; </p>

</div>
</div>
<a id="ae5308a2b279a1c5c9b9e34da5a49bf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5308a2b279a1c5c9b9e34da5a49bf06">&#9670;&nbsp;</a></span>en_dyn_pd_refsys</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_refsys</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_refsys;Register Addresses: 119[0:0]; </p>

</div>
</div>
<a id="a7e9d328faff345b7586508ef9fff74b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9d328faff345b7586508ef9fff74b3">&#9670;&nbsp;</a></span>en_dyn_pd_temp_sens</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_temp_sens</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_temp_sens;Register Addresses: 119[1:1]; </p>

</div>
</div>
<a id="a2840adf1406396e8aaad4b2b511263f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2840adf1406396e8aaad4b2b511263f4">&#9670;&nbsp;</a></span>en_dyn_pd_test_curr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_dyn_pd_test_curr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_dyn_pd_test_curr;Register Addresses: 119[7:7]; </p>

</div>
</div>
<a id="a4961f0f3fa6789d072d688591190cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4961f0f3fa6789d072d688591190cd5d">&#9670;&nbsp;</a></span>en_eeprom_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_eeprom_read</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_eeprom_read;Register Addresses: 1[23:23];Disables the gating of auto_load clock after init_load_done. Should be used if register triggering has to work. </p>

</div>
</div>
<a id="a2bb7d7d4ec062fa328510693777b181e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb7d7d4ec062fa328510693777b181e">&#9670;&nbsp;</a></span>en_floop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_floop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_floop;Register Addresses: 15[22:22];Enables the freq_loop block. If this is '0', the clock to the freq_loop is gated. </p>

</div>
</div>
<a id="ad4ff884a4bc5553ef01ae669b352edc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ff884a4bc5553ef01ae669b352edc4">&#9670;&nbsp;</a></span>en_freq_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_freq_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_freq_corr;Register Addresses: 15[23:23];This bit applies frequency correction on the phase data either from register or auto_freq. </p>

</div>
</div>
<a id="ae4e24dda1b61159e4352356d589478e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e24dda1b61159e4352356d589478e6">&#9670;&nbsp;</a></span>en_illum_clk_gpio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_illum_clk_gpio</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_illum_clk_gpio;Register Addresses: 113[16:16];Disable LED CLK going to GPIO </p>

</div>
</div>
<a id="aadad890efb400dc11a81714a167f0fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadad890efb400dc11a81714a167f0fb9">&#9670;&nbsp;</a></span>en_multi_freq_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_multi_freq_phase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_multi_freq_phase;Register Addresses: 64[22:22];With this bit set along with enable_dealiased_measurement, the usual phase register will have both the frequency information. The frequency of the phase will be indicated in one of the status bit. </p>

</div>
</div>
<a id="a64d96f648b7c2cdef2ad7152722db402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d96f648b7c2cdef2ad7152722db402">&#9670;&nbsp;</a></span>en_nl_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_nl_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_nl_corr;Register Addresses: 74[0:0];enables harmonic/nonlinear correction for phase. </p>

</div>
</div>
<a id="a90eba53ebb9b8a8e9d324106905e4486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90eba53ebb9b8a8e9d324106905e4486">&#9670;&nbsp;</a></span>en_ovl_for_hdr_meth2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_ovl_for_hdr_meth2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_ovl_for_hdr_meth2;Register Addresses: 184[22:22]; </p>

</div>
</div>
<a id="a708f5d3ac94ad4fa314d42ad42026a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a708f5d3ac94ad4fa314d42ad42026a14">&#9670;&nbsp;</a></span>en_phase_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_phase_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_phase_corr;Register Addresses: 67[0:0];enables phase correction from the values programmed. </p>

</div>
</div>
<a id="ac4898e42b8cad4381667be1ac1aef1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4898e42b8cad4381667be1ac1aef1db">&#9670;&nbsp;</a></span>en_processor_values</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_processor_values</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_processor_values;Register Addresses: 20[17:17];Uses processor values instead of register values. </p>

</div>
</div>
<a id="a627b97139ec13e02334d4183cacb35f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627b97139ec13e02334d4183cacb35f8">&#9670;&nbsp;</a></span>en_sequencer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_sequencer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_sequencer;Register Addresses: 20[16:16];clock gates the logic for sequencer normally. This bit is used to enable sequencer. </p>

</div>
</div>
<a id="afe90c6926f0809ce3d3f7ce5949a21a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe90c6926f0809ce3d3f7ce5949a21a5">&#9670;&nbsp;</a></span>en_temp_conv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_temp_conv</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_conv;Register Addresses: 110[19:19];To enable temperature conversion </p>

</div>
</div>
<a id="ac4a7ed325293f445401f57b70b398d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a7ed325293f445401f57b70b398d9a">&#9670;&nbsp;</a></span>en_temp_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_temp_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_corr;Register Addresses: 67[1:1];enables temperature correction for phase </p>

</div>
</div>
<a id="a766563158d5d77e4c14d4cff7172751b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766563158d5d77e4c14d4cff7172751b">&#9670;&nbsp;</a></span>en_temp_xtalk_corr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_temp_xtalk_corr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_temp_xtalk_corr;Register Addresses: 58[16:16]; </p>

</div>
</div>
<a id="a586f0e357ad3d049cccf267919fbea8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586f0e357ad3d049cccf267919fbea8a">&#9670;&nbsp;</a></span>en_tillum_12b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tillum_12b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tillum_12b;Register Addresses: 13[23:23];While interfacing with the TMP02 type tempsensor, this bit needs to be set to swap bytes to allow different read format. </p>

</div>
</div>
<a id="a10a311b8708c5d99715e63ff83ac8fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a311b8708c5d99715e63ff83ac8fa9">&#9670;&nbsp;</a></span>en_tillum_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tillum_read</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tillum_read;Register Addresses: 2[21:21];Enable i2c read of appropriate illum led. If this bit is not set illumination driver temperature is not read. </p>

</div>
</div>
<a id="aaab7fe3c1c08bac11e1a6c640105ef59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab7fe3c1c08bac11e1a6c640105ef59">&#9670;&nbsp;</a></span>en_tsens_read_fvd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tsens_read_fvd</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tsens_read_fvd;Register Addresses: 3[18:18];If this bit is set tmain temperature is read every frame. Other wise it is read based on a register trigger. </p>

</div>
</div>
<a id="a6aec1f1dcdba6a03e15b875514747c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aec1f1dcdba6a03e15b875514747c00">&#9670;&nbsp;</a></span>en_tx1_on_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tx1_on_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx1_on_tx0;Register Addresses: 185[10:10]; </p>

</div>
</div>
<a id="ae6dad95a9a9dcc0475e3fa0b341aa0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6dad95a9a9dcc0475e3fa0b341aa0c9">&#9670;&nbsp;</a></span>en_tx2_on_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tx2_on_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx2_on_tx0;Register Addresses: 185[11:11]; </p>

</div>
</div>
<a id="a5b3861eb87aa23a372866d40141e1d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3861eb87aa23a372866d40141e1d1b">&#9670;&nbsp;</a></span>EN_TX_CLKB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::EN_TX_CLKB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_CLKB;Register Addresses: 121[0:0];. </p>

</div>
</div>
<a id="ae3adb0e788cb2ebb0ced80223fab4358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3adb0e788cb2ebb0ced80223fab4358">&#9670;&nbsp;</a></span>EN_TX_CLKZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::EN_TX_CLKZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_CLKZ;Register Addresses: 121[2:2];. </p>

</div>
</div>
<a id="a62b14dc38341c9be43b37b34ec69301f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b14dc38341c9be43b37b34ec69301f">&#9670;&nbsp;</a></span>EN_TX_DC_CURR_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::EN_TX_DC_CURR_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EN_TX_DC_CURR_ALL;Register Addresses: 121[4:4];. </p>

</div>
</div>
<a id="a25bab68f6846563e68b329fc79e8d2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bab68f6846563e68b329fc79e8d2c9">&#9670;&nbsp;</a></span>en_tx_switch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::en_tx_switch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>en_tx_switch;Register Addresses: 42[0:0];Enable switching of led drivers. </p>

</div>
</div>
<a id="af63157021f791a3763b72483dec03d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63157021f791a3763b72483dec03d72">&#9670;&nbsp;</a></span>FEEDBACK_CONT_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::FEEDBACK_CONT_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FEEDBACK_CONT_MODE;Register Addresses: 121[13:13];. </p>

</div>
</div>
<a id="a6b339a3123e0f39c5598cc35d6f87162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b339a3123e0f39c5598cc35d6f87162">&#9670;&nbsp;</a></span>force_en_bypass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::force_en_bypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_en_bypass;Register Addresses: 0[21:21];This bit allows the slave to write directly to the efuse. This is gated with stop condition at the port level to avoid transition signals at scl/sda. </p>

</div>
</div>
<a id="abc76d3073b34202e3d2029f6777e63d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc76d3073b34202e3d2029f6777e63d3">&#9670;&nbsp;</a></span>force_en_slave</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::force_en_slave</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_en_slave;Register Addresses: 0[22:22];Enable i2c slave for any address forcefully. That is whether auto_load completed or not. </p>

</div>
</div>
<a id="a49bdd79b315c164e81ccd5f0545e76ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bdd79b315c164e81ccd5f0545e76ac">&#9670;&nbsp;</a></span>force_scale_val</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::force_scale_val</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>force_scale_val;Register Addresses: 46[2:0];Uses this scale value if disable_auto_scale is programmed. This scale value is also used during any xtalk calibration even if disable_auto_scale is not applied. Default is '0', which means 24bit demod is taken as it is giving maximum accuracy. </p>

</div>
</div>
<a id="a2eb6ec41e5d3e44a76e490d42198409b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb6ec41e5d3e44a76e490d42198409b">&#9670;&nbsp;</a></span>frame_count0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::frame_count0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count0;Register Addresses: 8[23:23]; </p>

</div>
</div>
<a id="aec28c94802ec5e96c376c43501e68fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec28c94802ec5e96c376c43501e68fed">&#9670;&nbsp;</a></span>frame_count1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::frame_count1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count1;Register Addresses: 9[17:16]; </p>

</div>
</div>
<a id="a230eade1396a6b082c54c675d1ad9ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230eade1396a6b082c54c675d1ad9ed3">&#9670;&nbsp;</a></span>frame_count2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::frame_count2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_count2;Register Addresses: 10[1:0]; </p>

</div>
</div>
<a id="ab427247d50013b769b056112f8d06068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab427247d50013b769b056112f8d06068">&#9670;&nbsp;</a></span>frame_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::frame_status</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_status;Register Addresses: 8[20:20]; </p>

</div>
</div>
<a id="a82583d9913fb9594494f5fb0a7736a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82583d9913fb9594494f5fb0a7736a5b">&#9670;&nbsp;</a></span>frame_vd_trig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::frame_vd_trig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frame_vd_trig;Register Addresses: 1[17:17];when this bit is '1' i2c host is triggered every frame vd. Else it is triggered based on the i2c_trig_reg. </p>

</div>
</div>
<a id="a13c46fadc99502c2ad89f32cd563c78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c46fadc99502c2ad89f32cd563c78a">&#9670;&nbsp;</a></span>freq_count_read_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::freq_count_read_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freq_count_read_reg;Register Addresses: 16[14:0];read register which holds the value of freq_loop. </p>

</div>
</div>
<a id="acbf519ef46a522fcd6d135ff241379dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf519ef46a522fcd6d135ff241379dd">&#9670;&nbsp;</a></span>freq_count_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::freq_count_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freq_count_reg;Register Addresses: 17[14:0];The register which is used for frequency correction when enable_auto_freq_count = '0' </p>

</div>
</div>
<a id="a07d7e20955cbd473bd6eba64f532f1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d7e20955cbd473bd6eba64f532f1c5">&#9670;&nbsp;</a></span>give_dealias_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::give_dealias_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>give_dealias_data;Register Addresses: 184[20:20]; </p>

</div>
</div>
<a id="a50296cb1f35a6efd1a5b897d3522298f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50296cb1f35a6efd1a5b897d3522298f">&#9670;&nbsp;</a></span>gpio1_ibuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpio1_ibuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio1_ibuf_en;Register Addresses: 120[13:13]; </p>

</div>
</div>
<a id="ac01ee57ca57e9b4d0524cefadd0d076b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01ee57ca57e9b4d0524cefadd0d076b">&#9670;&nbsp;</a></span>gpio1_obuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpio1_obuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio1_obuf_en;Register Addresses: 120[12:12]; </p>

</div>
</div>
<a id="a7825ff77b413c03b2b692cbaa14f1776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7825ff77b413c03b2b692cbaa14f1776">&#9670;&nbsp;</a></span>gpio2_ibuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpio2_ibuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio2_ibuf_en;Register Addresses: 120[16:16]; </p>

</div>
</div>
<a id="ad472858db7f60d4f24f341366ca60662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad472858db7f60d4f24f341366ca60662">&#9670;&nbsp;</a></span>gpio2_obuf_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpio2_obuf_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpio2_obuf_en;Register Addresses: 120[15:15]; </p>

</div>
</div>
<a id="a3b1789f3a9d92591b56bf9ab446dc6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1789f3a9d92591b56bf9ab446dc6fd">&#9670;&nbsp;</a></span>gpo1_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpo1_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo1_mux_sel;Register Addresses: 120[8:6]; </p>

</div>
</div>
<a id="a1b5313e99a366c95aae959bdbcf09c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5313e99a366c95aae959bdbcf09c0d">&#9670;&nbsp;</a></span>gpo2_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpo2_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo2_mux_sel;Register Addresses: 120[11:9]; </p>

</div>
</div>
<a id="a40cba8f8dd248a5f91d94e0125123cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40cba8f8dd248a5f91d94e0125123cd0">&#9670;&nbsp;</a></span>gpo3_mux_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::gpo3_mux_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gpo3_mux_sel;Register Addresses: 120[2:0]; </p>

</div>
</div>
<a id="ad92bd09c7b71504a6d704738f947423b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92bd09c7b71504a6d704738f947423b">&#9670;&nbsp;</a></span>hdr_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::hdr_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_mode;Register Addresses: 8[17:17]; </p>

</div>
</div>
<a id="ab16a2263e007cef95441aac08fd8e4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16a2263e007cef95441aac08fd8e4dd">&#9670;&nbsp;</a></span>hdr_thr_high</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::hdr_thr_high</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_thr_high;Register Addresses: 43[15:0];the high threshold of the hyserisis loop. Default equivalent to confidence of 256 in 16 bit level. </p>

</div>
</div>
<a id="acd6df660e813787d9d2ae99df5133166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6df660e813787d9d2ae99df5133166">&#9670;&nbsp;</a></span>hdr_thr_low</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::hdr_thr_low</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hdr_thr_low;Register Addresses: 44[15:0];The low threshold of the hysterisis loop. Equivalent to ~64 confidence. </p>

</div>
</div>
<a id="ae5bde1d46ee3c6d51052c09e1ad84f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bde1d46ee3c6d51052c09e1ad84f84">&#9670;&nbsp;</a></span>i2c_cont_rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_cont_rw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_cont_rw;Register Addresses: 0[6:6]; </p>

</div>
</div>
<a id="aece5a9388c2376cec5f2d881449bab1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece5a9388c2376cec5f2d881449bab1b">&#9670;&nbsp;</a></span>i2c_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_en;Register Addresses: 1[19:19];Enables the i2c host operation. Does not control the init load. </p>

</div>
</div>
<a id="a3f34c97cad70b9975e407bef1367c837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34c97cad70b9975e407bef1367c837">&#9670;&nbsp;</a></span>i2c_num_bytes_tran1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_num_bytes_tran1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_bytes_tran1;Register Addresses: 7[17:16];Number of bytes used in the tran2 of i2c transaction. </p>

</div>
</div>
<a id="a4bfdbeff964934c25820ccc15374e3be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfdbeff964934c25820ccc15374e3be">&#9670;&nbsp;</a></span>i2c_num_bytes_tran2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_num_bytes_tran2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_bytes_tran2;Register Addresses: 5[23:22];Number of bytes used in the tran2 of i2c transaction. </p>

</div>
</div>
<a id="a0a161f183b2a43ba1fb8bc1fa7e7d764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a161f183b2a43ba1fb8bc1fa7e7d764">&#9670;&nbsp;</a></span>i2c_num_tran</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_num_tran</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_num_tran;Register Addresses: 3[17:17];The number of transactions. Either 1 or 2. </p>

</div>
</div>
<a id="a5ea093c7c669af60ee3528d4e47751ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea093c7c669af60ee3528d4e47751ec">&#9670;&nbsp;</a></span>i2c_read_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_read_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_read_data;Register Addresses: 3[7:0];The hosts read data. </p>

</div>
</div>
<a id="a21638bd4e30c109088a1ac38fb23ef23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21638bd4e30c109088a1ac38fb23ef23">&#9670;&nbsp;</a></span>i2c_rw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_rw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_rw;Register Addresses: 1[21:20];Choses the r/w for i2c host operation.;By default it reads temperature sensor. </p>

</div>
</div>
<a id="a77904680d88bd792a64a8647b0b33a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77904680d88bd792a64a8647b0b33a3e">&#9670;&nbsp;</a></span>i2c_sel_read_bytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_sel_read_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_sel_read_bytes;Register Addresses: 7[19:18];choses which byte of i2c_read register to be read. </p>

</div>
</div>
<a id="af75c9e118c738d3f61c4a8300854e119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75c9e118c738d3f61c4a8300854e119">&#9670;&nbsp;</a></span>i2c_trig_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_trig_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_trig_reg;Register Addresses: 1[18:18];The trigger register for i2c transaction. </p>

</div>
</div>
<a id="aa1d6fab1063e7f0b1d5a245b1437e35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d6fab1063e7f0b1d5a245b1437e35a">&#9670;&nbsp;</a></span>i2c_write_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_write_data1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_data1;Register Addresses: 3[16:9];The address where the read would start. Normally in temperature sensor read this is not required to be programmed. </p>

</div>
</div>
<a id="a60f82b6d2ba125322a2bbd5a19d8cb24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f82b6d2ba125322a2bbd5a19d8cb24">&#9670;&nbsp;</a></span>i2c_write_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::i2c_write_data2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>i2c_write_data2;Register Addresses: 7[7:0]; </p>

</div>
</div>
<a id="afc1b16c376d9ac5d8991c247ef3546e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1b16c376d9ac5d8991c247ef3546e6">&#9670;&nbsp;</a></span>iamb_max_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iamb_max_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iamb_max_sel;Register Addresses: 114[7:4];selects the value of DAC resistor </p>

</div>
</div>
<a id="a8179b5fcd502e8d457cffefa3d29fbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8179b5fcd502e8d457cffefa3d29fbfa">&#9670;&nbsp;</a></span>illum_clk_gpio_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_clk_gpio_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_clk_gpio_mode;Register Addresses: 113[15:15];When this bit is '1', illum_en gating led_clk going to GPIO is masked.; </p>

</div>
</div>
<a id="a3b273a77372cdd60faf67f440fc88643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b273a77372cdd60faf67f440fc88643">&#9670;&nbsp;</a></span>illum_dac_h_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_h_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx0;Register Addresses: 41[9:5]; </p>

</div>
</div>
<a id="a9c1ac7edc4f8160f3de285bbc9ad30c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1ac7edc4f8160f3de285bbc9ad30c5">&#9670;&nbsp;</a></span>illum_dac_h_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_h_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx1;Register Addresses: 41[19:15]; </p>

</div>
</div>
<a id="a72ddfb068412cdaa58147490bc037155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ddfb068412cdaa58147490bc037155">&#9670;&nbsp;</a></span>illum_dac_h_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_h_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_h_tx2;Register Addresses: 42[22:18]; </p>

</div>
</div>
<a id="a101ff3855c63d5e6ded77bd6a9614ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101ff3855c63d5e6ded77bd6a9614ecb">&#9670;&nbsp;</a></span>illum_dac_l_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_l_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx0;Register Addresses: 41[4:0]; </p>

</div>
</div>
<a id="a0684c4eab13b03fec4a40285abea3498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0684c4eab13b03fec4a40285abea3498">&#9670;&nbsp;</a></span>illum_dac_l_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_l_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx1;Register Addresses: 41[14:10]; </p>

</div>
</div>
<a id="a17e9d4af3aca8c4c7e8691502522b965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e9d4af3aca8c4c7e8691502522b965">&#9670;&nbsp;</a></span>illum_dac_l_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_dac_l_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_dac_l_tx2;Register Addresses: 41[23:20], 42[23:23]; </p>

</div>
</div>
<a id="ac87d1ee56176d705921c2a31686a75b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87d1ee56176d705921c2a31686a75b9">&#9670;&nbsp;</a></span>ILLUM_DC_CURR_DAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::ILLUM_DC_CURR_DAC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ILLUM_DC_CURR_DAC;Register Addresses: 121[11:8];0.5mA*register setting. </p>

</div>
</div>
<a id="a8fa23b509719062c47c69c06cc535e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa23b509719062c47c69c06cc535e23">&#9670;&nbsp;</a></span>illum_scale_h_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_h_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx0;Register Addresses: 43[21:19]; </p>

</div>
</div>
<a id="afa6729feab39dd93d966d11fa11f8f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6729feab39dd93d966d11fa11f8f02">&#9670;&nbsp;</a></span>illum_scale_h_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_h_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx1;Register Addresses: 44[21:19]; </p>

</div>
</div>
<a id="a4d219650c4b30544bb0324c821e136d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d219650c4b30544bb0324c821e136d5">&#9670;&nbsp;</a></span>illum_scale_h_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_h_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_h_tx2;Register Addresses: 185[23:21]; </p>

</div>
</div>
<a id="a859c777ea6199f9d622ff017e34020cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859c777ea6199f9d622ff017e34020cc">&#9670;&nbsp;</a></span>illum_scale_l_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_l_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx0;Register Addresses: 43[18:16]; </p>

</div>
</div>
<a id="a1011fcbea255739483a1bf093df3fe41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1011fcbea255739483a1bf093df3fe41">&#9670;&nbsp;</a></span>illum_scale_l_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_l_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx1;Register Addresses: 44[18:16]; </p>

</div>
</div>
<a id="a99b66171113470d64c4ff661b983db7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b66171113470d64c4ff661b983db7e">&#9670;&nbsp;</a></span>illum_scale_l_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_scale_l_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_scale_l_tx2;Register Addresses: 185[20:18]; </p>

</div>
</div>
<a id="a40bd471704dd07e491df7aa972e53484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40bd471704dd07e491df7aa972e53484">&#9670;&nbsp;</a></span>illum_xtalk_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_xtalk_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_xtalk_calib;Register Addresses: 46[12:12];puts the device into optical calibration mode. </p>

</div>
</div>
<a id="af8b0b2d6abbb466f43e09e44351f7992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b0b2d6abbb466f43e09e44351f7992">&#9670;&nbsp;</a></span>illum_xtalk_reg_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::illum_xtalk_reg_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>illum_xtalk_reg_scale;Register Addresses: 46[19:17];allows scaling of the meaning of oxtalk register. 0- 2^0, 2^2, 2^4, 2^8. </p>

</div>
</div>
<a id="a6e5ead741220099cce07cf99c64b958d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5ead741220099cce07cf99c64b958d">&#9670;&nbsp;</a></span>init_load_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::init_load_done</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>init_load_done;Register Addresses: 3[8:8];Can be used to check whether initial auto_load is successful or not. </p>

</div>
</div>
<a id="a3b6ac9de3bd76e59cecdf40d5d29d452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6ac9de3bd76e59cecdf40d5d29d452">&#9670;&nbsp;</a></span>int_xtalk_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::int_xtalk_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>int_xtalk_calib;Register Addresses: 46[4:4];Puts the device into intrinsic calibration mode. </p>

</div>
</div>
<a id="ab1fc1fee092157175f950f264117c425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fc1fee092157175f950f264117c425">&#9670;&nbsp;</a></span>int_xtalk_reg_scale</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::int_xtalk_reg_scale</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>int_xtalk_reg_scale;Register Addresses: 46[16:14];allows scaling of the meaning of ixtalk register. 0- 2^0, 2^1, 2^2, 2^3 etc. </p>

</div>
</div>
<a id="a31f537a5f1f92a24f07e2fef2ba4db72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f537a5f1f92a24f07e2fef2ba4db72">&#9670;&nbsp;</a></span>invert_afe_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::invert_afe_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invert_afe_clk;Register Addresses: 113[11:11]; </p>

</div>
</div>
<a id="aafc537a35dddb705d93afc3cf2987691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc537a35dddb705d93afc3cf2987691">&#9670;&nbsp;</a></span>invert_tg_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::invert_tg_clk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invert_tg_clk;Register Addresses: 113[9:9];to invert tg_clk for timing requirements </p>

</div>
</div>
<a id="a0ae89b8b948bf035bfe7551a4701499b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae89b8b948bf035bfe7551a4701499b">&#9670;&nbsp;</a></span>iphase_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk;Register Addresses: 59[23:0]; </p>

</div>
</div>
<a id="ab58fcca1b375342bd44b6b1088e3238d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58fcca1b375342bd44b6b1088e3238d">&#9670;&nbsp;</a></span>iphase_xtalk_int_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_int_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_int_reg;Register Addresses: 61[15:0];inphase component for intrinsic xtalk </p>

</div>
</div>
<a id="aa117142d0597c81b487d01279b0a3d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa117142d0597c81b487d01279b0a3d3b">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx0;Register Addresses: 47[15:0];inphase component of the xtalk for hdr0/led0 </p>

</div>
</div>
<a id="a00e4c85b98322e5c98f2099e976129a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e4c85b98322e5c98f2099e976129a5">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx1;Register Addresses: 51[15:0]; </p>

</div>
</div>
<a id="afe3cb3f7b0e0763871b5d14d5bc95078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe3cb3f7b0e0763871b5d14d5bc95078">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr0_tx2;Register Addresses: 55[15:0]; </p>

</div>
</div>
<a id="a268045eff17e98bf203fb56f8b7807cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268045eff17e98bf203fb56f8b7807cd">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx0;Register Addresses: 49[15:0]; </p>

</div>
</div>
<a id="a9fb218352b62437fa24b70b825843b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb218352b62437fa24b70b825843b7b">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx1;Register Addresses: 53[15:0]; </p>

</div>
</div>
<a id="af3fed602f69fc020eee20ff7995af352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fed602f69fc020eee20ff7995af352">&#9670;&nbsp;</a></span>iphase_xtalk_reg_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iphase_xtalk_reg_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iphase_xtalk_reg_hdr1_tx2;Register Addresses: 57[15:0]; </p>

</div>
</div>
<a id="a8e982a79b8a5b98ab4d5d3a81824fec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e982a79b8a5b98ab4d5d3a81824fec3">&#9670;&nbsp;</a></span>iq_read_data_sel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::iq_read_data_sel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>iq_read_data_sel;Register Addresses: 46[11:9];mux used to chose which of the xtalk register is being read out.;;010 &ndash; raw_i/q;000 &ndash; intrinsic_xtalk;001 &ndash; optical_xtalk </p>

</div>
</div>
<a id="a264e99791a65b5de4ffab4cdf628ba68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264e99791a65b5de4ffab4cdf628ba68">&#9670;&nbsp;</a></span>mod_freq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::mod_freq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mod_freq;Register Addresses: 8[21:21]; </p>

</div>
</div>
<a id="a79994294c8a143e3feda38b5fff07055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79994294c8a143e3feda38b5fff07055">&#9670;&nbsp;</a></span>monoshot_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::monoshot_bit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_bit;Register Addresses: 0[23:23];In monoshot mode the register to trigger a measurement. </p>

</div>
</div>
<a id="ad6804e480f827776a0f1ab3372b4b395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6804e480f827776a0f1ab3372b4b395">&#9670;&nbsp;</a></span>monoshot_fz_clkcnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::monoshot_fz_clkcnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_fz_clkcnt;Register Addresses: 39[23:8];The pix_cnt at which a monoshot operation freezes. By default just freezes 100 cycles before a frame boundary. </p>

</div>
</div>
<a id="a937fc19a767b3538e707dc40c4f55776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937fc19a767b3538e707dc40c4f55776">&#9670;&nbsp;</a></span>monoshot_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::monoshot_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_mode;Register Addresses: 39[1:0];LSB: Enters monoshot mode.;;MSB: If this is set monoshot mode shutdown the oscclk. This has to be used together with monoshot_mode. </p>

</div>
</div>
<a id="a5ee5ee7f63e585124a2f359f0de5f87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee5ee7f63e585124a2f359f0de5f87c">&#9670;&nbsp;</a></span>monoshot_numframe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::monoshot_numframe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>monoshot_numframe;Register Addresses: 39[7:2];The number of frames of TG to be run after a trigger before shutting down the TG. The default is kept as 6 allowing a led cycle. </p>

</div>
</div>
<a id="ab7fb1c397a31af95e2d2248d03bef80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7fb1c397a31af95e2d2248d03bef80e">&#9670;&nbsp;</a></span>mux_sel_compin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::mux_sel_compin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mux_sel_compin;Register Addresses: 19[2:0];choses the value used for comp_a register in cpu.;Following are the choices.;phase_out_fsm;dealiased_kb_fsm;dealiased_distance;confidence </p>

</div>
</div>
<a id="a161695952966e854642175f92bbd3ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161695952966e854642175f92bbd3ae6">&#9670;&nbsp;</a></span>ncr_config</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::ncr_config</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ncr_config;Register Addresses: 64[21:21];option to chose ncr configuration, that is 6/7 (0) or 6/5 (1). Chooses higher frequency by default. </p>

</div>
</div>
<a id="a4421cd64388f2af7ffcf6fe52e74a06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4421cd64388f2af7ffcf6fe52e74a06a">&#9670;&nbsp;</a></span>num_avg_sub_frames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::num_avg_sub_frames</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>num_avg_sub_frames;Register Addresses: 159[23:12];The number of averages for the iq. Used in TG to generate early_fvd and some other TG signals. </p>

</div>
</div>
<a id="ad50dd2b7c80d3da45925f0e510c22a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50dd2b7c80d3da45925f0e510c22a99">&#9670;&nbsp;</a></span>num_sub_frames</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::num_sub_frames</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>num_sub_frames;Register Addresses: 159[11:0];The numbef of subframes in a frame. This number should be greater than or equal to num_avg. </p>

</div>
</div>
<a id="a0c481a59621a3bbcd5e54a33e83fdb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c481a59621a3bbcd5e54a33e83fdb28">&#9670;&nbsp;</a></span>override_clkgen_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::override_clkgen_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override_clkgen_reg;Register Addresses: 80[22:22];Setting this register '1' allows user to independenly control tm_clkgen(2:1) which controls dealias settings. </p>

</div>
</div>
<a id="a3e71677cefd8061611120b0aadb753da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e71677cefd8061611120b0aadb753da">&#9670;&nbsp;</a></span>pdn_global</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::pdn_global</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>pdn_global;Register Addresses: 118[11:11]; </p>

</div>
</div>
<a id="af76bc6a5db0e4511c0b3bb200cbc2916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76bc6a5db0e4511c0b3bb200cbc2916">&#9670;&nbsp;</a></span>PDN_ILLUM_DC_CURR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::PDN_ILLUM_DC_CURR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDN_ILLUM_DC_CURR;Register Addresses: 121[12:12];. </p>

</div>
</div>
<a id="aab3ccf30f737f05458d2fa6ad7311c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3ccf30f737f05458d2fa6ad7311c49">&#9670;&nbsp;</a></span>PDN_ILLUM_DRV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::PDN_ILLUM_DRV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PDN_ILLUM_DRV;Register Addresses: 121[19:19];. </p>

</div>
</div>
<a id="a2d47813676979e52ff81ccb79f403568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d47813676979e52ff81ccb79f403568">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx0;Register Addresses: 68[15:0];phase offset for freq2 </p>

</div>
</div>
<a id="ab1935ee4370a6f750250df8037bfedde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1935ee4370a6f750250df8037bfedde">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx1;Register Addresses: 87[15:0]; </p>

</div>
</div>
<a id="af3c53f1235e77bb975d6804ce5bb0aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c53f1235e77bb975d6804ce5bb0aea">&#9670;&nbsp;</a></span>phase2_offset_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr0_tx2;Register Addresses: 89[15:0]; </p>

</div>
</div>
<a id="abc2e13726f35094652e115b306a6c8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2e13726f35094652e115b306a6c8cf">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx0;Register Addresses: 86[15:0]; </p>

</div>
</div>
<a id="a2d3f696ee5591f062782628adef648bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3f696ee5591f062782628adef648bc">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx1;Register Addresses: 88[15:0]; </p>

</div>
</div>
<a id="aa35e683286a08ad2d2a80446c6a3578e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa35e683286a08ad2d2a80446c6a3578e">&#9670;&nbsp;</a></span>phase2_offset_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase2_offset_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase2_offset_hdr1_tx2;Register Addresses: 90[15:0]; </p>

</div>
</div>
<a id="a5804a3c0838fea34edc5e30405891e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5804a3c0838fea34edc5e30405891e4f">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx0;Register Addresses: 66[15:0];phase_offset for freq1 </p>

</div>
</div>
<a id="a89870d39539bdf21a2098e1b8a760d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89870d39539bdf21a2098e1b8a760d81">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx1;Register Addresses: 82[15:0]; </p>

</div>
</div>
<a id="aca4709b359b3002aa5b1fda1db2a6b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4709b359b3002aa5b1fda1db2a6b2c">&#9670;&nbsp;</a></span>phase_offset_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr0_tx2;Register Addresses: 84[15:0]; </p>

</div>
</div>
<a id="af64b9a5c99582c83b7c3a546f9d14588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64b9a5c99582c83b7c3a546f9d14588">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx0;Register Addresses: 81[15:0]; </p>

</div>
</div>
<a id="adf6ef0727836549e6ef48efb0fa21f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6ef0727836549e6ef48efb0fa21f45">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx1;Register Addresses: 83[15:0]; </p>

</div>
</div>
<a id="aaed020c2f63021ddd838bc354a7aaf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed020c2f63021ddd838bc354a7aaf5a">&#9670;&nbsp;</a></span>phase_offset_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_offset_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_offset_hdr1_tx2;Register Addresses: 85[15:0]; </p>

</div>
</div>
<a id="ab115ec048574d0095fbe084be88936c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab115ec048574d0095fbe084be88936c9">&#9670;&nbsp;</a></span>phase_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_out</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_out;Register Addresses: 8[15:0]; </p>

</div>
</div>
<a id="a228ab6e912760cc969dd4782db40db5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228ab6e912760cc969dd4782db40db5b">&#9670;&nbsp;</a></span>phase_overflow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_overflow</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_overflow;Register Addresses: 8[16:16]; </p>

</div>
</div>
<a id="a7897fc2401a047a6d200d99db4ac75d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7897fc2401a047a6d200d99db4ac75d1">&#9670;&nbsp;</a></span>phase_overflow_f2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::phase_overflow_f2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>phase_overflow_f2;Register Addresses: 9[19:19]; </p>

</div>
</div>
<a id="a436cad843fc20b467f761f98cdd0d580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436cad843fc20b467f761f98cdd0d580">&#9670;&nbsp;</a></span>powerup_delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::powerup_delay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>powerup_delay;Register Addresses: 38[23:10];The synchronous counter delay after the ripple counter expires before ungating the clock. About 256*25ns*2^6 ~ 400 us. </p>

</div>
</div>
<a id="ac2bb471d2455d0fb9a96a368003f7f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2bb471d2455d0fb9a96a368003f7f59">&#9670;&nbsp;</a></span>prog_ovldet_refm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::prog_ovldet_refm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prog_ovldet_refm;Register Addresses: 100[23:21];To program OVL_DET REFM </p>

</div>
</div>
<a id="ac41346a3341dc33f7085fbaa56947ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41346a3341dc33f7085fbaa56947ad6">&#9670;&nbsp;</a></span>prog_ovldet_refp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::prog_ovldet_refp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>prog_ovldet_refp;Register Addresses: 100[20:18];To program OVL_DET REFP </p>

</div>
</div>
<a id="ad4347824ee5afdbdbe01e5043faca95c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4347824ee5afdbdbe01e5043faca95c">&#9670;&nbsp;</a></span>qphase_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk;Register Addresses: 60[23:0]; </p>

</div>
</div>
<a id="a066f2b307e53308779b547c3b4ee1ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a066f2b307e53308779b547c3b4ee1ce8">&#9670;&nbsp;</a></span>qphase_xtalk_int_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_int_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_int_reg;Register Addresses: 62[15:0];quadrature component for intrinsic xtalk </p>

</div>
</div>
<a id="acaf8a6849e1b0e8166cee03c47cc04cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf8a6849e1b0e8166cee03c47cc04cd">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx0;Register Addresses: 48[15:0];quadrature component of the xtalk for hdr0/led0 </p>

</div>
</div>
<a id="a01ead1a71055fd21fb738a4eb70df088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ead1a71055fd21fb738a4eb70df088">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx1;Register Addresses: 52[15:0]; </p>

</div>
</div>
<a id="a656421b9f1a180adb6963e3b6f7ca950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656421b9f1a180adb6963e3b6f7ca950">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr0_tx2;Register Addresses: 56[15:0]; </p>

</div>
</div>
<a id="a3966bdc6c8c72a7d3357ff575f89f8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3966bdc6c8c72a7d3357ff575f89f8f0">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx0;Register Addresses: 50[15:0]; </p>

</div>
</div>
<a id="ab0c5a42a9baac8f751b42f2cf107b25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c5a42a9baac8f751b42f2cf107b25a">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx1;Register Addresses: 54[15:0]; </p>

</div>
</div>
<a id="a77d16569f490a88ff905d95d88f65a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d16569f490a88ff905d95d88f65a63">&#9670;&nbsp;</a></span>qphase_xtalk_reg_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::qphase_xtalk_reg_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>qphase_xtalk_reg_hdr1_tx2;Register Addresses: 58[15:0]; </p>

</div>
</div>
<a id="aa5c53aaed040db50cd7897e52c82bfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c53aaed040db50cd7897e52c82bfcb">&#9670;&nbsp;</a></span>ref_count_limit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::ref_count_limit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ref_count_limit;Register Addresses: 15[14:0];this sets the limit of ref-clock count when meth1 is used. By programming this we no longer require frequencies which are multiples of powers of 2.;;The default is calculated for 32.768 Khz. </p>

</div>
</div>
<a id="afa400ade995f6cfe1f7c076216f2a724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa400ade995f6cfe1f7c076216f2a724">&#9670;&nbsp;</a></span>reverse_phase_before_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::reverse_phase_before_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reverse_phase_before_offset;Register Addresses: 67[9:9]; </p>

</div>
</div>
<a id="adc47c94293601428c20e2422082b4969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc47c94293601428c20e2422082b4969">&#9670;&nbsp;</a></span>scale_amb_coeff_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_amb_coeff_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_amb_coeff_xtalk;Register Addresses: 58[22:20];Ambient xtalk mode. Provides range/precision for ambient correction. </p>

</div>
</div>
<a id="a07ebab270e16f433cb52e2f164892bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ebab270e16f433cb52e2f164892bd2">&#9670;&nbsp;</a></span>scale_amb_phase_corr_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_amb_phase_corr_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_amb_phase_corr_coeff;Register Addresses: 181[2:0];Scales the gain/vs accuracy. </p>

</div>
</div>
<a id="a6bde028bd99e808c8136796673c1d0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bde028bd99e808c8136796673c1d0b6">&#9670;&nbsp;</a></span>scale_nl_corr_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_nl_corr_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_nl_corr_coeff;Register Addresses: 74[19:18];changes the meaning of the nonlinear coefficients.; </p>

</div>
</div>
<a id="a074f8c31300a5e95dbe613e29fae691a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074f8c31300a5e95dbe613e29fae691a">&#9670;&nbsp;</a></span>scale_phase_temp_coeff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_phase_temp_coeff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_phase_temp_coeff;Register Addresses: 67[8:6];changes the meaning of coefficients related to phase correction. </p>

</div>
</div>
<a id="a122cdf0dfa7e90063c9a351084a1c111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122cdf0dfa7e90063c9a351084a1c111">&#9670;&nbsp;</a></span>scale_phase_temp_corr_square</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_phase_temp_corr_square</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_phase_temp_corr_square;Register Addresses: 181[5:3];scales square correction range/accuracy. </p>

</div>
</div>
<a id="a512cf2ca50b1fa7120df25bde9ac8ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512cf2ca50b1fa7120df25bde9ac8ffe">&#9670;&nbsp;</a></span>scale_temp_coeff_xtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::scale_temp_coeff_xtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>scale_temp_coeff_xtalk;Register Addresses: 58[19:17];Allows programmability on the temp_coefficients range and precision. </p>

</div>
</div>
<a id="a8598e21fd562e98f5225f398a3440a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8598e21fd562e98f5225f398a3440a5a">&#9670;&nbsp;</a></span>sel_gp3_on_sdam</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sel_gp3_on_sdam</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_gp3_on_sdam;Register Addresses: 120[22:22]; </p>

</div>
</div>
<a id="a85ea733d3ecddf5d3fd92a550aebc602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ea733d3ecddf5d3fd92a550aebc602">&#9670;&nbsp;</a></span>sel_hdr_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sel_hdr_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_hdr_mode;Register Addresses: 42[16:16];choses which current to use when enable_adaptive_hdr = '0' </p>

</div>
</div>
<a id="ae2eb8747ea97079cdb23f696d6cdb16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2eb8747ea97079cdb23f696d6cdb16d">&#9670;&nbsp;</a></span>sel_illum_tx0_on_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sel_illum_tx0_on_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_illum_tx0_on_tx1;Register Addresses: 121[3:3];Force ILLUM_EN_0 (TX0) onto ILLUM_EN_1 (TX1). This mode is required to enable static LED drive mode. </p>

</div>
</div>
<a id="a304ebf6942564f0ee87e91b724d28725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304ebf6942564f0ee87e91b724d28725">&#9670;&nbsp;</a></span>sel_tx_ch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sel_tx_ch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sel_tx_ch;Register Addresses: 42[2:1];choses the fix_reg value when switching is disabled. </p>

</div>
</div>
<a id="a94ac086d5f7e663c6dc7c3593cac3b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ac086d5f7e663c6dc7c3593cac3b5e">&#9670;&nbsp;</a></span>shift_illum_phase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::shift_illum_phase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>shift_illum_phase;Register Addresses: 113[6:3];Shift bits to get different LED_CLK phases in calib mode.;;80M mode:16phases, 22.5 deg separation(360/16)-6.25n separation;;40M mode:16phases, 45 deg separation(360/8)-12.5n separation;;Basically 40M mode MSB bit is unused. </p>

</div>
</div>
<a id="aa12f0d2acddcb5fec5486679efc32b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12f0d2acddcb5fec5486679efc32b9e">&#9670;&nbsp;</a></span>shut_clocks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::shut_clocks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>shut_clocks;Register Addresses: 113[8:8];to shut down all 20M, 10M clock switching </p>

</div>
</div>
<a id="a805601dd7d269f4ff71d0d706468c19e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805601dd7d269f4ff71d0d706468c19e">&#9670;&nbsp;</a></span>sig_ovl_flag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sig_ovl_flag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sig_ovl_flag;Register Addresses: 9[18:18]; </p>

</div>
</div>
<a id="a9d737192cc86c4334c520e5dcc534947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d737192cc86c4334c520e5dcc534947">&#9670;&nbsp;</a></span>software_reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::software_reset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>software_reset;Register Addresses: 0[0:0]; </p>

</div>
</div>
<a id="a3c3a3e1e1963a607ab8a1cffec6bcec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3a3e1e1963a607ab8a1cffec6bcec6">&#9670;&nbsp;</a></span>start_freq_calib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::start_freq_calib</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>start_freq_calib;Register Addresses: 15[16:16];starts the freq_calib </p>

</div>
</div>
<a id="a32ff105833ca130e9aafdc69d33b14eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ff105833ca130e9aafdc69d33b14eb">&#9670;&nbsp;</a></span>status_in_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::status_in_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>status_in_reg;Register Addresses: 20[18:18];the register is used to control the program flow in CPU </p>

</div>
</div>
<a id="a25b67733b0c9dc171f8bc2893d1b99bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b67733b0c9dc171f8bc2893d1b99bb">&#9670;&nbsp;</a></span>sub_vd_clk_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sub_vd_clk_cnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub_vd_clk_cnt;Register Addresses: 128[16:1];the number of pixels in a subframe. In PG3P0 the default is changed to support 4ksps. The number is also made a multiple of 32+16. </p>

</div>
</div>
<a id="af407d20259e48b205156afa37dc9ec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af407d20259e48b205156afa37dc9ec89">&#9670;&nbsp;</a></span>swap_read_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::swap_read_data</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>swap_read_data;Register Addresses: 1[1:1];swaps/reverse the data read by i2c-host. </p>

</div>
</div>
<a id="ae70492bca941ebe87c775a0d0d9bd93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70492bca941ebe87c775a0d0d9bd93a">&#9670;&nbsp;</a></span>sys_clk_divider</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::sys_clk_divider</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sys_clk_divider;Register Addresses: 15[20:17];The divider can be set according to the ratio b/w ref_clk and tg_clk. The default is 2 which means default ref_clk is assumed at 10 Mhz. ie 40Mhz/4 </p>

</div>
</div>
<a id="aa1c31f802608991cabed55f07ad70837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c31f802608991cabed55f07ad70837">&#9670;&nbsp;</a></span>temp_avg_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_avg_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_avg_illum;Register Addresses: 2[23:22];Based on this, temperature is averaged to remove quantization errors on temperature. </p>

</div>
</div>
<a id="ad0db66a039e2db4366a425625bafd68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0db66a039e2db4366a425625bafd68f">&#9670;&nbsp;</a></span>temp_avg_main</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_avg_main</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_avg_main;Register Addresses: 3[23:22]; </p>

</div>
</div>
<a id="a02450b3a7e704a15f237daaeb6c7e1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02450b3a7e704a15f237daaeb6c7e1a9">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx0;Register Addresses: 70[11:0];temperature coefficient for phase correction for illum temp. By default means phase change for 64 degrees of temperature. </p>

</div>
</div>
<a id="ad72cbdc372b0cc91cbd9a68967f58aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72cbdc372b0cc91cbd9a68967f58aaa">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx1;Register Addresses: 83[23:16], 84[23:20]; </p>

</div>
</div>
<a id="a65a0c09cc22cf048ef644c10dca99f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a0c09cc22cf048ef644c10dca99f64">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr0_tx2;Register Addresses: 87[23:16], 88[23:20]; </p>

</div>
</div>
<a id="ab480d0b32c1030304fc88be7bce233b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab480d0b32c1030304fc88be7bce233b5">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx0;Register Addresses: 81[23:16], 82[23:20]; </p>

</div>
</div>
<a id="a73339c9bc37d95767223513628518e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73339c9bc37d95767223513628518e2b">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx1;Register Addresses: 85[23:16], 86[23:20]; </p>

</div>
</div>
<a id="a2e995a33b6bcc6188626590fd18fa529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e995a33b6bcc6188626590fd18fa529">&#9670;&nbsp;</a></span>temp_coeff_illum_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_hdr1_tx2;Register Addresses: 89[23:16], 90[23:20]; </p>

</div>
</div>
<a id="a542e0507dc7ade4ef88e2f4f98b8cbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542e0507dc7ade4ef88e2f4f98b8cbf0">&#9670;&nbsp;</a></span>temp_coeff_illum_square_hdr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_square_hdr0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_square_hdr0;Register Addresses: 182[7:0]; </p>

</div>
</div>
<a id="a8bde837cb93f705f5b5a8bee6fba8443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bde837cb93f705f5b5a8bee6fba8443">&#9670;&nbsp;</a></span>temp_coeff_illum_square_hdr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_square_hdr1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_square_hdr1;Register Addresses: 182[15:8]; </p>

</div>
</div>
<a id="ad53144086be03022fe32322841fa64ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53144086be03022fe32322841fa64ef">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx0;Register Addresses: 54[23:16]; </p>

</div>
</div>
<a id="a021ed9983624bdac9dca708e535b75b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021ed9983624bdac9dca708e535b75b5">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx1;Register Addresses: 91[15:8]; </p>

</div>
</div>
<a id="a93b7474383c3d7439d972c5afe39ea07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b7474383c3d7439d972c5afe39ea07">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr0_tx2;Register Addresses: 92[7:0]; </p>

</div>
</div>
<a id="a7fc2318c1e86147cab4536f7ae8554d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc2318c1e86147cab4536f7ae8554d1">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx0;Register Addresses: 91[7:0]; </p>

</div>
</div>
<a id="a4690f0ee081e91239ab2fb12a7e3d56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4690f0ee081e91239ab2fb12a7e3d56a">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx1;Register Addresses: 91[23:16]; </p>

</div>
</div>
<a id="a567ef8a1973b1145d4e5993151226b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567ef8a1973b1145d4e5993151226b30">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_iphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_iphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_iphase_hdr1_tx2;Register Addresses: 92[15:8]; </p>

</div>
</div>
<a id="a68b368fcaa61021171e61acbe0655e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b368fcaa61021171e61acbe0655e05">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx0;Register Addresses: 55[23:16]; </p>

</div>
</div>
<a id="a3386c4382a1b97a140a4fdc353e3b265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3386c4382a1b97a140a4fdc353e3b265">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx1;Register Addresses: 93[7:0]; </p>

</div>
</div>
<a id="a54a08700e3fbf113ce373076807a5a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a08700e3fbf113ce373076807a5a33">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr0_tx2;Register Addresses: 93[23:16]; </p>

</div>
</div>
<a id="a9b2b71cc58b18ccd622e7820a8fcd5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2b71cc58b18ccd622e7820a8fcd5db">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx0;Register Addresses: 92[23:16]; </p>

</div>
</div>
<a id="a55499838122169c5f486b25abdeaf5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55499838122169c5f486b25abdeaf5a3">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx1;Register Addresses: 93[15:8]; </p>

</div>
</div>
<a id="ae7c5e400d7284d0e7bf61342fbc67584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c5e400d7284d0e7bf61342fbc67584">&#9670;&nbsp;</a></span>temp_coeff_illum_xtalk_qphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_illum_xtalk_qphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_illum_xtalk_qphase_hdr1_tx2;Register Addresses: 94[7:0]; </p>

</div>
</div>
<a id="a9bf60b3ad71f0a5023919a9fe626ded2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bf60b3ad71f0a5023919a9fe626ded2">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx0;Register Addresses: 69[11:0];temperature coefficient for phase correction for main temp. By default means phase change for 64 degrees of temperature. </p>

</div>
</div>
<a id="a43de72f8397b6aa83c403210a5ccb893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43de72f8397b6aa83c403210a5ccb893">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx1;Register Addresses: 45[23:12]; </p>

</div>
</div>
<a id="a350244ce20b08f3ae3a44b999eeac68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350244ce20b08f3ae3a44b999eeac68e">&#9670;&nbsp;</a></span>temp_coeff_main_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr0_tx2;Register Addresses: 49[23:16], 50[23:20]; </p>

</div>
</div>
<a id="a72513d9b96ded4e78b1e20a11a9e974e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72513d9b96ded4e78b1e20a11a9e974e">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx0;Register Addresses: 45[11:0]; </p>

</div>
</div>
<a id="aebf596aa50d1836c94288764ed24b345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf596aa50d1836c94288764ed24b345">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx1;Register Addresses: 47[23:16], 48[23:20]; </p>

</div>
</div>
<a id="aedf7f8cd84bf5cf762b213cb18517c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf7f8cd84bf5cf762b213cb18517c6d">&#9670;&nbsp;</a></span>temp_coeff_main_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_hdr1_tx2;Register Addresses: 51[23:16], 52[23:20]; </p>

</div>
</div>
<a id="a845d9aca63dbbafaf894b0c88e84624b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845d9aca63dbbafaf894b0c88e84624b">&#9670;&nbsp;</a></span>temp_coeff_main_square_hdr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_square_hdr0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_square_hdr0;Register Addresses: 183[7:0]; </p>

</div>
</div>
<a id="a53cc61abf2c20ed71530b12a4d8cbb5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cc61abf2c20ed71530b12a4d8cbb5f">&#9670;&nbsp;</a></span>temp_coeff_main_square_hdr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_main_square_hdr1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_main_square_hdr1;Register Addresses: 183[15:8]; </p>

</div>
</div>
<a id="a049562de3542626eb026593553acbc84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049562de3542626eb026593553acbc84">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx0;Register Addresses: 56[23:16]; </p>

</div>
</div>
<a id="a7a1b4bbca989ba8a2075475fe9f5d5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1b4bbca989ba8a2075475fe9f5d5db">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx1;Register Addresses: 94[23:16]; </p>

</div>
</div>
<a id="ab5992312a6b74e2f15f3c41bbd8227e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5992312a6b74e2f15f3c41bbd8227e4">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr0_tx2;Register Addresses: 95[15:8]; </p>

</div>
</div>
<a id="a4f2109c27d0b9cc1753fca44f6d53120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2109c27d0b9cc1753fca44f6d53120">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx0;Register Addresses: 94[15:8]; </p>

</div>
</div>
<a id="a8af6b46e24efa687b02304c882a05011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af6b46e24efa687b02304c882a05011">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx1;Register Addresses: 95[7:0]; </p>

</div>
</div>
<a id="a8b312fa4f9fb3654b54e578922c73a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b312fa4f9fb3654b54e578922c73a77">&#9670;&nbsp;</a></span>temp_coeff_xtalk_iphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_iphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_iphase_hdr1_tx2;Register Addresses: 95[23:16]; </p>

</div>
</div>
<a id="a3899282f5b276b29c747cb8afa3268c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3899282f5b276b29c747cb8afa3268c5">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx0;Register Addresses: 57[23:16]; </p>

</div>
</div>
<a id="a0c4fa853e53a75c3b137c6d5e6f3889c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4fa853e53a75c3b137c6d5e6f3889c">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx1;Register Addresses: 96[15:8]; </p>

</div>
</div>
<a id="a622b0f25ad8e625152766df99abf6b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622b0f25ad8e625152766df99abf6b18">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr0_tx2;Register Addresses: 97[7:0]; </p>

</div>
</div>
<a id="a0584be9a54e3fb76023976c2cc43e421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0584be9a54e3fb76023976c2cc43e421">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx0;Register Addresses: 96[7:0]; </p>

</div>
</div>
<a id="ac4864876a9fc46c97345ea1eb655f7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4864876a9fc46c97345ea1eb655f7ba">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx1;Register Addresses: 96[23:16]; </p>

</div>
</div>
<a id="a4ca18d6cc9bae3f51d18f381ae89da0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ca18d6cc9bae3f51d18f381ae89da0b">&#9670;&nbsp;</a></span>temp_coeff_xtalk_qphase_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_coeff_xtalk_qphase_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_coeff_xtalk_qphase_hdr1_tx2;Register Addresses: 97[15:8]; </p>

</div>
</div>
<a id="a26bebaed274a28fd3531af38d2e18ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bebaed274a28fd3531af38d2e18ac1">&#9670;&nbsp;</a></span>temp_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::temp_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>temp_offset;Register Addresses: 110[16:8];temperature offset </p>

</div>
</div>
<a id="af170807207608e397f4e8a661cc68161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af170807207608e397f4e8a661cc68161">&#9670;&nbsp;</a></span>tg_afe_rst_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_afe_rst_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_afe_rst_end;Register Addresses: 132[15:0]; </p>

</div>
</div>
<a id="a97a31fa1615c491405813f985a52427f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a31fa1615c491405813f985a52427f">&#9670;&nbsp;</a></span>tg_afe_rst_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_afe_rst_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_afe_rst_start;Register Addresses: 131[15:0];demod_reset. Mask is programmed such that it comes every subframe. </p>

</div>
</div>
<a id="a3d0b4360904c3375d958b5d80f14b591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0b4360904c3375d958b5d80f14b591">&#9670;&nbsp;</a></span>tg_calc_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_calc_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_end;Register Addresses: 146[15:0]; </p>

</div>
</div>
<a id="adc9bcb1f45a6fda0447bce5bfa5074f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc9bcb1f45a6fda0447bce5bfa5074f0">&#9670;&nbsp;</a></span>tg_calc_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_calc_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_mask_end;Register Addresses: 157[23:12]; </p>

</div>
</div>
<a id="a6673834c3183fb9538a6345569196d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6673834c3183fb9538a6345569196d7e">&#9670;&nbsp;</a></span>tg_calc_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_calc_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_mask_start;Register Addresses: 157[11:0];Mask for pdn_dyn_tg. Only enabled during num_avg subframe. </p>

</div>
</div>
<a id="a7ff5cef71891b055902c660ff8eedc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff5cef71891b055902c660ff8eedc20">&#9670;&nbsp;</a></span>tg_calc_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_calc_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_calc_start;Register Addresses: 145[15:0];pdn_dyn_tg. This signal exists roughly from early_fvd start till end of the computation. The mask is programmed such that this only comes in the num_avg sub-frame. Programmed such that it will work even if the frequency changes in both direction. </p>

</div>
</div>
<a id="aed4469099a9148f947df41aa86991b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4469099a9148f947df41aa86991b4c">&#9670;&nbsp;</a></span>tg_capture_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_capture_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_end;Register Addresses: 136[15:0]; </p>

</div>
</div>
<a id="a7b7451a76631c184d581daeaf8b3a6d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7451a76631c184d581daeaf8b3a6d3">&#9670;&nbsp;</a></span>tg_capture_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_capture_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_mask_end;Register Addresses: 152[23:12]; </p>

</div>
</div>
<a id="a4005716736ab2100c67ad96fd1ddb943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4005716736ab2100c67ad96fd1ddb943">&#9670;&nbsp;</a></span>tg_capture_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_capture_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_mask_start;Register Addresses: 152[11:0];capture_tg_channel. By default comes only in the num_avg subchannel. This mask is configurable by user only if dis_tg_aconf = '1'. </p>

</div>
</div>
<a id="aae5d310de6a3870222106321e548b5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5d310de6a3870222106321e548b5a0">&#9670;&nbsp;</a></span>tg_capture_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_capture_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_capture_start;Register Addresses: 135[15:0];capture_tg_channel. Internal TG signal. This signal need to be changed when you go to slower dealias mode. Program this to 11300 and 11800 </p>

</div>
</div>
<a id="a5f9e7026b200d2bcc0578376f30b9e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f9e7026b200d2bcc0578376f30b9e16">&#9670;&nbsp;</a></span>tg_dynpdn_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_dynpdn_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_end;Register Addresses: 148[15:0]; </p>

</div>
</div>
<a id="abb219a99926fa9a5beaaa2419b559274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb219a99926fa9a5beaaa2419b559274">&#9670;&nbsp;</a></span>tg_dynpdn_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_dynpdn_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_mask_end;Register Addresses: 158[23:12]; </p>

</div>
</div>
<a id="a6830ce377ff973553d01d458d7fcae11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6830ce377ff973553d01d458d7fcae11">&#9670;&nbsp;</a></span>tg_dynpdn_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_dynpdn_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_mask_start;Register Addresses: 158[11:0];Mask for pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. Enabled till num_avg subframe. </p>

</div>
</div>
<a id="acc476f02740652cbbb2879dc7fc372b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc476f02740652cbbb2879dc7fc372b4">&#9670;&nbsp;</a></span>tg_dynpdn_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_dynpdn_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_dynpdn_start;Register Addresses: 147[15:0];pdn_dyn1_tg. Used to power down less power intensive digital blocks and analog if tm_frame_vd_sub_cnt greater than num_avg_iq. </p>

</div>
</div>
<a id="a5cb9d7749b80772a5c786912eaf1db91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb9d7749b80772a5c786912eaf1db91">&#9670;&nbsp;</a></span>tg_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_en</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_en;Register Addresses: 128[0:0];gates the tg_clk with this bit. </p>

</div>
</div>
<a id="a46954b0719efcf8149baf13d4b34d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46954b0719efcf8149baf13d4b34d40c">&#9670;&nbsp;</a></span>tg_illumen_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_illumen_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_end;Register Addresses: 144[15:0];Ending after the 8192+ 250 samples apx. </p>

</div>
</div>
<a id="a43f4677b0d1e0ba15da82b7d896d8349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f4677b0d1e0ba15da82b7d896d8349">&#9670;&nbsp;</a></span>tg_illumen_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_illumen_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_mask_end;Register Addresses: 156[23:12]; </p>

</div>
</div>
<a id="a293592cb7a4cefc2b9db6e40b8d75bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a293592cb7a4cefc2b9db6e40b8d75bbc">&#9670;&nbsp;</a></span>tg_illumen_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_illumen_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_mask_start;Register Addresses: 156[11:0];spare2_mask. By default the mask is programmed till num_avg_iq only. </p>

</div>
</div>
<a id="a2af63a3f526f903e39856c598fece67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af63a3f526f903e39856c598fece67c">&#9670;&nbsp;</a></span>tg_illumen_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_illumen_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_illumen_start;Register Addresses: 143[15:0];spare2_tg. This is used for illum_en. Enabled throughout a subframe. </p>

</div>
</div>
<a id="ab35d3589bd1db9149f621c33ea3624d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35d3589bd1db9149f621c33ea3624d6">&#9670;&nbsp;</a></span>tg_ovl_window_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_ovl_window_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_end;Register Addresses: 138[15:0]; </p>

</div>
</div>
<a id="a332feeb9d0d02a37ea3eaf3d28e463f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332feeb9d0d02a37ea3eaf3d28e463f9">&#9670;&nbsp;</a></span>tg_ovl_window_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_ovl_window_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_mask_end;Register Addresses: 153[23:12]; </p>

</div>
</div>
<a id="a13d16e5bb5ca0aa673b9efefac75addc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d16e5bb5ca0aa673b9efefac75addc">&#9670;&nbsp;</a></span>tg_ovl_window_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_ovl_window_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_mask_start;Register Addresses: 153[11:0];ovl_sample. This exits till num_avg subframe. </p>

</div>
</div>
<a id="ad8e5c7ee607fba0138fab34182e47c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e5c7ee607fba0138fab34182e47c83">&#9670;&nbsp;</a></span>tg_ovl_window_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_ovl_window_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_ovl_window_start;Register Addresses: 137[15:0];ovl_sample. During this time period only ovl is sampled. This exists for only for subframes till the num_avg. </p>

</div>
</div>
<a id="ab90cbacab0668a970a5ff91f476a7496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90cbacab0668a970a5ff91f476a7496">&#9670;&nbsp;</a></span>tg_seq_int_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_seq_int_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_end;Register Addresses: 134[15:0]; </p>

</div>
</div>
<a id="a3000807e764e22ef7ba00dd00a1c0198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3000807e764e22ef7ba00dd00a1c0198">&#9670;&nbsp;</a></span>tg_seq_int_mask_end</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_seq_int_mask_end</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_mask_end;Register Addresses: 151[23:12]; </p>

</div>
</div>
<a id="a7dbacbd8033f00547b6b465a49895a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbacbd8033f00547b6b465a49895a90">&#9670;&nbsp;</a></span>tg_seq_int_mask_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_seq_int_mask_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_mask_start;Register Addresses: 151[11:0];interrupt. Comes only in first (num:0) subframe. </p>

</div>
</div>
<a id="aa7e605c8b696f7ebbf39ca38269fa5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e605c8b696f7ebbf39ca38269fa5fb">&#9670;&nbsp;</a></span>tg_seq_int_start</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tg_seq_int_start</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tg_seq_int_start;Register Addresses: 133[15:0];interrupt. Only happens in first subframe due to the mask programming </p>

</div>
</div>
<a id="ad48fe8274bed87d7263e6ca8269695f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48fe8274bed87d7263e6ca8269695f2">&#9670;&nbsp;</a></span>tillum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum;Register Addresses: 4[19:8];The value of illum-temperature register. </p>

</div>
</div>
<a id="a142745da9e41edd3c1440f3af3e65e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142745da9e41edd3c1440f3af3e65e98">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx0;Register Addresses: 71[23:12];calibrated temp for tillum. Default is 2048 because internally it is treated as offset binary </p>

</div>
</div>
<a id="aacd32d46c41357225b1bbbbd385276dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd32d46c41357225b1bbbbd385276dd">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx1;Register Addresses: 73[23:12]; </p>

</div>
</div>
<a id="a2d831cb151e305adbea12b0e4008b88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d831cb151e305adbea12b0e4008b88d">&#9670;&nbsp;</a></span>tillum_calib_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr0_tx2;Register Addresses: 63[23:12]; </p>

</div>
</div>
<a id="ad15ed33a8a3113a30edd4177b2404d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15ed33a8a3113a30edd4177b2404d31">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx0;Register Addresses: 72[23:12]; </p>

</div>
</div>
<a id="a9aa4c81deafadd6f337ae463292022a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aa4c81deafadd6f337ae463292022a7">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx1;Register Addresses: 67[23:12]; </p>

</div>
</div>
<a id="ad9bcba2b13c84e3c6d5864022c8fa95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bcba2b13c84e3c6d5864022c8fa95f">&#9670;&nbsp;</a></span>tillum_calib_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_calib_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_calib_hdr1_tx2;Register Addresses: 70[23:12]; </p>

</div>
</div>
<a id="a495c76417c7131c177fec04362eaacfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495c76417c7131c177fec04362eaacfe">&#9670;&nbsp;</a></span>tillum_unsigned</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tillum_unsigned</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tillum_unsigned;Register Addresses: 4[23:23];This bit is set '1' when temperature given by tmain/tillum sensor is in unsigned format. </p>

</div>
</div>
<a id="af2f334100a90c93956c397dc752a89d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f334100a90c93956c397dc752a89d4">&#9670;&nbsp;</a></span>tm_vrefm_diode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tm_vrefm_diode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tm_vrefm_diode;Register Addresses: 109[5:3];To program the bias voltage INM </p>

</div>
</div>
<a id="afbaca0aecb35d0f114f34ce5a9de469a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbaca0aecb35d0f114f34ce5a9de469a">&#9670;&nbsp;</a></span>tm_vrefp_diode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tm_vrefp_diode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tm_vrefp_diode;Register Addresses: 109[2:0];To program the bias voltage INP </p>

</div>
</div>
<a id="a864b8c40d5fa5d8dcf7e5fd49bfa889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864b8c40d5fa5d8dcf7e5fd49bfa889a">&#9670;&nbsp;</a></span>tmain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain;Register Addresses: 10[23:12]; </p>

</div>
</div>
<a id="a399ffd68e53fd718d8c86cac5570b0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399ffd68e53fd718d8c86cac5570b0f4">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr0_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx0;Register Addresses: 71[11:0];calibrated temperature for main temp sensor.Default is 2048 because internally it is treated as offset binary </p>

</div>
</div>
<a id="ac520723279074397a7d777b16e6bcae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac520723279074397a7d777b16e6bcae7">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr0_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx1;Register Addresses: 73[11:0]; </p>

</div>
</div>
<a id="abfb6f6db1232b0b0b9deb4afc64459ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfb6f6db1232b0b0b9deb4afc64459ec">&#9670;&nbsp;</a></span>tmain_calib_hdr0_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr0_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr0_tx2;Register Addresses: 63[11:0]; </p>

</div>
</div>
<a id="a45e6d0d64cb7fea67b3ce7483a480eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45e6d0d64cb7fea67b3ce7483a480eee">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr1_tx0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx0;Register Addresses: 72[11:0]; </p>

</div>
</div>
<a id="a6b4f0e10b860ce62b81e0b9ae4cf5a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4f0e10b860ce62b81e0b9ae4cf5a44">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr1_tx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx1;Register Addresses: 65[23:12]; </p>

</div>
</div>
<a id="ade57144933135b55ff86f3b7438ae780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade57144933135b55ff86f3b7438ae780">&#9670;&nbsp;</a></span>tmain_calib_hdr1_tx2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tmain_calib_hdr1_tx2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tmain_calib_hdr1_tx2;Register Addresses: 69[23:12]; </p>

</div>
</div>
<a id="a91767e4fdc957316f8468063681c3a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91767e4fdc957316f8468063681c3a15">&#9670;&nbsp;</a></span>tsens_slave0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tsens_slave0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave0;Register Addresses: 2[6:0];slave address of the led0 tsensor </p>

</div>
</div>
<a id="a19285933a6b19db5099cfbface3fea9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19285933a6b19db5099cfbface3fea9f">&#9670;&nbsp;</a></span>tsens_slave1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tsens_slave1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave1;Register Addresses: 2[13:7];slave address of the led1 tsensor </p>

</div>
</div>
<a id="af6164a19c98ca0c161d14d83969f7f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6164a19c98ca0c161d14d83969f7f57">&#9670;&nbsp;</a></span>tsens_slave2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tsens_slave2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tsens_slave2;Register Addresses: 2[20:14];slave address of the led2 tsensor </p>

</div>
</div>
<a id="aeb14b14455b85035385487feaa6b8191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb14b14455b85035385487feaa6b8191">&#9670;&nbsp;</a></span>TX0_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::TX0_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX0_PIN_CONFIG;Register Addresses: 122[5:4];. </p>

</div>
</div>
<a id="a48f818c35d56f58188c835e1015dd8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f818c35d56f58188c835e1015dd8a1">&#9670;&nbsp;</a></span>TX1_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::TX1_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX1_PIN_CONFIG;Register Addresses: 122[1:0];. </p>

</div>
</div>
<a id="ad85c3690f3796209b20e40e7b41f7e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85c3690f3796209b20e40e7b41f7e79">&#9670;&nbsp;</a></span>TX2_PIN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::TX2_PIN_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX2_PIN_CONFIG;Register Addresses: 122[3:2];. </p>

</div>
</div>
<a id="af8dff0a66f3d0812d59ee8ac70213f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8dff0a66f3d0812d59ee8ac70213f65">&#9670;&nbsp;</a></span>tx_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tx_channel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tx_channel;Register Addresses: 8[19:18]; </p>

</div>
</div>
<a id="ae05cd36cb72da7a71b636a14ac28fa8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae05cd36cb72da7a71b636a14ac28fa8a">&#9670;&nbsp;</a></span>tx_seq_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::tx_seq_reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>tx_seq_reg;Register Addresses: 42[14:3];Stores the sequence of led switching in this register.;2-1-0-2-1-0. The sequence will come as 0-1-2-0-1-2 </p>

</div>
</div>
<a id="abfff16e44f89b0db5bffbf56fb955bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfff16e44f89b0db5bffbf56fb955bfb">&#9670;&nbsp;</a></span>unmask_illumen_intxtalk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::unmask_illumen_intxtalk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>unmask_illumen_intxtalk;Register Addresses: 113[17:17];Mask internal crosstalk signal gating illum_en. </p>

</div>
</div>
<a id="ab7e048b48ce2dbfcc65b22d20d3cb561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e048b48ce2dbfcc65b22d20d3cb561">&#9670;&nbsp;</a></span>use_xtalk_filt_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::use_xtalk_filt_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_filt_illum;Register Addresses: 46[7:7]; </p>

</div>
</div>
<a id="a6b0e2c72ef5fc4113d7226786b644a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0e2c72ef5fc4113d7226786b644a97">&#9670;&nbsp;</a></span>use_xtalk_filt_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::use_xtalk_filt_int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_filt_int;Register Addresses: 46[5:5];Whehter to use filter or direct sampling for intrinsic crosstalk. </p>

</div>
</div>
<a id="a5fd95ca60881d151fa12abad6d1a18ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd95ca60881d151fa12abad6d1a18ad">&#9670;&nbsp;</a></span>use_xtalk_reg_illum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::use_xtalk_reg_illum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_reg_illum;Register Addresses: 46[8:8];For optical default is to use the register values. </p>

</div>
</div>
<a id="a5cb06f9ac11c7f0772bae4e99139bf36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb06f9ac11c7f0772bae4e99139bf36">&#9670;&nbsp;</a></span>use_xtalk_reg_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::use_xtalk_reg_int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_xtalk_reg_int;Register Addresses: 46[6:6];Whether to use register or filter/sample for intrinsic. </p>

</div>
</div>
<a id="a998237de51882bdbb1c5192045ed76de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a998237de51882bdbb1c5192045ed76de">&#9670;&nbsp;</a></span>xtalk_filt_time_const</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classdev_register.html">devRegister</a> OPT3101Registers::xtalk_filt_time_const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xtalk_filt_time_const;Register Addresses: 46[23:20];Time constant during crosstalk filtering. Higher the time constant slower the filtering is. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>C:/folders/d/scripts/cpp/OPT3101SDK/OPT3101SDK/OPT3101SDK/<a class="el" href="_o_p_t3101_register_definition_8h_source.html">OPT3101RegisterDefinition.h</a></li>
<li>C:/folders/d/scripts/cpp/OPT3101SDK/OPT3101SDK/OPT3101SDK/<a class="el" href="_o_p_t3101device___register_map_8cpp.html">OPT3101device_RegisterMap.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
