<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bd_top_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_lmb_bram_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_mig_7series_0_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_rst_mig_7series_0_100M_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_rst_mig_7series_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_xbar_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_microblaze_0_riscv_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_microblaze_0_riscv_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_top_mdm_1_riscv_0_synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/bd_top_mdm_1_riscv_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_top_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="bd_top_lmb_bram_0_synth_1"/>
		<Parent Id="bd_top_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="bd_top_mig_7series_0_0_synth_1"/>
		<Parent Id="bd_top_rst_mig_7series_0_100M_0_synth_1"/>
		<Parent Id="bd_top_xbar_0_synth_1"/>
		<Parent Id="bd_top_microblaze_0_riscv_0_synth_1"/>
		<Parent Id="bd_top_mdm_1_riscv_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/Projects/Hardware/gba-io/reference/Aritx7/FPGA/100T/microblaze_ddr_100t/microblaze_ddr_100t.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="bd_top_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="bd_top_lmb_bram_0_synth_1"/>
		<Parent Id="bd_top_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="bd_top_mig_7series_0_0_synth_1"/>
		<Parent Id="bd_top_rst_mig_7series_0_100M_0_synth_1"/>
		<Parent Id="bd_top_xbar_0_synth_1"/>
		<Parent Id="bd_top_microblaze_0_riscv_0_synth_1"/>
		<Parent Id="bd_top_mdm_1_riscv_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

