
*** Running vivado
    with args -log teste.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source teste.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 16 16:36:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source teste.tcl -notrace
Command: open_checkpoint /home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1485.227 ; gain = 0.000 ; free physical = 202 ; free virtual = 6336
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1557.008 ; gain = 0.000 ; free physical = 222 ; free virtual = 6226
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.773 ; gain = 0.000 ; free physical = 159 ; free virtual = 5738
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.773 ; gain = 0.000 ; free physical = 159 ; free virtual = 5738
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.773 ; gain = 0.000 ; free physical = 159 ; free virtual = 5738
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2007.773 ; gain = 0.000 ; free physical = 159 ; free virtual = 5738
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2071.805 ; gain = 64.031 ; free physical = 150 ; free virtual = 5729
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2071.805 ; gain = 64.031 ; free physical = 150 ; free virtual = 5729
Restored from archive | CPU: 0.040000 secs | Memory: 1.087029 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2071.805 ; gain = 64.031 ; free physical = 150 ; free virtual = 5729
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.805 ; gain = 0.000 ; free physical = 150 ; free virtual = 5729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2071.805 ; gain = 657.137 ; free physical = 150 ; free virtual = 5729
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2081.711 ; gain = 9.906 ; free physical = 190 ; free virtual = 5692

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2108.523 ; gain = 26.812 ; free physical = 192 ; free virtual = 5694

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 230 ; free virtual = 5375

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 230 ; free virtual = 5375
Phase 1 Initialization | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 230 ; free virtual = 5375

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 230 ; free virtual = 5375

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 229 ; free virtual = 5374
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 229 ; free virtual = 5374

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 224 ; free virtual = 5369
Retarget | Checksum: 1e1f6fa8e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 224 ; free virtual = 5369
Constant propagation | Checksum: 1e1f6fa8e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 224 ; free virtual = 5369
Phase 5 Sweep | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2447.477 ; gain = 0.000 ; free physical = 224 ; free virtual = 5369
Sweep | Checksum: 1e1f6fa8e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368
BUFG optimization | Checksum: 1e1f6fa8e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368
Shift Register Optimization | Checksum: 1e1f6fa8e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368
Post Processing Netlist | Checksum: 1e1f6fa8e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.492 ; gain = 0.000 ; free physical = 223 ; free virtual = 5368
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368
Phase 9 Finalization | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2479.492 ; gain = 32.016 ; free physical = 223 ; free virtual = 5368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.492 ; gain = 0.000 ; free physical = 223 ; free virtual = 5368

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.492 ; gain = 0.000 ; free physical = 223 ; free virtual = 5368

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.492 ; gain = 0.000 ; free physical = 223 ; free virtual = 5368
Ending Netlist Obfuscation Task | Checksum: 1e1f6fa8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.492 ; gain = 0.000 ; free physical = 223 ; free virtual = 5368
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file teste_drc_opted.rpt -pb teste_drc_opted.pb -rpx teste_drc_opted.rpx
Command: report_drc -file teste_drc_opted.rpt -pb teste_drc_opted.pb -rpx teste_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ariane/Documentos/sistemas_digitais/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5338
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5338
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5338
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5338
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5338
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5339
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2495.336 ; gain = 0.000 ; free physical = 192 ; free virtual = 5339
INFO: [Common 17-1381] The checkpoint '/home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.348 ; gain = 0.000 ; free physical = 189 ; free virtual = 5336
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b6e86651

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.348 ; gain = 0.000 ; free physical = 189 ; free virtual = 5336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.348 ; gain = 0.000 ; free physical = 189 ; free virtual = 5336

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b6e86651

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 188 ; free virtual = 5336

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28406af4a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 186 ; free virtual = 5335

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28406af4a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 186 ; free virtual = 5336
Phase 1 Placer Initialization | Checksum: 28406af4a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 186 ; free virtual = 5336

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 186 ; free virtual = 5336

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 186 ; free virtual = 5336
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1b6e86651

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2551.363 ; gain = 32.016 ; free physical = 186 ; free virtual = 5336
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file teste_utilization_placed.rpt -pb teste_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file teste_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
INFO: [Vivado 12-24828] Executing command : report_io -file teste_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5299
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5299
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5299
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5299
INFO: [Common 17-1381] The checkpoint '/home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.363 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.332 ; gain = 0.000 ; free physical = 148 ; free virtual = 5298
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.332 ; gain = 0.000 ; free physical = 147 ; free virtual = 5298
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.332 ; gain = 0.000 ; free physical = 147 ; free virtual = 5298
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.332 ; gain = 0.000 ; free physical = 147 ; free virtual = 5299
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.332 ; gain = 2.969 ; free physical = 146 ; free virtual = 5298
INFO: [Common 17-1381] The checkpoint '/home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9a8bfc6e ConstDB: 0 ShapeSum: b2c412b8 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 44d6155a | NumContArr: a40f42fb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26e374d8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.332 ; gain = 50.000 ; free physical = 193 ; free virtual = 5207

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26e374d8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2633.332 ; gain = 79.000 ; free physical = 162 ; free virtual = 5176

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26e374d8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2633.332 ; gain = 79.000 ; free physical = 162 ; free virtual = 5176

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26e374d8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26e374d8f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
Phase 4 Initial Routing | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
Phase 5 Rip-up And Reroute | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
Phase 7 Post Hold Fix | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.013232 %
  Global Horizontal Routing Utilization  = 0.000459559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f22f0bcd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
Total Elapsed time in route_design: 6.24 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 19f82feed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 19f82feed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.332 ; gain = 92.000 ; free physical = 154 ; free virtual = 5168
INFO: [Vivado 12-24828] Executing command : report_drc -file teste_drc_routed.rpt -pb teste_drc_routed.pb -rpx teste_drc_routed.rpx
Command: report_drc -file teste_drc_routed.rpt -pb teste_drc_routed.pb -rpx teste_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file teste_methodology_drc_routed.rpt -pb teste_methodology_drc_routed.pb -rpx teste_methodology_drc_routed.rpx
Command: report_methodology -file teste_methodology_drc_routed.rpt -pb teste_methodology_drc_routed.pb -rpx teste_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file teste_timing_summary_routed.rpt -pb teste_timing_summary_routed.pb -rpx teste_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file teste_route_status.rpt -pb teste_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file teste_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file teste_bus_skew_routed.rpt -pb teste_bus_skew_routed.pb -rpx teste_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file teste_power_routed.rpt -pb teste_power_summary_routed.pb -rpx teste_power_routed.rpx
Command: report_power -file teste_power_routed.rpt -pb teste_power_summary_routed.pb -rpx teste_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file teste_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 212 ; free virtual = 5196
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 212 ; free virtual = 5196
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 212 ; free virtual = 5196
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 212 ; free virtual = 5196
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 212 ; free virtual = 5196
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 211 ; free virtual = 5195
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2726.074 ; gain = 0.000 ; free physical = 211 ; free virtual = 5195
INFO: [Common 17-1381] The checkpoint '/home/ariane/Documentos/sistemas_digitais/testeAula1/testeAula1.runs/impl_1/teste_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 16:36:38 2025...

*** Running vivado
    with args -log teste.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source teste.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 16 16:37:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source teste.tcl -notrace
Command: open_checkpoint teste_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.934 ; gain = 0.000 ; free physical = 1136 ; free virtual = 6128
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1556.715 ; gain = 0.000 ; free physical = 1050 ; free virtual = 6042
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
Restored from archive | CPU: 0.040000 secs | Memory: 1.083298 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2089.355 ; gain = 16.844 ; free physical = 583 ; free virtual = 5575
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.355 ; gain = 0.000 ; free physical = 583 ; free virtual = 5575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2089.355 ; gain = 708.855 ; free physical = 583 ; free virtual = 5575
Command: write_bitstream -force teste.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ariane/Documentos/sistemas_digitais/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./teste.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2563.133 ; gain = 473.777 ; free physical = 159 ; free virtual = 5159
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 16:38:05 2025...
