<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p525" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_525{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_525{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_525{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_525{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_525{left:96px;bottom:1040px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t6_525{left:436px;bottom:1039px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t7_525{left:96px;bottom:1018px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t8_525{left:96px;bottom:997px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t9_525{left:96px;bottom:975px;letter-spacing:0.12px;word-spacing:-0.77px;}
#ta_525{left:96px;bottom:954px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_525{left:96px;bottom:932px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_525{left:96px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.43px;}
#td_525{left:96px;bottom:890px;letter-spacing:0.13px;word-spacing:-0.7px;}
#te_525{left:96px;bottom:854px;letter-spacing:0.15px;word-spacing:-0.45px;}
#tf_525{left:96px;bottom:819px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_525{left:96px;bottom:798px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_525{left:96px;bottom:767px;}
#ti_525{left:124px;bottom:767px;letter-spacing:0.14px;word-spacing:0.44px;}
#tj_525{left:124px;bottom:746px;letter-spacing:0.14px;word-spacing:1.97px;}
#tk_525{left:124px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.27px;}
#tl_525{left:124px;bottom:703px;letter-spacing:0.13px;word-spacing:0.59px;}
#tm_525{left:124px;bottom:682px;letter-spacing:0.14px;word-spacing:3.03px;}
#tn_525{left:124px;bottom:660px;letter-spacing:0.12px;word-spacing:-0.45px;}
#to_525{left:96px;bottom:633px;}
#tp_525{left:124px;bottom:633px;letter-spacing:0.13px;word-spacing:-0.28px;}
#tq_525{left:124px;bottom:611px;letter-spacing:0.12px;word-spacing:1.16px;}
#tr_525{left:124px;bottom:590px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_525{left:96px;bottom:563px;}
#tt_525{left:124px;bottom:563px;letter-spacing:0.14px;word-spacing:1.2px;}
#tu_525{left:124px;bottom:541px;letter-spacing:0.13px;word-spacing:-0.21px;}
#tv_525{left:124px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tw_525{left:96px;bottom:480px;letter-spacing:0.12px;}
#tx_525{left:157px;bottom:480px;letter-spacing:0.17px;word-spacing:-0.02px;}
#ty_525{left:96px;bottom:445px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_525{left:96px;bottom:423px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t10_525{left:96px;bottom:402px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t11_525{left:96px;bottom:381px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t12_525{left:96px;bottom:344px;letter-spacing:-0.12px;}
#t13_525{left:190px;bottom:344px;letter-spacing:0.13px;word-spacing:-0.81px;}
#t14_525{left:96px;bottom:322px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t15_525{left:96px;bottom:301px;letter-spacing:0.13px;word-spacing:-0.38px;}
#t16_525{left:96px;bottom:264px;letter-spacing:-0.1px;}
#t17_525{left:169px;bottom:264px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t18_525{left:96px;bottom:242px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t19_525{left:96px;bottom:206px;letter-spacing:-0.1px;}
#t1a_525{left:181px;bottom:205px;letter-spacing:0.11px;word-spacing:-0.41px;}
#t1b_525{left:96px;bottom:184px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1c_525{left:96px;bottom:147px;letter-spacing:-0.12px;}
#t1d_525{left:240px;bottom:147px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1e_525{left:96px;bottom:125px;letter-spacing:0.13px;word-spacing:-0.4px;}
#t1f_525{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_525{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_525{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_525{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_525{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_525{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_525{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_525{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_525{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts525" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg525Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg525" style="-webkit-user-select: none;"><object width="935" height="1210" data="525/525.svg" type="image/svg+xml" id="pdf525" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_525" class="t s1_525">System Resources </span><span id="t2_525" class="t s2_525">70 </span>
<span id="t3_525" class="t s3_525">24593—Rev. 3.41—June 2023 </span><span id="t4_525" class="t s3_525">AMD64 Technology </span>
<span id="t5_525" class="t s4_525">Indirect Branch Prediction Barrier (IBPB). </span><span id="t6_525" class="t s5_525">Bit 0, write only. Setting this bit to 1 prevents the </span>
<span id="t7_525" class="t s5_525">processor from using older indirect branch predictions to influence future indirect branches. This </span>
<span id="t8_525" class="t s5_525">applies to JMP indirect, CALL indirect and to RET (return) instructions. In some implementations, </span>
<span id="t9_525" class="t s5_525">setting IBPB causes the processor to flush all previous indirect branch predictions. As this restricts the </span>
<span id="ta_525" class="t s5_525">processor from using any previous indirect branch information, IBPB is intended to be used by </span>
<span id="tb_525" class="t s5_525">software when switching between contexts that do not trust each other. Examples of such contexts </span>
<span id="tc_525" class="t s5_525">include switching from one user context to another, or from one guest to another. In some </span>
<span id="td_525" class="t s5_525">implementations, IBPB will only flush the indirect predictions that are accessible to the current thread. </span>
<span id="te_525" class="t s6_525">Additional CPUID Functions </span>
<span id="tf_525" class="t s5_525">The following CPUID functions provide more information on the speculation control features to aid </span>
<span id="tg_525" class="t s5_525">system software in optimizing processor performance: </span>
<span id="th_525" class="t s6_525">• </span><span id="ti_525" class="t s5_525">CPUID Function 8000_0008_EBX[16] (IBRS always on). When set, indicates that the processor </span>
<span id="tj_525" class="t s5_525">prefers that IBRS is only set once during boot and not changed. If IBRS is set on a processor </span>
<span id="tk_525" class="t s5_525">supporting IBRS always on mode, indirect branches executed in a less privileged prediction mode </span>
<span id="tl_525" class="t s5_525">will not influence branch predictions for indirect branches in a more privileged prediction mode. </span>
<span id="tm_525" class="t s5_525">This eliminates the need for WRMSR instructions to manage speculation effects at elevated- </span>
<span id="tn_525" class="t s5_525">privilege entry and exit points. </span>
<span id="to_525" class="t s6_525">• </span><span id="tp_525" class="t s5_525">CPUID Function 8000_0008_EBX[17] (STIBP always on). When set, indicates that the processor </span>
<span id="tq_525" class="t s5_525">prefers that STIBP is only set once during boot and not changed. This eliminates the need for a </span>
<span id="tr_525" class="t s5_525">WRMSR at the necessary transition points. </span>
<span id="ts_525" class="t s6_525">• </span><span id="tt_525" class="t s5_525">CPUID Function 8000_0008_EBX[18] (IBRS preferred). When set, indicates that the processor </span>
<span id="tu_525" class="t s5_525">prefers using the IBRS feature instead of other software mitigations such as retpoline. This allows </span>
<span id="tv_525" class="t s5_525">software to remove the software mitigation and utilize the more performant IBRS mechanism. </span>
<span id="tw_525" class="t s7_525">3.2.10 </span><span id="tx_525" class="t s7_525">Hardware Configuration Register (HWCR) </span>
<span id="ty_525" class="t s5_525">The HWCR register contains control bits that affect the functionality of other features. Some HWCR </span>
<span id="tz_525" class="t s5_525">bits are implementation specific, and are described in the BIOS and Kernel Developer’s Guide </span>
<span id="t10_525" class="t s5_525">(BKDG) or Processor Programming Reference Manual applicable to your product. Implementation </span>
<span id="t11_525" class="t s5_525">specific HWCR bits are not listed below. </span>
<span id="t12_525" class="t s4_525">SmmLock. </span><span id="t13_525" class="t s5_525">Bit 0. Enables SMM code lock. When set to 1, SMM code in the ASeg and TSeg memory </span>
<span id="t14_525" class="t s5_525">ranges, and the SMM registers, become read-only and SMI interrupts are not intercepted in SVM. See </span>
<span id="t15_525" class="t s5_525">Section 15.32 “SMM-Lock,” on page 587 for information on using this feature. </span>
<span id="t16_525" class="t s4_525">CpbDis. </span><span id="t17_525" class="t s5_525">Bit 25. Core performance boost disable. When set to 1, core performance boost is disabled. </span>
<span id="t18_525" class="t s5_525">See Section 17.2 “Core Performance Boost,” on page 659 for further details on this feature. </span>
<span id="t19_525" class="t s4_525">IRPerfEn. </span><span id="t1a_525" class="t s5_525">Bit 30. Setting this bit to 1 enables the instructions retired counter. See Section 13.2.1 </span>
<span id="t1b_525" class="t s5_525">“Performance Counter MSRs,” on page 410 for information on using this feature. </span>
<span id="t1c_525" class="t s4_525">SmmPgCfgLock. </span><span id="t1d_525" class="t s5_525">Bit 33. Setting this bit to 1 locks the paging configuration while in SMM. See </span>
<span id="t1e_525" class="t s5_525">Section 10.3.9 “SMM Page Configuration Lock,” on page 338 for information on using this feature. </span>
<span id="t1f_525" class="t s8_525">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
