$date
	Sun Oct 23 00:27:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#235377
b10101 !
1"
#235378
b10101 &
b10101 %
1$
#235379
0"
#235382
b1000000 &
b1000000 %
#235386
b100000 &
b100000 %
#235390
b10000 &
b10000 %
#235394
b1000 &
b1000 %
#235398
b100 &
b100 %
#235402
b10 &
b10 %
#235406
b1 &
1#
b1 %
#235410
b0 &
b0 %
0#
0$
#1278964
b1001 !
1"
#1278966
b1001 &
b1001 %
1$
#1278967
0"
#1278970
b11100 &
b11100 %
#1278974
b1110 &
b1110 %
#1278978
b111 &
b111 %
#1278982
b10110 &
b10110 %
#1278986
b1011 &
b1011 %
#1278990
b100010 &
b100010 %
#1278994
b10001 &
b10001 %
#1278998
b110100 &
b110100 %
#1279002
b11010 &
b11010 %
#1279006
b1101 &
b1101 %
#1279010
b101000 &
b101000 %
#1279014
b10100 &
b10100 %
#1279018
b1010 &
b1010 %
#1279022
b101 &
b101 %
#1279026
b10000 &
b10000 %
#1279030
b1000 &
b1000 %
#1279034
b100 &
b100 %
#1279038
b10 &
b10 %
#1279042
b1 &
b1 %
1#
#1279046
b0 &
0#
b0 %
0$
#2304426
b1010 &
b1010 %
1$
b1010 !
1"
#2304427
0"
#2304430
b101 &
b101 %
#2304434
b10000 &
b10000 %
#2304438
b1000 &
b1000 %
#2304442
b100 &
b100 %
#2304446
b10 &
b10 %
#2304450
b1 &
b1 %
1#
#2304454
b0 &
0#
b0 %
0$
#4500012
