
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122630                       # Number of seconds simulated
sim_ticks                                122629900911                       # Number of ticks simulated
final_tick                               1177196428002                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150484                       # Simulator instruction rate (inst/s)
host_op_rate                                   189994                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5580399                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908304                       # Number of bytes of host memory used
host_seconds                                 21975.11                       # Real time elapsed on the host
sim_insts                                  3306912692                       # Number of instructions simulated
sim_ops                                    4175138363                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1133824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       535040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2046592                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3720576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1656704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1656704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8858                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15989                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29067                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12943                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12943                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9245902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4363047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16689176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30339876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13509788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13509788                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13509788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9245902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4363047                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16689176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43849664                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147214768                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22774759                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18775799                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027092                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9178826                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8718750                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385546                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89214                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110824919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125125573                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22774759                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11104296                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26133087                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6020180                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3469580                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12855569                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1677486                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144386842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118253755     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1352371      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1921753      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2521113      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2828366      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108319      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213064      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1782469      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12405632      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144386842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154704                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849953                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109598876                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5104632                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25664390                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        59939                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3958999                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3636829                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150958241                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1355                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3958999                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110355488                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1089014                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2650502                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24970702                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1362132                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149965623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          983                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273212                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          765                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209132404                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700590110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700590110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38383367                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39586                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22916                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4119053                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14242160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122675                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1615469                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145789567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39547                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136359200                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26922                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21100935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49872865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6211                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144386842                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944402                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86705468     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23220068     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12861860      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8306795      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7629509      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3038112      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843366      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527077      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       254587      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144386842                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65495     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96431     33.44%     56.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126480     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114483184     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083921      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12429176      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346250      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136359200                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926260                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288406                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417420567                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166930387                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133766910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136647606                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974232                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180688                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3958999                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         822726                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111454                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145829115                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1341910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14242160                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403132                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22879                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1149748                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338290                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134526181                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12259800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1833016                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19604656                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18846368                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7344856                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913809                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133767171                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133766910                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78357529                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212887665                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908651                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22933383                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2060352                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140427843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875214                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90611483     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23951997     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9405074      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841549      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223849      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028168      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1758322      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827745      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779656      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140427843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779656                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283485993                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295634685                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2827926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472148                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472148                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679280                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679280                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606164517                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185593143                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141425227                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147214768                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24759315                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20281097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095362                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10204433                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9806361                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2535116                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96860                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109900583                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132886964                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24759315                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12341477                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28795755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6257012                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3845708                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12855460                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1636678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146685596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117889841     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2312322      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3963251      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2294916      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1802837      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1592197      1.09%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          969167      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2438987      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13422078      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146685596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168185                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902674                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109231365                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5047732                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28189152                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74074                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4143271                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4061729                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160139205                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4143271                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109768360                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         626010                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3505445                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27708321                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       934185                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159066514                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97355                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224571428                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    740058069                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    740058069                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180095512                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44475916                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35831                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17940                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2734310                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14744157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7563133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73371                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1723785                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153865798                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35832                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144551463                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        91128                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22716647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50247208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146685596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985451                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87685627     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22653539     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12192116      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9060644      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8830854      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3274375      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2469195      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       332669      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       186577      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146685596                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         128538     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        171388     37.36%     65.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158770     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122002537     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1957509      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17890      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13036930      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7536597      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144551463                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981909                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             458696                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    436338346                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176618525                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141473757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145010159                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296185                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3041623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       121367                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4143271                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         419079                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56095                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153901630                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       795902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14744157                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7563133                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17940                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1207618                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2317208                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142303596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12713485                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2247867                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20249869                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20144062                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7536384                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966639                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141473814                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141473757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83642776                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231647989                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.961002                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361077                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104712773                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129073441                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24828454                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113023                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142542325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     90346327     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25147194     17.64%     81.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9837531      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5182119      3.64%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4409311      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2123563      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       987969      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1544533      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2963778      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142542325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104712773                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129073441                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19144300                       # Number of memory references committed
system.switch_cpus1.commit.loads             11702534                       # Number of loads committed
system.switch_cpus1.commit.membars              17892                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18727237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116199293                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2669621                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2963778                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           293480442                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311948667                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 529172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104712773                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129073441                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104712773                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.405891                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.405891                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711293                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711293                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639975392                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197511748                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149565493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35784                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147214768                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23715573                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19540917                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966875                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9168753                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8832589                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2484757                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89001                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106430946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130846968                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23715573                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11317346                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27776126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6358754                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5827314                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12333350                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1602699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144396668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116620542     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2844553      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2421295      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2420309      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2308793      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1128522      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          783801      0.54%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2033578      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13835275      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144396668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161095                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888817                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105264988                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7241906                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27419604                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114468                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4355700                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3812302                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6582                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157903595                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52108                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4355700                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105793111                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4746969                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1306857                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26991947                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1202082                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156437434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          597                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        427061                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       631216                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3799                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218859756                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    729015318                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    729015318                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172099985                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46759749                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33283                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16896                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3931105                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15539983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8075665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       319518                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1779944                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152438872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142154047                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       108186                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25709453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     58910746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144396668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85845668     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24195943     16.76%     76.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12167760      8.43%     84.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7981407      5.53%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7064001      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2769503      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3130222      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1143800      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        98364      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144396668                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         999810     74.61%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163625     12.21%     86.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176667     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117418937     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2048675      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16387      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14645002     10.30%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8025046      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142154047                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1340102                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009427                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430153050                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178182321                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137966301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143494149                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       201160                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3041425                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       151780                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          609                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4355700                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4028539                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       282733                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152472154                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1217142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15539983                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8075665                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16896                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        230937                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13440                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1161493                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1113755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275248                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139740218                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14397390                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2413829                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22421088                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19711701                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8023698                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949227                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137972291                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137966301                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83212087                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226000745                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937177                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368194                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102292639                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125226258                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27255086                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1989331                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140040968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711260                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89831663     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23021495     16.44%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11037587      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4922333      3.51%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3860296      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1566304      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1602533      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1115368      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3083389      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140040968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102292639                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125226258                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20422443                       # Number of memory references committed
system.switch_cpus2.commit.loads             12498558                       # Number of loads committed
system.switch_cpus2.commit.membars              16386                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17975791                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112668879                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2468204                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3083389                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289438923                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309318762                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2818100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102292639                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125226258                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102292639                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.439153                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.439153                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694853                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694853                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631340983                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190361585                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148997584                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32772                       # number of misc regfile writes
system.l20.replacements                          8871                       # number of replacements
system.l20.tagsinuse                     10239.973713                       # Cycle average of tags in use
system.l20.total_refs                          554562                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19111                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.017948                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.920247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898186                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3793.520609                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5873.634671                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055168                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370461                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573597                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43579                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43579                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25506                       # number of Writeback hits
system.l20.Writeback_hits::total                25506                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43579                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43579                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43579                       # number of overall hits
system.l20.overall_hits::total                  43579                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8853                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8866                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8858                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8871                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8858                       # number of overall misses
system.l20.overall_misses::total                 8871                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3167152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2438481802                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2441648954                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1191600                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1191600                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3167152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2439673402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2442840554                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3167152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2439673402                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2442840554                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52432                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52445                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25506                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25506                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52450                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52450                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168847                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169053                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168927                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169133                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168927                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169133                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 275441.296961                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 275394.648545                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       238320                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       238320                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 275420.343418                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 275373.752001                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 275420.343418                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 275373.752001                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5935                       # number of writebacks
system.l20.writebacks::total                     5935                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8853                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8866                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8858                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8871                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8858                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8871                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1890136748                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1892500057                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       880918                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       880918                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1891017666                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1893380975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1891017666                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1893380975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168847                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169053                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168927                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169133                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168927                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169133                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 213502.400090                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 213455.905369                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 176183.600000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 176183.600000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 213481.335064                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 213434.897419                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 213481.335064                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 213434.897419                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4197                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318207                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14437                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.041075                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.536603                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.609499                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1946.443004                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.802998                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7795.607896                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046830                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190082                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000274                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.761290                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30294                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30294                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9902                       # number of Writeback hits
system.l21.Writeback_hits::total                 9902                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30294                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30294                       # number of overall hits
system.l21.overall_hits::total                  30294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4180                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4197                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4180                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4197                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4180                       # number of overall misses
system.l21.overall_misses::total                 4197                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4749694                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1180810860                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1185560554                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4749694                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1180810860                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1185560554                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4749694                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1180810860                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1185560554                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34474                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9902                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9902                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34474                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34491                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34474                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34491                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121251                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121684                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121251                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121684                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121251                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121684                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 279393.764706                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282490.636364                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282478.092447                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 279393.764706                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282490.636364                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282478.092447                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 279393.764706                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282490.636364                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282478.092447                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2720                       # number of writebacks
system.l21.writebacks::total                     2720                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4180                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4197                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4180                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4197                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4180                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4197                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3699075                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    921939238                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    925638313                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3699075                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    921939238                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    925638313                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3699075                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    921939238                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    925638313                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121251                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121684                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121251                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121684                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121251                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121684                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 217592.647059                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220559.626316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220547.608530                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 217592.647059                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220559.626316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220547.608530                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 217592.647059                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220559.626316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220547.608530                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15999                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          716809                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28287                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.340580                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.976380                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.123863                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6255.225739                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5995.674017                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002602                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000417                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.509052                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.487929                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        83766                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  83766                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18965                       # number of Writeback hits
system.l22.Writeback_hits::total                18965                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        83766                       # number of demand (read+write) hits
system.l22.demand_hits::total                   83766                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        83766                       # number of overall hits
system.l22.overall_hits::total                  83766                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15989                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15999                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15989                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15999                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15989                       # number of overall misses
system.l22.overall_misses::total                15999                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2126638                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4574265853                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4576392491                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2126638                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4574265853                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4576392491                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2126638                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4574265853                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4576392491                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        99755                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              99765                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18965                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18965                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        99755                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               99765                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        99755                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              99765                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.160283                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.160367                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.160283                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.160367                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.160283                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.160367                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 286088.301520                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 286042.408338                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 286088.301520                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 286042.408338                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 286088.301520                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 286042.408338                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4288                       # number of writebacks
system.l22.writebacks::total                     4288                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15989                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15999                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15989                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15999                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15989                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15999                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3584304320                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3585812315                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3584304320                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3585812315                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3584304320                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3585812315                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160283                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.160367                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.160283                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.160367                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.160283                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.160367                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 224173.139033                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 224127.277642                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 224173.139033                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 224127.277642                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 224173.139033                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 224127.277642                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995320                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012863167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042062.836694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995320                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12855550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12855550                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12855550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12855550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12855550                       # number of overall hits
system.cpu0.icache.overall_hits::total       12855550                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4287213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4287213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12855569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12855569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12855569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12855569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12855569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12855569                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172320155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3270.266544                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286820                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713180                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911277                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088723                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9127828                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9127828                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184898                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184898                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17591                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17591                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16312726                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16312726                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16312726                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16312726                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151260                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151260                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3204                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3204                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154464                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154464                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18700824443                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18700824443                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    684894878                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    684894878                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19385719321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19385719321                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19385719321                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19385719321                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9279088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9279088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16467190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16467190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16467190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16467190                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016301                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016301                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000446                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000446                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009380                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009380                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009380                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009380                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123633.640374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123633.640374                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 213762.446317                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 213762.446317                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125503.154916                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125503.154916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125503.154916                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125503.154916                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1168575                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 166939.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25506                       # number of writebacks
system.cpu0.dcache.writebacks::total            25506                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98828                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98828                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3199                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3199                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102027                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102027                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102027                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52432                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5364709934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5364709934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1233100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1233100                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5365943034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5365943034                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5365943034                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5365943034                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102317.476617                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102317.476617                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data       246620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total       246620                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102331.236226                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102331.236226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102331.236226                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102331.236226                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.009097                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015999706                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194383.814255                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.009097                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025656                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740399                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12855440                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12855440                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12855440                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12855440                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12855440                       # number of overall hits
system.cpu1.icache.overall_hits::total       12855440                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5664377                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5664377                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5664377                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5664377                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5664377                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5664377                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12855460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12855460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12855460                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12855460                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12855460                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12855460                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 283218.850000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 283218.850000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 283218.850000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 283218.850000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 283218.850000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 283218.850000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4890794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4890794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4890794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4890794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4890794                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4890794                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 287693.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 287693.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 287693.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 287693.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 287693.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 287693.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34474                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163573173                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34730                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4709.852375                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.711791                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.288209                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901218                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098782                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9480137                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9480137                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7405984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7405984                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17892                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17892                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16886121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16886121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16886121                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16886121                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88221                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88221                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88221                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88221                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88221                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88221                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8770577283                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8770577283                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8770577283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8770577283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8770577283                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8770577283                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9568358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9568358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7405984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7405984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16974342                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16974342                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16974342                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16974342                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009220                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009220                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005197                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005197                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005197                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005197                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99415.981263                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99415.981263                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99415.981263                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99415.981263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99415.981263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99415.981263                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9902                       # number of writebacks
system.cpu1.dcache.writebacks::total             9902                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53747                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53747                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34474                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34474                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34474                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34474                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34474                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3191930126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3191930126                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3191930126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3191930126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3191930126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3191930126                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92589.491385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92589.491385                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92589.491385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92589.491385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92589.491385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92589.491385                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996561                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009111665                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834748.481818                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996561                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12333340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12333340                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12333340                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12333340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12333340                       # number of overall hits
system.cpu2.icache.overall_hits::total       12333340                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2314638                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2314638                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12333350                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12333350                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12333350                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12333350                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12333350                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12333350                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99755                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191106587                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                100011                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1910.855676                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.584019                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.415981                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916344                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083656                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11176039                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11176039                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7890907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7890907                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16733                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16733                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16386                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16386                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19066946                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19066946                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19066946                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19066946                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       418900                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       418900                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          100                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       419000                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        419000                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       419000                       # number of overall misses
system.cpu2.dcache.overall_misses::total       419000                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  45220779587                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  45220779587                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16310555                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16310555                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45237090142                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45237090142                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45237090142                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45237090142                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11594939                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11594939                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7891007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7891007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19485946                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19485946                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19485946                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19485946                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036128                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036128                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021503                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021503                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021503                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021503                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107951.252296                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107951.252296                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 163105.550000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 163105.550000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107964.415613                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107964.415613                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107964.415613                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107964.415613                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18965                       # number of writebacks
system.cpu2.dcache.writebacks::total            18965                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       319145                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319145                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       319245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       319245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       319245                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       319245                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99755                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99755                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99755                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99755                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99755                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99755                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10321464182                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10321464182                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10321464182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10321464182                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10321464182                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10321464182                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005119                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005119                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005119                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005119                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103468.138760                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103468.138760                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103468.138760                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103468.138760                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103468.138760                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103468.138760                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
