

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Wed Dec 18 17:51:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%window_2_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_2_2_read)" [convolve_2d.cpp:13]   --->   Operation 4 'read' 'window_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%window_2_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_2_1_read)" [convolve_2d.cpp:13]   --->   Operation 5 'read' 'window_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%window_2_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_2_0_read)" [convolve_2d.cpp:13]   --->   Operation 6 'read' 'window_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%window_1_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_1_2_read)" [convolve_2d.cpp:13]   --->   Operation 7 'read' 'window_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%window_1_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_1_1_read)" [convolve_2d.cpp:13]   --->   Operation 8 'read' 'window_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%window_1_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_1_0_read)" [convolve_2d.cpp:13]   --->   Operation 9 'read' 'window_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%window_0_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_0_2_read)" [convolve_2d.cpp:13]   --->   Operation 10 'read' 'window_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_0_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_0_1_read)" [convolve_2d.cpp:13]   --->   Operation 11 'read' 'window_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_0_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %window_0_0_read)" [convolve_2d.cpp:13]   --->   Operation 12 'read' 'window_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_0_0_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_0_0)" [convolve_2d.cpp:17]   --->   Operation 13 'read' 'kernel_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %kernel_0_0_read, %window_0_0_read_1" [convolve_2d.cpp:17]   --->   Operation 14 'mul' 'tmp_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_0_1_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_0_1)" [convolve_2d.cpp:17]   --->   Operation 15 'read' 'kernel_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (8.51ns)   --->   "%tmp_17_0_1 = mul nsw i32 %kernel_0_1_read, %window_0_1_read_1" [convolve_2d.cpp:17]   --->   Operation 16 'mul' 'tmp_17_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_0_2_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_0_2)" [convolve_2d.cpp:17]   --->   Operation 17 'read' 'kernel_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (8.51ns)   --->   "%tmp_17_0_2 = mul nsw i32 %kernel_0_2_read, %window_0_2_read_1" [convolve_2d.cpp:17]   --->   Operation 18 'mul' 'tmp_17_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_1_0_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_1_0)" [convolve_2d.cpp:17]   --->   Operation 19 'read' 'kernel_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (8.51ns)   --->   "%tmp_17_1 = mul nsw i32 %kernel_1_0_read, %window_1_0_read_1" [convolve_2d.cpp:17]   --->   Operation 20 'mul' 'tmp_17_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_1_1_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_1_1)" [convolve_2d.cpp:17]   --->   Operation 21 'read' 'kernel_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (8.51ns)   --->   "%tmp_17_1_1 = mul nsw i32 %kernel_1_1_read, %window_1_1_read_1" [convolve_2d.cpp:17]   --->   Operation 22 'mul' 'tmp_17_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_1_2_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_1_2)" [convolve_2d.cpp:17]   --->   Operation 23 'read' 'kernel_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (8.51ns)   --->   "%tmp_17_1_2 = mul nsw i32 %kernel_1_2_read, %window_1_2_read_1" [convolve_2d.cpp:17]   --->   Operation 24 'mul' 'tmp_17_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_2_0_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_2_0)" [convolve_2d.cpp:17]   --->   Operation 25 'read' 'kernel_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (8.51ns)   --->   "%tmp_17_2 = mul nsw i32 %kernel_2_0_read, %window_2_0_read_1" [convolve_2d.cpp:17]   --->   Operation 26 'mul' 'tmp_17_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_2_1_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_2_1)" [convolve_2d.cpp:17]   --->   Operation 27 'read' 'kernel_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (8.51ns)   --->   "%tmp_17_2_1 = mul nsw i32 %kernel_2_1_read, %window_2_1_read_1" [convolve_2d.cpp:17]   --->   Operation 28 'mul' 'tmp_17_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_2_2_read = call i32 @_ssdm_op_Read.bram.i32P(i32* %kernel_2_2)" [convolve_2d.cpp:17]   --->   Operation 29 'read' 'kernel_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (8.51ns)   --->   "%tmp_17_2_2 = mul nsw i32 %kernel_2_2_read, %window_2_2_read_1" [convolve_2d.cpp:17]   --->   Operation 30 'mul' 'tmp_17_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.74>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_s, %tmp_17_0_1" [convolve_2d.cpp:17]   --->   Operation 31 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_17_0_2, %tmp_17_1" [convolve_2d.cpp:17]   --->   Operation 32 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_17_1_1, %tmp_17_1_2" [convolve_2d.cpp:17]   --->   Operation 33 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_17_2_1, %tmp_17_2_2" [convolve_2d.cpp:17]   --->   Operation 34 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_17_2" [convolve_2d.cpp:17]   --->   Operation 35 'add' 'tmp5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp5, %tmp4" [convolve_2d.cpp:17]   --->   Operation 36 'add' 'tmp3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [convolve_2d.cpp:17]   --->   Operation 38 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%result_2_2_2 = add nsw i32 %tmp3, %tmp" [convolve_2d.cpp:17]   --->   Operation 39 'add' 'result_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "ret i32 %result_2_2_2" [convolve_2d.cpp:20]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'window_2_2_read' (convolve_2d.cpp:13) [20]  (0 ns)
	'mul' operation ('tmp_17_2_2', convolve_2d.cpp:17) [46]  (8.51 ns)

 <State 2>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp6', convolve_2d.cpp:17) [51]  (0 ns)
	'add' operation ('tmp5', convolve_2d.cpp:17) [52]  (4.37 ns)
	'add' operation ('tmp3', convolve_2d.cpp:17) [53]  (4.37 ns)

 <State 3>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp', convolve_2d.cpp:17) [49]  (0 ns)
	'add' operation ('result_2_2_2', convolve_2d.cpp:17) [54]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
