/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [28:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [9:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  reg [11:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_0z[7] | celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_1z | celloutsig_0_5z) & (celloutsig_0_8z | celloutsig_0_6z[11]));
  assign celloutsig_0_13z = ~((celloutsig_0_5z | celloutsig_0_11z[13]) & (celloutsig_0_12z | celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_13z) & (celloutsig_0_4z | celloutsig_0_6z[5]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[14] | celloutsig_0_0z[11]) & (celloutsig_0_0z[8] | celloutsig_0_0z[6]));
  assign celloutsig_0_3z = in_data[4] | ~(in_data[81]);
  assign celloutsig_0_39z = celloutsig_0_33z[1] | ~(celloutsig_0_28z[3]);
  assign celloutsig_1_0z = in_data[133] | ~(in_data[140]);
  assign celloutsig_0_4z = celloutsig_0_0z[4] | ~(celloutsig_0_3z);
  assign celloutsig_1_10z = celloutsig_1_6z[0] | ~(celloutsig_1_9z[8]);
  assign celloutsig_0_7z = celloutsig_0_6z[4] | ~(celloutsig_0_6z[11]);
  assign celloutsig_0_12z = celloutsig_0_6z[15] | ~(celloutsig_0_5z);
  assign celloutsig_0_1z = celloutsig_0_0z[6] | ~(in_data[34]);
  assign celloutsig_0_31z = ~(celloutsig_0_29z ^ celloutsig_0_20z[0]);
  assign celloutsig_0_40z = ~(celloutsig_0_19z ^ celloutsig_0_12z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z ^ celloutsig_1_4z[2]);
  assign celloutsig_0_10z = ~(celloutsig_0_4z ^ in_data[76]);
  assign celloutsig_1_4z = celloutsig_1_3z[10:8] + celloutsig_1_1z[5:3];
  assign celloutsig_1_6z = { celloutsig_1_5z[3], celloutsig_1_4z } + in_data[151:148];
  assign celloutsig_0_15z = in_data[29:25] + { in_data[91:90], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_16z = { in_data[65:53], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z } + { celloutsig_0_0z[11:3], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_11z[14:9], celloutsig_0_2z, celloutsig_0_8z } + celloutsig_0_0z[14:7];
  assign celloutsig_0_41z = { celloutsig_0_20z[5:2], celloutsig_0_39z } > { celloutsig_0_36z[8:5], celloutsig_0_31z };
  assign celloutsig_1_2z = { in_data[183:163], celloutsig_1_1z, celloutsig_1_0z } > { in_data[174:146], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_6z[14:5], celloutsig_0_4z } > in_data[71:61];
  assign celloutsig_0_19z = { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z } > { celloutsig_0_0z[2], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_8z & ~(celloutsig_0_21z[19]);
  assign celloutsig_0_11z = in_data[25:10] % { 1'h1, in_data[13:0], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_17z } % { 1'h1, celloutsig_0_15z[2:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[127:122], celloutsig_1_0z, celloutsig_1_0z } * { in_data[178:173], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_6z[9:5] * { celloutsig_0_0z[5:2], celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_21z[24:3] != { celloutsig_0_0z[9:1], celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_1_5z = ~ { celloutsig_1_3z[7:2], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[143:128] ~^ { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[126:112], celloutsig_1_2z } ~^ celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_17z[2:0] ~^ { celloutsig_1_9z[1], celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_17z = { celloutsig_0_15z[3:0], celloutsig_0_8z } ~^ { celloutsig_0_11z[10:8], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_33z = celloutsig_0_18z[3:1] ^ celloutsig_0_21z[18:16];
  assign celloutsig_0_36z = celloutsig_0_11z[9:1] ^ { celloutsig_0_16z[12:5], celloutsig_0_2z };
  assign celloutsig_1_17z = celloutsig_1_13z[6:2] ^ in_data[124:120];
  assign celloutsig_0_21z = { celloutsig_0_0z[9:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } ^ { celloutsig_0_20z[2:0], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_15z };
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 16'h0000;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[56:41];
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (clkin_data[160]) celloutsig_1_13z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_13z = celloutsig_1_7z[15:6];
  always_latch
    if (!clkin_data[64]) celloutsig_0_6z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_6z = in_data[59:43];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
