library IEEE;
use IEEE.std_logic_1164.all;

entity controle is
port(
-- Entradas de controle
	enter, reset, CLOCK: in std_logic;
-- Entradas de status
	end_game, end_time, end_round, end_FPGA: in std_logic;
-- Sa√≠das de comandos
	R1, R2, E1, E2, E3, E4, E5: out std_logic
);
end controle;

architecture circuit of controle is

begin

end circuit;
