This is a Fractional Divider.

* The worst case delays are included in logic gates.
* The Testbenches are included.
* The code is written in System Verilog language.
* The Problem Description is Included.

-------------------------------------------
Seyyed Ali Akhavani
