#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 26 15:32:02 2024
# Process ID: 10876
# Current directory: D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1
# Command line: vivado.exe -log matrix.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix.tcl
# Log file: D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1/matrix.vds
# Journal file: D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source matrix.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 471.215 ; gain = 192.863
Command: synth_design -top matrix -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1022.980 ; gain = 235.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrix' [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:35]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1/.Xil/Vivado-10876-LAPTOP-Q6AFSJP8/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1/.Xil/Vivado-10876-LAPTOP-Q6AFSJP8/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'X1' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:117]
WARNING: [Synth 8-567] referenced signal 'X2' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:117]
WARNING: [Synth 8-567] referenced signal 'W' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:117]
WARNING: [Synth 8-567] referenced signal 'Y1' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:133]
WARNING: [Synth 8-567] referenced signal 'Y2' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:144]
WARNING: [Synth 8-567] referenced signal 'Y3' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:156]
WARNING: [Synth 8-567] referenced signal 'Y4' should be on the sensitivity list [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:167]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line35'. This will prevent further optimization [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'W_reg' and it is trimmed from '21' to '5' bits. [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:119]
INFO: [Synth 8-6155] done synthesizing module 'matrix' (2#1) [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1097.949 ; gain = 309.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.949 ; gain = 309.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.949 ; gain = 309.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1097.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'nolabel_line35'
Finished Parsing XDC File [d:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'nolabel_line35'
Parsing XDC File [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/matrix_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/matrix_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1184.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1184.957 ; gain = 396.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1184.957 ; gain = 396.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line35. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 1184.957 ; gain = 396.980
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'X2_reg' [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'X1_reg' [D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.srcs/sources_1/new/matrix.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 1184.957 ; gain = 396.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 3     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 5     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Y41, operation Mode is: A*(B:0x19).
DSP Report: operator Y41 is absorbed into DSP Y41.
DSP Report: Generating DSP Y40, operation Mode is: PCIN+A*(B:0xb).
DSP Report: operator Y40 is absorbed into DSP Y40.
DSP Report: operator Y43 is absorbed into DSP Y40.
DSP Report: Generating DSP Y40, operation Mode is: PCIN+A*(B:0x1b).
DSP Report: operator Y40 is absorbed into DSP Y40.
DSP Report: operator Y42 is absorbed into DSP Y40.
DSP Report: Generating DSP Y11, operation Mode is: A*(B:0x9).
DSP Report: operator Y11 is absorbed into DSP Y11.
DSP Report: Generating DSP Y10, operation Mode is: PCIN+A*(B:0x39).
DSP Report: operator Y10 is absorbed into DSP Y10.
DSP Report: operator Y13 is absorbed into DSP Y10.
DSP Report: Generating DSP Y10, operation Mode is: PCIN+A*(B:0xb).
DSP Report: operator Y10 is absorbed into DSP Y10.
DSP Report: operator Y12 is absorbed into DSP Y10.
DSP Report: Generating DSP Y1_reg, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: register Y1_reg is absorbed into DSP Y1_reg.
DSP Report: operator Y10 is absorbed into DSP Y1_reg.
DSP Report: operator Y13 is absorbed into DSP Y1_reg.
DSP Report: Generating DSP Y21, operation Mode is: A*(B:0x17).
DSP Report: operator Y21 is absorbed into DSP Y21.
DSP Report: Generating DSP Y20, operation Mode is: PCIN+A*(B:0x15).
DSP Report: operator Y20 is absorbed into DSP Y20.
DSP Report: operator Y23 is absorbed into DSP Y20.
DSP Report: Generating DSP Y20, operation Mode is: PCIN+A*(B:0x15).
DSP Report: operator Y20 is absorbed into DSP Y20.
DSP Report: operator Y22 is absorbed into DSP Y20.
DSP Report: Generating DSP Y2_reg, operation Mode is: PCIN+A*(B:0x17).
DSP Report: register Y2_reg is absorbed into DSP Y2_reg.
DSP Report: operator Y20 is absorbed into DSP Y2_reg.
DSP Report: operator Y23 is absorbed into DSP Y2_reg.
DSP Report: Generating DSP Y31, operation Mode is: A*(B:0x15).
DSP Report: operator Y31 is absorbed into DSP Y31.
DSP Report: Generating DSP Y30, operation Mode is: PCIN+A*(B:0x12).
DSP Report: operator Y30 is absorbed into DSP Y30.
DSP Report: operator Y33 is absorbed into DSP Y30.
DSP Report: Generating DSP Y30, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator Y30 is absorbed into DSP Y30.
DSP Report: operator Y32 is absorbed into DSP Y30.
DSP Report: Generating DSP Y3_reg, operation Mode is: PCIN+A*(B:0x13).
DSP Report: register Y3_reg is absorbed into DSP Y3_reg.
DSP Report: operator Y30 is absorbed into DSP Y3_reg.
DSP Report: operator Y33 is absorbed into DSP Y3_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\X2_reg[20] )
WARNING: [Synth 8-3332] Sequential element (X2_reg[20]) is unused and will be removed from module matrix.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 1184.957 ; gain = 396.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix      | A*(B:0x19)      | 13     | 5      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0xb)  | 13     | 4      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x1b) | 13     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | A*(B:0x9)       | 13     | 4      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x39) | 13     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0xb)  | 13     | 4      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x1d) | 13     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrix      | A*(B:0x17)      | 13     | 5      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x15) | 13     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x15) | 13     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x17) | 13     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrix      | A*(B:0x15)      | 13     | 5      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x12) | 13     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x1d) | 13     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix      | PCIN+A*(B:0x13) | 13     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:21 . Memory (MB): peak = 1224.957 ; gain = 436.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:21 . Memory (MB): peak = 1227.465 ; gain = 439.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1259.582 ; gain = 471.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |ila_0     |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |   793|
|4     |DSP48E1   |    12|
|5     |DSP48E1_1 |     3|
|6     |LUT1      |   160|
|7     |LUT2      |   241|
|8     |LUT3      |  2439|
|9     |LUT4      |   129|
|10    |LUT5      |     2|
|11    |LUT6      |   156|
|12    |FDRE      |    20|
|13    |LD        |    41|
|14    |IBUF      |     1|
|15    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4002|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:35 . Memory (MB): peak = 1273.277 ; gain = 485.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1273.277 ; gain = 398.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1273.277 ; gain = 485.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1273.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 849 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'matrix' is not ideal for floorplanning, since the cellview 'matrix' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1273.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  LD => LDCE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:02:01 . Memory (MB): peak = 1273.277 ; gain = 752.574
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1273.277 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VLSI_ARCHITECTURE/Eigenmatrix/Eigenmatrix.runs/synth_1/matrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrix_utilization_synth.rpt -pb matrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 15:35:07 2024...
