git clone --depth 1 --no-tags https://github.com/soronpo/mydsn.git f:/verilog_sva_gh_scraper/data/full_repos/560593349
git clone --depth 1 --no-tags https://github.com/KanishR1/4_bit_alu.git f:/verilog_sva_gh_scraper/data/full_repos/561102482
git clone --depth 1 --no-tags https://github.com/noemiabril/ZX-Spectrum_MiSTer-Arrow_SoCKit.git f:/verilog_sva_gh_scraper/data/full_repos/557869277
git clone --depth 1 --no-tags https://github.com/microway199x/RTL-language-BSVstudyexercise-micro-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/559225528
git clone --depth 1 --no-tags https://github.com/parthokr/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/558564356
git clone --depth 1 --no-tags https://github.com/rinabekolli/Detyra2-AK-2022.git f:/verilog_sva_gh_scraper/data/full_repos/556791010
git clone --depth 1 --no-tags https://github.com/OrestShvets/aparatni_labs.git f:/verilog_sva_gh_scraper/data/full_repos/557484303
git clone --depth 1 --no-tags https://github.com/MaestroHello/Labs-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/557461357
git clone --depth 1 --no-tags https://github.com/tarush-s/RISC-V-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/561258438
git clone --depth 1 --no-tags https://github.com/ricardothadeu/SAP-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/561507218
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/URT_TX.git f:/verilog_sva_gh_scraper/data/full_repos/562287196
git clone --depth 1 --no-tags https://github.com/padhi-bisesh/Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/562223072
git clone --depth 1 --no-tags https://github.com/JiDuQiu/sec_counter.git f:/verilog_sva_gh_scraper/data/full_repos/562183738
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab06-Unix-Time-Converter-.git f:/verilog_sva_gh_scraper/data/full_repos/562867619
git clone --depth 1 --no-tags https://github.com/Antonia2000/-LFSR-Counter-with-Loadable-Input.git f:/verilog_sva_gh_scraper/data/full_repos/563313260
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Vending_machine_arch_lab.git f:/verilog_sva_gh_scraper/data/full_repos/556743907
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp9.git f:/verilog_sva_gh_scraper/data/full_repos/558205918
git clone --depth 1 --no-tags https://github.com/cyprienh/VHDL_Ethernet_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/558239969
git clone --depth 1 --no-tags https://github.com/jordansprojects/MiscellaneousVerilogLogicGates.git f:/verilog_sva_gh_scraper/data/full_repos/557519308
git clone --depth 1 --no-tags https://github.com/gy123987/gy.git f:/verilog_sva_gh_scraper/data/full_repos/559116715
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-micro.git f:/verilog_sva_gh_scraper/data/full_repos/557606311
git clone --depth 1 --no-tags https://github.com/efabless/mvcc-demo.git f:/verilog_sva_gh_scraper/data/full_repos/558969770
git clone --depth 1 --no-tags https://github.com/Mohabz-911/EightAdders.git f:/verilog_sva_gh_scraper/data/full_repos/560005075
git clone --depth 1 --no-tags https://github.com/Sonianv/PCP.git f:/verilog_sva_gh_scraper/data/full_repos/560874967
git clone --depth 1 --no-tags https://github.com/YUME-FF/Duke-ECE550-PC4.git f:/verilog_sva_gh_scraper/data/full_repos/558889932
git clone --depth 1 --no-tags https://github.com/Mikkhael/FPGA_MasterMind.git f:/verilog_sva_gh_scraper/data/full_repos/560159440
git clone --depth 1 --no-tags https://github.com/EternalFir/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/559789999
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM_FAN_TIMER.git f:/verilog_sva_gh_scraper/data/full_repos/559830790
git clone --depth 1 --no-tags https://github.com/Nesabbasi/Computer-Architecture-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/559925199
git clone --depth 1 --no-tags https://github.com/leonardocandio/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/560221545
git clone --depth 1 --no-tags https://github.com/asgarisepide/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/560233004
git clone --depth 1 --no-tags https://github.com/EEGuizhi/IC-Design-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/556677994
git clone --depth 1 --no-tags https://github.com/koparion/Courses.git f:/verilog_sva_gh_scraper/data/full_repos/556377849
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/face_detection_yolo_hls.git f:/verilog_sva_gh_scraper/data/full_repos/557150775
git clone --depth 1 --no-tags https://github.com/Keemchard/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/557794291
git clone --depth 1 --no-tags https://github.com/Yorbre25/Proyecto_TallerDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/559644057
git clone --depth 1 --no-tags https://github.com/nikhil9591/VLSI_Assaignment.git f:/verilog_sva_gh_scraper/data/full_repos/559783964
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Fault-Injection.git f:/verilog_sva_gh_scraper/data/full_repos/559817122
git clone --depth 1 --no-tags https://github.com/Nesabbasi/Digital-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/559942000
git clone --depth 1 --no-tags https://github.com/InanimateDream/circuit-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/562764927
git clone --depth 1 --no-tags https://github.com/CMoser965/Proj.git f:/verilog_sva_gh_scraper/data/full_repos/559091466
git clone --depth 1 --no-tags https://github.com/UnstoppableFish/FSM_THREE.git f:/verilog_sva_gh_scraper/data/full_repos/559229247
git clone --depth 1 --no-tags https://github.com/leinad3008/Proyecto_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/563207257
git clone --depth 1 --no-tags https://github.com/mfnisbetLU/ESOF-0651-Lab-Project.git f:/verilog_sva_gh_scraper/data/full_repos/563106223
git clone --depth 1 --no-tags https://github.com/Davis-NG/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/563530563
git clone --depth 1 --no-tags https://github.com/TavanaAreza/Universal-Asynchronous-Receiver-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/562526107
git clone --depth 1 --no-tags https://github.com/pradeeshculer/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/563313333
git clone --depth 1 --no-tags https://github.com/jeffdi/hvcc_demo.git f:/verilog_sva_gh_scraper/data/full_repos/560860159
git clone --depth 1 --no-tags https://github.com/gkrunal72/RTL_Design_and_Integration.git f:/verilog_sva_gh_scraper/data/full_repos/561948355
git clone --depth 1 --no-tags https://github.com/QChencq/cquchenqin-cqu_cs_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/557228399
git clone --depth 1 --no-tags https://github.com/PeripheralControl/pccore.git f:/verilog_sva_gh_scraper/data/full_repos/560180456
git clone --depth 1 --no-tags https://github.com/OrestShvets/aparat_labs.git f:/verilog_sva_gh_scraper/data/full_repos/557482247
git clone --depth 1 --no-tags https://github.com/Deanna-Coralage/8-bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/557142479
git clone --depth 1 --no-tags https://github.com/robotevan/SYSC_4310_ARM_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/556351724
git clone --depth 1 --no-tags https://github.com/hprater/MicroController.git f:/verilog_sva_gh_scraper/data/full_repos/560913181
git clone --depth 1 --no-tags https://github.com/saramostafa2001/Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/561096136
git clone --depth 1 --no-tags https://github.com/patel-soham/user-defined-clk-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/556486818
git clone --depth 1 --no-tags https://github.com/DandyForever/SingleCycleRiscV-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/557708463
git clone --depth 1 --no-tags https://github.com/wxiaoyao17/testbench-uart.git f:/verilog_sva_gh_scraper/data/full_repos/557641967
git clone --depth 1 --no-tags https://github.com/scottsus/nexys4-divider.git f:/verilog_sva_gh_scraper/data/full_repos/560259877
git clone --depth 1 --no-tags https://github.com/JoshuaGovan/mpwseven.git f:/verilog_sva_gh_scraper/data/full_repos/560076330
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/sky130_analog_project_temp.git f:/verilog_sva_gh_scraper/data/full_repos/558068871
git clone --depth 1 --no-tags https://github.com/SamHui8868/FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/561275892
git clone --depth 1 --no-tags https://github.com/kotorikanbe/bailan_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/563260726
git clone --depth 1 --no-tags https://github.com/GTPV/enigma-machine.git f:/verilog_sva_gh_scraper/data/full_repos/563223882
git clone --depth 1 --no-tags https://github.com/chain-smok/2002.10.29verilog.git f:/verilog_sva_gh_scraper/data/full_repos/559533691
git clone --depth 1 --no-tags https://github.com/micahjeffries/Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/562247835
git clone --depth 1 --no-tags https://github.com/natanaeljr/alu-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/562338828
git clone --depth 1 --no-tags https://github.com/TylerTTX/mpw7_mgmt_core.git f:/verilog_sva_gh_scraper/data/full_repos/557967385
git clone --depth 1 --no-tags https://github.com/drauf17/caravel_mpw7_new1.git f:/verilog_sva_gh_scraper/data/full_repos/557974152
git clone --depth 1 --no-tags https://github.com/lazybug-team/CSproject.git f:/verilog_sva_gh_scraper/data/full_repos/559166676
git clone --depth 1 --no-tags https://github.com/AmitSUNY/demo.git f:/verilog_sva_gh_scraper/data/full_repos/558969860
git clone --depth 1 --no-tags https://github.com/lakhwinder1128/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/563217153
git clone --depth 1 --no-tags https://github.com/swenbao/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563231700
git clone --depth 1 --no-tags https://github.com/hsinanko/ControlPanelofFan.git f:/verilog_sva_gh_scraper/data/full_repos/561850245
git clone --depth 1 --no-tags https://github.com/connorgre/FinishLab1.git f:/verilog_sva_gh_scraper/data/full_repos/560139598
git clone --depth 1 --no-tags https://github.com/FionaChan01/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/562366633
git clone --depth 1 --no-tags https://github.com/carltonknox/TETRIX.git f:/verilog_sva_gh_scraper/data/full_repos/561460392
git clone --depth 1 --no-tags https://github.com/Nagarjun444/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/561880991
git clone --depth 1 --no-tags https://github.com/yasmineghanem/VLSI-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/561036183
git clone --depth 1 --no-tags https://github.com/aerial-ace1/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/562817515
git clone --depth 1 --no-tags https://github.com/gastonojedaa/Uart-communication-with-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/558626930
git clone --depth 1 --no-tags https://github.com/julenbernabe/ml-smpc.git f:/verilog_sva_gh_scraper/data/full_repos/558746246
git clone --depth 1 --no-tags https://github.com/vlfuentes417/efabless_project.git f:/verilog_sva_gh_scraper/data/full_repos/558970876
git clone --depth 1 --no-tags https://github.com/yyu233/Signed_Unsigned_Multiplication_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/558506782
git clone --depth 1 --no-tags https://github.com/aarushigupta27/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/563309198
git clone --depth 1 --no-tags https://github.com/boulder940/2017ICcontest-Distance-Transform-.git f:/verilog_sva_gh_scraper/data/full_repos/557647423
git clone --depth 1 --no-tags https://github.com/Tyan-0978/dc_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/556670762
git clone --depth 1 --no-tags https://github.com/kimtty/1.git f:/verilog_sva_gh_scraper/data/full_repos/558359883
git clone --depth 1 --no-tags https://github.com/maxtkrauss/verilog_basics.git f:/verilog_sva_gh_scraper/data/full_repos/556406918
git clone --depth 1 --no-tags https://github.com/sanidhya2510/5Stage_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/556263735
git clone --depth 1 --no-tags https://github.com/Emu-gators/floppy-overdrive.git f:/verilog_sva_gh_scraper/data/full_repos/556426647
git clone --depth 1 --no-tags https://github.com/itsdarshankumar/Microprocessor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/556376847
git clone --depth 1 --no-tags https://github.com/anumariam/Adder-UVM-TB.git f:/verilog_sva_gh_scraper/data/full_repos/556367277
git clone --depth 1 --no-tags https://github.com/Shradha-RV/CPU_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/557447159
git clone --depth 1 --no-tags https://github.com/Sandun666/CRC-using-customized-NiosII-processor.git f:/verilog_sva_gh_scraper/data/full_repos/557125884
git clone --depth 1 --no-tags https://github.com/mohamadalzarif/Simple_Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/556997613
git clone --depth 1 --no-tags https://github.com/NavinKP/cpu-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/557369032
git clone --depth 1 --no-tags https://github.com/patel-soham/traffic-light-controller-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/557415793
git clone --depth 1 --no-tags https://github.com/Whaleverse/Mini-processor-build-on-the-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/558747849
