// Seed: 3508699708
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output logic id_3
);
  assign id_1 = id_2;
  always @(posedge 1) begin
    id_0 <= 1;
  end
endmodule
