INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Fri Jun 07 15:00:43 +0300 2024
INFO: [HLS 200-10] In directory 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2'
Sourcing Tcl script 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project img_inter 
INFO: [HLS 200-10] Opening project 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter'.
INFO: [HLS 200-1510] Running: set_top img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.hpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/tomatrix.cpp 
INFO: [HLS 200-10] Adding design file '../src/tomatrix.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_seq.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_seq.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_rnd.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_rnd.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave.h 
INFO: [HLS 200-10] Adding design file '../src/interleave.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb_interleave.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../tb/tb_interleave.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name img_interleave_manual_seq img_interleave_manual_seq 
INFO: [HLS 200-1510] Running: cosim_design -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling interleave.cpp_pre.cpp.tb.cpp
   Compiling interleave_manual_rnd.cpp_pre.cpp.tb.cpp
   Compiling interleave_manual_seq.cpp_pre.cpp.tb.cpp
   Compiling apatb_img_interleave_manual_seq.cpp
   Compiling tb_interleave.cpp_pre.cpp.tb.cpp
   Compiling tomatrix.cpp_pre.cpp.tb.cpp
   Compiling apatb_img_interleave_manual_seq_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.126 seconds; current allocated memory: 1.328 MB.
command 'ap_source' returned error code
    while executing
"source D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/cosim.tcl"
    invoked from within
"hls::main D:/gam3a/zzzzzzzzzz/2-Memory_Organization_img/m2/img_inter/solution1/cosim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.083 seconds; peak allocated memory: 1.176 GB.
