5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -o generate8.1.cdd -v generate8.1.v
3 0 main main generate8.1.v 1 26
1 A 0 0 80000 32 0 0 0 0 0 0 0 0 0
3 1 main.b main.b generate8.1.v 7 16
2 1 8 110015 0 1 400 0 0 count
2 2 8 190019 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 8 110019 1 48 7006 2 1
2 4 10 e0012 2 3d 2100a 0 0 1 0 2 c
2 5 15 f0011 0 2a 20000 0 0 2 0 110a
2 6 15 f0011 1 1 8 0 0 f.x
2 7 15 f0011 2 29 2100a 6 5 1 0 2
2 8 15 140018 0 1 400 0 0 count
2 9 15 1c0020 1 1 14 0 0 count
2 10 15 240024 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 11 15 1c0024 1 6 20098 10 9 32 0 aa aa aa aa aa aa aa aa
2 12 15 140024 1 37 602a 11 8
1 count 0 8 30011 32 16 1aa aa aa aa aa aa aa aa
4 3 0 0
4 4 0 0
4 12 7 7
4 7 12 0
3 0 foo main.b.f generate8.1.v 30 34
1 x 0 32 30004 1 16 1102
3 1 main.b.c main.b.c generate8.1.v 10 14
2 13 13 160016 4 1 1c 0 0 i
2 14 13 100012 0 1 400 0 0 f.x
2 15 13 100016 4 37 2e 13 14
2 16 12 130013 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 17 12 110011 0 1 400 0 0 i
2 18 12 110013 1 37 11006 16 17
2 19 12 180018 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 20 12 160016 5 1 c 0 0 i
2 21 12 160018 5 d 2028e 19 20 1 64 1002
2 22 12 1f001f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 23 12 1d001d 4 1 1c 0 0 i
2 24 12 1d001f 4 6 20298 22 23 32 64 37aa aa aa aa aa aa aa aa
2 25 12 1b001b 0 1 400 0 0 i
2 26 12 16001b 4 37 602a 24 25
1 i 0 11 3000f 32 80 37aa aa aa aa aa aa aa aa
4 26 21 21
4 15 26 26
4 21 15 0
4 18 21 21
