// Seed: 390461048
`timescale 1ps / 1ps
module module_0 ();
  logic id_0;
  logic id_1;
  assign id_1 = 1;
  assign id_1 = {id_1 - id_1, 1, id_0, 1'd0};
endmodule
