 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : dualcore
Version: Q-2019.12-SP5-3
Date   : Wed Mar 22 02:04:44 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: normalizer_inst/sum_reg_4_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_4_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_4_/Q (EDFQD4)                            0.043     0.094      0.094 f
  normalizer_inst/sum[4] (net)                 27        0.041               0.000      0.094 f
  normalizer_inst/U1089/ZN (NR2D2)                                 0.028     0.028      0.122 r
  normalizer_inst/n1382 (net)                   3        0.003               0.000      0.122 r
  normalizer_inst/U477/ZN (CKND2D1)                                0.039     0.031      0.153 f
  normalizer_inst/n4531 (net)                   2        0.005               0.000      0.153 f
  normalizer_inst/U2842/ZN (NR2XD1)                                0.025     0.021      0.173 r
  normalizer_inst/n1333 (net)                   1        0.002               0.000      0.173 r
  normalizer_inst/U2743/ZN (CKND2D2)                               0.016     0.017      0.191 f
  normalizer_inst/n1383 (net)                   2        0.003               0.000      0.191 f
  normalizer_inst/U460/ZN (NR2D1)                                  0.064     0.041      0.232 r
  normalizer_inst/n5284 (net)                   4        0.005               0.000      0.232 r
  normalizer_inst/U3009/ZN (NR2XD1)                                0.024     0.022      0.254 f
  normalizer_inst/n1423 (net)                   1        0.002               0.000      0.254 f
  normalizer_inst/U451/ZN (ND3D2)                                  0.035     0.026      0.280 r
  normalizer_inst/n3588 (net)                   5        0.008               0.000      0.280 r
  normalizer_inst/U3016/ZN (CKND2)                                 0.013     0.012      0.291 f
  normalizer_inst/n1428 (net)                   1        0.002               0.000      0.291 f
  normalizer_inst/U3015/ZN (CKND2D2)                               0.029     0.020      0.311 r
  normalizer_inst/n4508 (net)                   2        0.005               0.000      0.311 r
  normalizer_inst/U2927/ZN (CKND2D3)                               0.025     0.023      0.333 f
  normalizer_inst/n4489 (net)                   4        0.008               0.000      0.333 f
  normalizer_inst/U2878/ZN (NR2D2)                                 0.027     0.024      0.357 r
  normalizer_inst/n1351 (net)                   2        0.002               0.000      0.357 r
  normalizer_inst/U2875/ZN (INVD1)                                 0.014     0.015      0.372 f
  normalizer_inst/n1348 (net)                   1        0.003               0.000      0.372 f
  normalizer_inst/U2874/ZN (ND3D2)                                 0.039     0.027      0.399 r
  normalizer_inst/n1347 (net)                   1        0.009               0.000      0.399 r
  normalizer_inst/U2873/ZN (ND2D8)                                 0.028     0.026      0.425 f
  normalizer_inst/n4505 (net)                  18        0.022               0.000      0.425 f
  normalizer_inst/U4300/ZN (INVD0)                                 0.020     0.020      0.444 r
  normalizer_inst/n2283 (net)                   1        0.001               0.000      0.444 r
  normalizer_inst/U4299/ZN (CKND2D1)                               0.017     0.016      0.460 f
  normalizer_inst/n2282 (net)                   2        0.002               0.000      0.460 f
  normalizer_inst/U665/Z (CKAN2D0)                                 0.016     0.034      0.494 f
  normalizer_inst/n308 (net)                    1        0.001               0.000      0.494 f
  normalizer_inst/U8949/ZN (OAI21D0)                               0.047     0.033      0.527 r
  normalizer_inst/n5431 (net)                   1        0.001               0.000      0.527 r
  normalizer_inst/U8955/ZN (ND2D1)                                 0.032     0.029      0.555 f
  normalizer_inst/n5460 (net)                   2        0.003               0.000      0.555 f
  normalizer_inst/U4392/ZN (CKND2D1)                               0.037     0.030      0.585 r
  normalizer_inst/n2387 (net)                   2        0.003               0.000      0.585 r
  normalizer_inst/U4446/ZN (ND3D1)                                 0.034     0.031      0.616 f
  normalizer_inst/n3657 (net)                   1        0.002               0.000      0.616 f
  normalizer_inst/U7679/ZN (CKND2D2)                               0.030     0.025      0.642 r
  normalizer_inst/n5537 (net)                   3        0.006               0.000      0.642 r
  normalizer_inst/U4325/ZN (ND2D3)                                 0.034     0.028      0.670 f
  normalizer_inst/n4294 (net)                  11        0.013               0.000      0.670 f
  normalizer_inst/U5574/ZN (CKND2D0)                               0.042     0.028      0.698 r
  normalizer_inst/n5633 (net)                   2        0.002               0.000      0.698 r
  normalizer_inst/U891/ZN (INVD0)                                  0.024     0.022      0.720 f
  normalizer_inst/n4109 (net)                   1        0.002               0.000      0.720 f
  normalizer_inst/U7938/ZN (AOI21D2)                               0.042     0.037      0.757 r
  normalizer_inst/n5651 (net)                   2        0.003               0.000      0.757 r
  normalizer_inst/U2913/ZN (OAI21D2)                               0.035     0.022      0.779 f
  normalizer_inst/n5664 (net)                   2        0.003               0.000      0.779 f
  normalizer_inst/U349/ZN (AOI21D2)                                0.044     0.031      0.811 r
  normalizer_inst/n5774 (net)                   3        0.004               0.000      0.811 r
  normalizer_inst/U336/ZN (INVD1)                                  0.017     0.015      0.826 f
  normalizer_inst/n1370 (net)                   1        0.002               0.000      0.826 f
  normalizer_inst/U2911/ZN (CKND2D2)                               0.020     0.015      0.841 r
  normalizer_inst/n1366 (net)                   1        0.003               0.000      0.841 r
  normalizer_inst/U2910/ZN (ND2D2)                                 0.024     0.020      0.861 f
  normalizer_inst/n1365 (net)                   1        0.005               0.000      0.861 f
  normalizer_inst/U2909/ZN (ND3D4)                                 0.032     0.026      0.887 r
  normalizer_inst/n5590 (net)                   5        0.013               0.000      0.887 r
  normalizer_inst/U2892/ZN (INVD1)                                 0.015     0.015      0.901 f
  normalizer_inst/n1356 (net)                   1        0.002               0.000      0.901 f
  normalizer_inst/U2891/ZN (ND2D2)                                 0.043     0.028      0.929 r
  normalizer_inst/n1355 (net)                   9        0.012               0.000      0.929 r
  normalizer_inst/U2884/ZN (OAI22D2)                               0.022     0.025      0.954 f
  normalizer_inst/n1632 (net)                   1        0.002               0.000      0.954 f
  normalizer_inst/U3330/ZN (NR2XD1)                                0.021     0.018      0.971 r
  normalizer_inst/n1630 (net)                   1        0.002               0.000      0.971 r
  normalizer_inst/U2278/ZN (ND3D2)                                 0.039     0.028      0.999 f
  normalizer_inst/n4510 (net)                   6        0.005               0.000      0.999 f
  normalizer_inst/U2274/Z (CKBD2)                                  0.030     0.044      1.043 f
  normalizer_inst/n994 (net)                   10        0.011               0.000      1.043 f
  normalizer_inst/U276/ZN (ND2D1)                                  0.039     0.019      1.062 r
  normalizer_inst/n6106 (net)                   2        0.002               0.000      1.062 r
  normalizer_inst/U268/ZN (OAI21D1)                                0.031     0.030      1.093 f
  normalizer_inst/n6193 (net)                   3        0.003               0.000      1.093 f
  normalizer_inst/U2276/ZN (CKND2D1)                               0.028     0.025      1.118 r
  normalizer_inst/n2286 (net)                   1        0.002               0.000      1.118 r
  normalizer_inst/U4306/ZN (OAI211D2)                              0.033     0.034      1.152 f
  normalizer_inst/n6257 (net)                   2        0.003               0.000      1.152 f
  normalizer_inst/U1604/ZN (ND2D2)                                 0.022     0.020      1.172 r
  normalizer_inst/n4994 (net)                   2        0.005               0.000      1.172 r
  normalizer_inst/U237/ZN (ND2D3)                                  0.025     0.021      1.193 f
  normalizer_inst/n4717 (net)                   6        0.008               0.000      1.193 f
  normalizer_inst/U3029/ZN (ND2D0)                                 0.031     0.024      1.216 r
  normalizer_inst/n1434 (net)                   1        0.002               0.000      1.216 r
  normalizer_inst/U3028/ZN (NR2XD1)                                0.046     0.033      1.250 f
  normalizer_inst/n4290 (net)                  13        0.011               0.000      1.250 f
  normalizer_inst/U8097/ZN (AOI22D0)                               0.082     0.056      1.306 r
  normalizer_inst/n4799 (net)                   1        0.002               0.000      1.306 r
  normalizer_inst/U8178/ZN (CKND2D2)                               0.023     0.022      1.328 f
  normalizer_inst/n4375 (net)                   2        0.003               0.000      1.328 f
  normalizer_inst/U2926/ZN (NR2XD1)                                0.034     0.025      1.354 r
  normalizer_inst/n1378 (net)                   1        0.005               0.000      1.354 r
  normalizer_inst/U2924/ZN (ND2D4)                                 0.029     0.025      1.379 f
  normalizer_inst/n4830 (net)                  14        0.014               0.000      1.379 f
  normalizer_inst/U7751/ZN (CKND2)                                 0.014     0.013      1.392 r
  normalizer_inst/n3751 (net)                   1        0.002               0.000      1.392 r
  normalizer_inst/U7750/ZN (ND2D2)                                 0.018     0.013      1.405 f
  normalizer_inst/n11124 (net)                  3        0.003               0.000      1.405 f
  normalizer_inst/U7749/ZN (CKND2D1)                               0.018     0.016      1.421 r
  normalizer_inst/n3750 (net)                   1        0.001               0.000      1.421 r
  normalizer_inst/U7748/ZN (CKND2D0)                               0.026     0.020      1.441 f
  normalizer_inst/n4173 (net)                   1        0.001               0.000      1.441 f
  normalizer_inst/U7991/ZN (AOI21D1)                               0.055     0.044      1.486 r
  normalizer_inst/n11164 (net)                  2        0.003               0.000      1.486 r
  normalizer_inst/U7989/ZN (OAI211D2)                              0.040     0.033      1.518 f
  normalizer_inst/n11611 (net)                  5        0.004               0.000      1.518 f
  normalizer_inst/U113/ZN (CKND2D1)                                0.024     0.023      1.541 r
  normalizer_inst/n4727 (net)                   1        0.001               0.000      1.541 r
  normalizer_inst/U8394/ZN (ND2D1)                                 0.022     0.021      1.562 f
  normalizer_inst/n4726 (net)                   1        0.002               0.000      1.562 f
  normalizer_inst/U1576/ZN (ND2D2)                                 0.014     0.013      1.575 r
  normalizer_inst/n838 (net)                    1        0.002               0.000      1.575 r
  normalizer_inst/U1967/ZN (CKND2D2)                               0.019     0.015      1.590 f
  normalizer_inst/n837 (net)                    1        0.004               0.000      1.590 f
  normalizer_inst/U1964/ZN (CKND2D4)                               0.034     0.024      1.614 r
  normalizer_inst/n4111 (net)                   3        0.013               0.000      1.614 r
  normalizer_inst/U1963/ZN (ND2D8)                                 0.025     0.024      1.638 f
  normalizer_inst/n13115 (net)                  7        0.019               0.000      1.638 f
  normalizer_inst/U4614/ZN (ND2D3)                                 0.040     0.027      1.665 r
  normalizer_inst/n11602 (net)                 13        0.016               0.000      1.665 r
  normalizer_inst/U8511/ZN (CKND2)                                 0.012     0.010      1.676 f
  normalizer_inst/n4951 (net)                   1        0.001               0.000      1.676 f
  normalizer_inst/U524/ZN (ND2D1)                                  0.022     0.015      1.691 r
  normalizer_inst/n4950 (net)                   1        0.002               0.000      1.691 r
  normalizer_inst/U8510/ZN (CKND2D2)                               0.021     0.017      1.708 f
  normalizer_inst/n4949 (net)                   1        0.004               0.000      1.708 f
  normalizer_inst/U8509/ZN (NR3D2)                                 0.040     0.037      1.745 r
  normalizer_inst/n4948 (net)                   1        0.005               0.000      1.745 r
  normalizer_inst/U5160/ZN (ND3D4)                                 0.046     0.032      1.778 f
  normalizer_inst/n13040 (net)                 14        0.012               0.000      1.778 f
  normalizer_inst/U6490/Z (OA21D0)                                 0.029     0.057      1.835 f
  normalizer_inst/n12780 (net)                  1        0.002               0.000      1.835 f
  normalizer_inst/U8180/ZN (OAI211D2)                              0.033     0.023      1.858 r
  normalizer_inst/n12784 (net)                  1        0.002               0.000      1.858 r
  normalizer_inst/U8061/ZN (ND3D2)                                 0.021     0.021      1.879 f
  normalizer_inst/n4250 (net)                   1        0.001               0.000      1.879 f
  normalizer_inst/U705/ZN (CKND2D1)                                0.021     0.018      1.898 r
  normalizer_inst/n4249 (net)                   1        0.001               0.000      1.898 r
  normalizer_inst/U704/ZN (ND2D1)                                  0.022     0.020      1.918 f
  normalizer_inst/n12892 (net)                  2        0.002               0.000      1.918 f
  normalizer_inst/U701/ZN (INVD1)                                  0.018     0.017      1.935 r
  normalizer_inst/n12952 (net)                  2        0.002               0.000      1.935 r
  normalizer_inst/U13003/ZN (NR2XD0)                               0.017     0.016      1.951 f
  normalizer_inst/n13088 (net)                  1        0.001               0.000      1.951 f
  normalizer_inst/U13062/ZN (OAI211D1)                             0.037     0.027      1.978 r
  normalizer_inst/N471 (net)                    1        0.001               0.000      1.978 r
  normalizer_inst/div_out_1_reg_1__0_/D (DFQD1)                    0.037     0.000      1.978 r
  data arrival time                                                                     1.978

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.022      1.978
  data required time                                                                    1.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.978
  data arrival time                                                                    -1.978
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.019     0.077      0.077 f
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.077 f
  normalizer_inst/U5107/Z (BUFFD8)                                 0.023     0.036      0.113 f
  normalizer_inst/n9403 (net)                  18        0.032               0.000      0.113 f
  normalizer_inst/U492/ZN (INVD2)                                  0.020     0.018      0.131 r
  normalizer_inst/n2422 (net)                   2        0.005               0.000      0.131 r
  normalizer_inst/U2400/ZN (CKND2D4)                               0.021     0.020      0.150 f
  normalizer_inst/n1071 (net)                   2        0.010               0.000      0.150 f
  normalizer_inst/U2398/ZN (ND2D8)                                 0.022     0.019      0.169 r
  normalizer_inst/n8330 (net)                   8        0.019               0.000      0.169 r
  normalizer_inst/U5054/ZN (CKND12)                                0.035     0.027      0.196 f
  normalizer_inst/n10282 (net)                 66        0.084               0.000      0.196 f
  normalizer_inst/U5993/ZN (NR2D0)                                 0.078     0.054      0.250 r
  normalizer_inst/n8748 (net)                   2        0.003               0.000      0.250 r
  normalizer_inst/U4484/ZN (NR2XD0)                                0.028     0.024      0.274 f
  normalizer_inst/n2404 (net)                   1        0.001               0.000      0.274 f
  normalizer_inst/U4483/ZN (ND3D1)                                 0.026     0.023      0.297 r
  normalizer_inst/n2403 (net)                   1        0.002               0.000      0.297 r
  normalizer_inst/U1717/ZN (ND2D2)                                 0.026     0.022      0.320 f
  normalizer_inst/n4616 (net)                   5        0.006               0.000      0.320 f
  normalizer_inst/U1716/ZN (CKND2)                                 0.026     0.021      0.341 r
  normalizer_inst/n8780 (net)                   4        0.008               0.000      0.341 r
  normalizer_inst/U443/ZN (CKND2D1)                                0.018     0.017      0.358 f
  normalizer_inst/n3509 (net)                   2        0.002               0.000      0.358 f
  normalizer_inst/U3612/ZN (INVD0)                                 0.047     0.032      0.390 r
  normalizer_inst/n1789 (net)                   1        0.004               0.000      0.390 r
  normalizer_inst/U3611/ZN (NR2XD2)                                0.020     0.022      0.411 f
  normalizer_inst/n1788 (net)                   1        0.004               0.000      0.411 f
  normalizer_inst/U3605/ZN (ND2D3)                                 0.035     0.024      0.435 r
  normalizer_inst/n8831 (net)                  13        0.013               0.000      0.435 r
  normalizer_inst/U7548/ZN (ND3D0)                                 0.044     0.032      0.468 f
  normalizer_inst/n3506 (net)                   1        0.001               0.000      0.468 f
  normalizer_inst/U7547/ZN (AOI21D1)                               0.042     0.035      0.502 r
  normalizer_inst/n3505 (net)                   1        0.002               0.000      0.502 r
  normalizer_inst/U1641/ZN (NR2XD1)                                0.022     0.021      0.523 f
  normalizer_inst/n692 (net)                    1        0.003               0.000      0.523 f
  normalizer_inst/U1640/ZN (ND2D3)                                 0.031     0.024      0.548 r
  normalizer_inst/n8866 (net)                   6        0.011               0.000      0.548 r
  normalizer_inst/U910/ZN (CKND2D3)                                0.021     0.020      0.568 f
  normalizer_inst/n1270 (net)                   4        0.006               0.000      0.568 f
  normalizer_inst/U2723/ZN (NR2D2)                                 0.029     0.025      0.593 r
  normalizer_inst/n2825 (net)                   2        0.003               0.000      0.593 r
  normalizer_inst/U5018/ZN (CKND2)                                 0.016     0.016      0.609 f
  normalizer_inst/n2823 (net)                   1        0.005               0.000      0.609 f
  normalizer_inst/U5016/ZN (ND2D4)                                 0.035     0.023      0.632 r
  normalizer_inst/n8950 (net)                  12        0.019               0.000      0.632 r
  normalizer_inst/U2744/ZN (CKND3)                                 0.015     0.014      0.646 f
  normalizer_inst/n8858 (net)                   3        0.004               0.000      0.646 f
  normalizer_inst/U2653/ZN (NR2XD0)                                0.025     0.021      0.668 r
  normalizer_inst/n1234 (net)                   1        0.001               0.000      0.668 r
  normalizer_inst/U2652/ZN (INVD1)                                 0.020     0.019      0.687 f
  normalizer_inst/n1233 (net)                   1        0.005               0.000      0.687 f
  normalizer_inst/U2651/ZN (ND2D4)                                 0.033     0.024      0.711 r
  normalizer_inst/n9187 (net)                  17        0.017               0.000      0.711 r
  normalizer_inst/U384/ZN (NR2XD0)                                 0.017     0.018      0.729 f
  normalizer_inst/n1232 (net)                   1        0.001               0.000      0.729 f
  normalizer_inst/U2650/ZN (CKND2D1)                               0.024     0.017      0.746 r
  normalizer_inst/n1231 (net)                   1        0.001               0.000      0.746 r
  normalizer_inst/U2649/ZN (CKND2D1)                               0.021     0.019      0.765 f
  normalizer_inst/n3469 (net)                   2        0.002               0.000      0.765 f
  normalizer_inst/U2703/ZN (NR2XD0)                                0.036     0.029      0.793 r
  normalizer_inst/n1262 (net)                   1        0.002               0.000      0.793 r
  normalizer_inst/U1696/ZN (CKND2D2)                               0.025     0.019      0.813 f
  normalizer_inst/n718 (net)                    1        0.003               0.000      0.813 f
  normalizer_inst/U343/ZN (ND2D3)                                  0.034     0.026      0.839 r
  normalizer_inst/n9042 (net)                   7        0.013               0.000      0.839 r
  normalizer_inst/U7279/ZN (OAI21D2)                               0.031     0.030      0.869 f
  normalizer_inst/n4466 (net)                   1        0.005               0.000      0.869 f
  normalizer_inst/U8231/ZN (NR2D4)                                 0.039     0.033      0.902 r
  normalizer_inst/n9043 (net)                   4        0.010               0.000      0.902 r
  normalizer_inst/U8191/ZN (INVD0)                                 0.016     0.015      0.917 f
  normalizer_inst/n4401 (net)                   1        0.001               0.000      0.917 f
  normalizer_inst/U7563/ZN (ND2D0)                                 0.036     0.024      0.941 r
  normalizer_inst/n13110 (net)                  2        0.002               0.000      0.941 r
  normalizer_inst/U3052/ZN (ND2D1)                                 0.030     0.022      0.963 f
  normalizer_inst/n9226 (net)                   1        0.002               0.000      0.963 f
  normalizer_inst/U8577/ZN (OAI21D2)                               0.044     0.035      0.999 r
  normalizer_inst/n9307 (net)                   2        0.005               0.000      0.999 r
  normalizer_inst/U284/ZN (ND2D3)                                  0.038     0.033      1.031 f
  normalizer_inst/n10245 (net)                 17        0.014               0.000      1.031 f
  normalizer_inst/U6061/ZN (ND2D0)                                 0.045     0.028      1.060 r
  normalizer_inst/n10230 (net)                  2        0.002               0.000      1.060 r
  normalizer_inst/U8326/ZN (OAI21D1)                               0.032     0.033      1.093 f
  normalizer_inst/n10094 (net)                  2        0.003               0.000      1.093 f
  normalizer_inst/U8322/ZN (AOI21D2)                               0.040     0.028      1.121 r
  normalizer_inst/n10146 (net)                  2        0.003               0.000      1.121 r
  normalizer_inst/U2673/ZN (OAI21D2)                               0.027     0.025      1.145 f
  normalizer_inst/n10544 (net)                  4        0.004               0.000      1.145 f
  normalizer_inst/U239/ZN (CKND2D1)                                0.020     0.018      1.163 r
  normalizer_inst/n1246 (net)                   1        0.001               0.000      1.163 r
  normalizer_inst/U2672/ZN (CKND2D1)                               0.025     0.018      1.181 f
  normalizer_inst/n1245 (net)                   1        0.002               0.000      1.181 f
  normalizer_inst/U2671/ZN (NR2XD1)                                0.019     0.021      1.202 r
  normalizer_inst/n1244 (net)                   1        0.002               0.000      1.202 r
  normalizer_inst/U2670/ZN (NR2XD1)                                0.018     0.014      1.216 f
  normalizer_inst/n1295 (net)                   1        0.002               0.000      1.216 f
  normalizer_inst/U2709/ZN (ND2D2)                                 0.027     0.020      1.236 r
  normalizer_inst/n1541 (net)                   2        0.007               0.000      1.236 r
  normalizer_inst/U2756/ZN (ND2D4)                                 0.030     0.025      1.261 f
  normalizer_inst/n13111 (net)                  8        0.015               0.000      1.261 f
  normalizer_inst/U4045/ZN (INVD1)                                 0.020     0.019      1.279 r
  normalizer_inst/n2101 (net)                   1        0.002               0.000      1.279 r
  normalizer_inst/U4043/ZN (ND2D2)                                 0.041     0.029      1.309 f
  normalizer_inst/n10507 (net)                  9        0.011               0.000      1.309 f
  normalizer_inst/U201/ZN (NR2D0)                                  0.040     0.034      1.342 r
  normalizer_inst/n4014 (net)                   1        0.001               0.000      1.342 r
  normalizer_inst/U3779/ZN (NR2XD0)                                0.026     0.025      1.368 f
  normalizer_inst/n1931 (net)                   1        0.002               0.000      1.368 f
  normalizer_inst/U3777/ZN (IND3D2)                                0.021     0.018      1.386 r
  normalizer_inst/n1932 (net)                   1        0.002               0.000      1.386 r
  normalizer_inst/U3780/ZN (CKND2)                                 0.017     0.016      1.402 f
  normalizer_inst/n2082 (net)                   3        0.007               0.000      1.402 f
  normalizer_inst/U3781/ZN (CKND4)                                 0.028     0.021      1.423 r
  normalizer_inst/n10986 (net)                 13        0.017               0.000      1.423 r
  normalizer_inst/U120/ZN (NR2XD0)                                 0.049     0.025      1.449 f
  normalizer_inst/n11915 (net)                  4        0.003               0.000      1.449 f
  normalizer_inst/U7882/ZN (NR2XD0)                                0.037     0.033      1.481 r
  normalizer_inst/n4015 (net)                   2        0.002               0.000      1.481 r
  normalizer_inst/U7552/ZN (CKND2D0)                               0.038     0.032      1.513 f
  normalizer_inst/n3512 (net)                   1        0.002               0.000      1.513 f
  normalizer_inst/U5010/ZN (OAI211D2)                              0.043     0.037      1.550 r
  normalizer_inst/n12216 (net)                  5        0.004               0.000      1.550 r
  normalizer_inst/U3803/ZN (AOI21D1)                               0.027     0.025      1.575 f
  normalizer_inst/n1944 (net)                   1        0.002               0.000      1.575 f
  normalizer_inst/U2727/ZN (OAI21D2)                               0.037     0.029      1.604 r
  normalizer_inst/n1271 (net)                   1        0.004               0.000      1.604 r
  normalizer_inst/U2726/ZN (ND2D3)                                 0.022     0.022      1.626 f
  normalizer_inst/n4017 (net)                   3        0.006               0.000      1.626 f
  normalizer_inst/U535/ZN (ND2D2)                                  0.022     0.016      1.642 r
  normalizer_inst/n1767 (net)                   2        0.004               0.000      1.642 r
  normalizer_inst/U549/ZN (INVD2)                                  0.017     0.016      1.659 f
  normalizer_inst/n12107 (net)                  8        0.008               0.000      1.659 f
  normalizer_inst/U7537/ZN (CKND2D2)                               0.019     0.015      1.673 r
  normalizer_inst/n5013 (net)                   2        0.002               0.000      1.673 r
  normalizer_inst/U8541/ZN (CKND2D1)                               0.015     0.014      1.687 f
  normalizer_inst/n5012 (net)                   1        0.001               0.000      1.687 f
  normalizer_inst/U57/ZN (NR2XD0)                                  0.024     0.019      1.706 r
  normalizer_inst/n5011 (net)                   1        0.001               0.000      1.706 r
  normalizer_inst/U8540/ZN (CKND2D1)                               0.025     0.021      1.727 f
  normalizer_inst/n12520 (net)                  3        0.003               0.000      1.727 f
  normalizer_inst/U12590/ZN (NR2XD0)                               0.033     0.026      1.752 r
  normalizer_inst/n12207 (net)                  1        0.002               0.000      1.752 r
  normalizer_inst/U8537/ZN (CKND2D2)                               0.026     0.023      1.775 f
  normalizer_inst/n12586 (net)                  7        0.006               0.000      1.775 f
  normalizer_inst/U12739/ZN (CKND2D0)                              0.047     0.021      1.796 r
  normalizer_inst/n12587 (net)                  1        0.001               0.000      1.796 r
  normalizer_inst/U12740/ZN (OAI21D0)                              0.030     0.033      1.829 f
  normalizer_inst/n12593 (net)                  1        0.001               0.000      1.829 f
  normalizer_inst/U12742/ZN (AOI21D1)                              0.036     0.025      1.854 r
  normalizer_inst/n12594 (net)                  1        0.001               0.000      1.854 r
  normalizer_inst/U12743/ZN (OAI21D1)                              0.021     0.023      1.877 f
  normalizer_inst/n12597 (net)                  1        0.001               0.000      1.877 f
  normalizer_inst/U6973/Z (AO21D0)                                 0.021     0.055      1.932 f
  normalizer_inst/n2946 (net)                   1        0.001               0.000      1.932 f
  normalizer_inst/U2629/ZN (MUX2ND0)                               0.044     0.029      1.961 r
  normalizer_inst/n4155 (net)                   1        0.001               0.000      1.961 r
  normalizer_inst/U7979/ZN (MUX3ND0)                               0.047     0.022      1.983 f
  normalizer_inst/N493 (net)                    1        0.001               0.000      1.983 f
  normalizer_inst/div_out_2_reg_1__0_/D (DFQD1)                    0.047     0.000      1.983 f
  data arrival time                                                                     1.983

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.016      1.984
  data required time                                                                    1.984
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.984
  data arrival time                                                                    -1.983
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.023     0.074      0.074 r
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.074 r
  normalizer_inst/U7079/Z (BUFFD6)                                 0.029     0.036      0.110 r
  normalizer_inst/n9402 (net)                  26        0.023               0.000      0.110 r
  normalizer_inst/U4070/ZN (INVD1)                                 0.014     0.014      0.124 f
  normalizer_inst/n2122 (net)                   2        0.002               0.000      0.124 f
  normalizer_inst/U4069/ZN (CKND2D1)                               0.020     0.015      0.138 r
  normalizer_inst/n2243 (net)                   1        0.001               0.000      0.138 r
  normalizer_inst/U3794/ZN (CKND2D1)                               0.020     0.018      0.156 f
  normalizer_inst/n2242 (net)                   1        0.002               0.000      0.156 f
  normalizer_inst/U4241/ZN (CKND2)                                 0.018     0.015      0.172 r
  normalizer_inst/n2241 (net)                   1        0.005               0.000      0.172 r
  normalizer_inst/U4239/ZN (ND2D4)                                 0.048     0.033      0.205 f
  normalizer_inst/n10703 (net)                 22        0.027               0.000      0.205 f
  normalizer_inst/U4238/ZN (AOI21D1)                               0.034     0.030      0.235 r
  normalizer_inst/n2239 (net)                   1        0.001               0.000      0.235 r
  normalizer_inst/U4237/ZN (INR2XD0)                               0.051     0.052      0.287 r
  normalizer_inst/n3305 (net)                   2        0.003               0.000      0.287 r
  normalizer_inst/U4245/ZN (ND3D1)                                 0.030     0.027      0.314 f
  normalizer_inst/n2248 (net)                   1        0.001               0.000      0.314 f
  normalizer_inst/U430/ZN (CKND2D1)                                0.025     0.022      0.336 r
  normalizer_inst/n2246 (net)                   1        0.002               0.000      0.336 r
  normalizer_inst/U4243/ZN (NR2XD1)                                0.017     0.018      0.354 f
  normalizer_inst/n2245 (net)                   1        0.002               0.000      0.354 f
  normalizer_inst/U418/ZN (ND2D2)                                  0.036     0.023      0.377 r
  normalizer_inst/n6552 (net)                   9        0.009               0.000      0.377 r
  normalizer_inst/U504/Z (OA21D1)                                  0.032     0.042      0.418 r
  normalizer_inst/n6648 (net)                   4        0.004               0.000      0.418 r
  normalizer_inst/U653/Z (CKAN2D0)                                 0.030     0.045      0.463 r
  normalizer_inst/n297 (net)                    1        0.002               0.000      0.463 r
  normalizer_inst/U7329/ZN (NR3D1)                                 0.025     0.017      0.480 f
  normalizer_inst/n3284 (net)                   1        0.002               0.000      0.480 f
  normalizer_inst/U7328/ZN (ND2D2)                                 0.022     0.018      0.499 r
  normalizer_inst/n3283 (net)                   1        0.005               0.000      0.499 r
  normalizer_inst/U5185/ZN (ND3D4)                                 0.038     0.031      0.530 f
  normalizer_inst/n6633 (net)                   6        0.011               0.000      0.530 f
  normalizer_inst/U8285/ZN (ND2D2)                                 0.019     0.019      0.549 r
  normalizer_inst/n4870 (net)                   1        0.002               0.000      0.549 r
  normalizer_inst/U8470/ZN (INVD2)                                 0.016     0.015      0.564 f
  normalizer_inst/n6684 (net)                   8        0.008               0.000      0.564 f
  normalizer_inst/U9628/ZN (CKND2D0)                               0.029     0.020      0.584 r
  normalizer_inst/n6619 (net)                   1        0.001               0.000      0.584 r
  normalizer_inst/U4169/ZN (CKND2D1)                               0.024     0.021      0.605 f
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.605 f
  normalizer_inst/U7906/ZN (OAI21D2)                               0.045     0.033      0.638 r
  normalizer_inst/n4045 (net)                   1        0.005               0.000      0.638 r
  normalizer_inst/U7905/ZN (ND2D4)                                 0.038     0.034      0.672 f
  normalizer_inst/n6782 (net)                  18        0.020               0.000      0.672 f
  normalizer_inst/U9715/ZN (NR2D1)                                 0.042     0.033      0.705 r
  normalizer_inst/n6733 (net)                   3        0.002               0.000      0.705 r
  normalizer_inst/U332/ZN (IAO21D1)                                0.039     0.048      0.753 r
  normalizer_inst/n3242 (net)                   1        0.002               0.000      0.753 r
  normalizer_inst/U7297/ZN (ND2D2)                                 0.026     0.023      0.776 f
  normalizer_inst/n6938 (net)                   4        0.005               0.000      0.776 f
  normalizer_inst/U7920/ZN (ND3D2)                                 0.021     0.016      0.792 r
  normalizer_inst/n4305 (net)                   1        0.002               0.000      0.792 r
  normalizer_inst/U4186/ZN (ND3D2)                                 0.044     0.031      0.823 f
  normalizer_inst/n6990 (net)                   4        0.007               0.000      0.823 f
  normalizer_inst/U4185/ZN (NR2D2)                                 0.040     0.036      0.859 r
  normalizer_inst/n4581 (net)                   3        0.005               0.000      0.859 r
  normalizer_inst/U1380/ZN (NR2D2)                                 0.016     0.013      0.871 f
  normalizer_inst/n571 (net)                    2        0.002               0.000      0.871 f
  normalizer_inst/U1378/ZN (ND2D1)                                 0.024     0.018      0.889 r
  normalizer_inst/n2309 (net)                   1        0.003               0.000      0.889 r
  normalizer_inst/U1798/ZN (ND2D2)                                 0.023     0.022      0.911 f
  normalizer_inst/n13109 (net)                  2        0.005               0.000      0.911 f
  normalizer_inst/U1797/ZN (NR2D4)                                 0.049     0.034      0.945 r
  normalizer_inst/n7064 (net)                  11        0.013               0.000      0.945 r
  normalizer_inst/U4345/ZN (ND2D1)                                 0.034     0.030      0.975 f
  normalizer_inst/n2310 (net)                   1        0.004               0.000      0.975 f
  normalizer_inst/U258/ZN (ND3D3)                                  0.044     0.035      1.010 r
  normalizer_inst/n4537 (net)                  15        0.016               0.000      1.010 r
  normalizer_inst/U250/ZN (INVD1)                                  0.018     0.016      1.026 f
  normalizer_inst/n4070 (net)                   1        0.002               0.000      1.026 f
  normalizer_inst/U851/ZN (INR2D2)                                 0.029     0.020      1.046 r
  normalizer_inst/n7560 (net)                   3        0.002               0.000      1.046 r
  normalizer_inst/U241/ZN (INVD0)                                  0.015     0.015      1.062 f
  normalizer_inst/n1978 (net)                   1        0.001               0.000      1.062 f
  normalizer_inst/U3855/ZN (OAI21D1)                               0.048     0.034      1.096 r
  normalizer_inst/n7623 (net)                   3        0.003               0.000      1.096 r
  normalizer_inst/U3857/ZN (AOI21D1)                               0.023     0.020      1.116 f
  normalizer_inst/n7069 (net)                   1        0.001               0.000      1.116 f
  normalizer_inst/U837/ZN (OAI21D1)                                0.042     0.023      1.139 r
  normalizer_inst/n7511 (net)                   3        0.002               0.000      1.139 r
  normalizer_inst/U831/ZN (ND2D0)                                  0.037     0.032      1.171 f
  normalizer_inst/n1504 (net)                   1        0.002               0.000      1.171 f
  normalizer_inst/U3161/ZN (AOI21D2)                               0.043     0.034      1.205 r
  normalizer_inst/n1502 (net)                   1        0.004               0.000      1.205 r
  normalizer_inst/U3158/ZN (ND2D3)                                 0.028     0.025      1.230 f
  normalizer_inst/n1499 (net)                   1        0.009               0.000      1.230 f
  normalizer_inst/U3151/ZN (ND2D8)                                 0.034     0.027      1.257 r
  normalizer_inst/n13106 (net)                 10        0.036               0.000      1.257 r
  normalizer_inst/U8123/ZN (NR2D4)                                 0.027     0.020      1.277 f
  normalizer_inst/n7582 (net)                  12        0.017               0.000      1.277 f
  normalizer_inst/U8138/ZN (ND2D2)                                 0.017     0.015      1.292 r
  normalizer_inst/n7177 (net)                   2        0.002               0.000      1.292 r
  normalizer_inst/U173/ZN (INVD1)                                  0.016     0.014      1.307 f
  normalizer_inst/n4328 (net)                   1        0.004               0.000      1.307 f
  normalizer_inst/U8137/ZN (NR3D2)                                 0.040     0.036      1.343 r
  normalizer_inst/n4327 (net)                   1        0.005               0.000      1.343 r
  normalizer_inst/U8136/ZN (ND3D4)                                 0.043     0.033      1.376 f
  normalizer_inst/n9580 (net)                  14        0.013               0.000      1.376 f
  normalizer_inst/U10212/ZN (NR2D0)                                0.071     0.050      1.426 r
  normalizer_inst/n9549 (net)                   3        0.002               0.000      1.426 r
  normalizer_inst/U10218/ZN (OAI21D0)                              0.035     0.030      1.456 f
  normalizer_inst/n7652 (net)                   1        0.001               0.000      1.456 f
  normalizer_inst/U10219/ZN (AOI21D1)                              0.055     0.046      1.502 r
  normalizer_inst/n9511 (net)                   2        0.003               0.000      1.502 r
  normalizer_inst/U7589/ZN (OAI211D2)                              0.037     0.030      1.533 f
  normalizer_inst/n9709 (net)                   4        0.004               0.000      1.533 f
  normalizer_inst/U4188/ZN (CKND2D1)                               0.021     0.020      1.553 r
  normalizer_inst/n2220 (net)                   1        0.001               0.000      1.553 r
  normalizer_inst/U3871/ZN (CKND2D1)                               0.021     0.019      1.571 f
  normalizer_inst/n1991 (net)                   1        0.002               0.000      1.571 f
  normalizer_inst/U3870/ZN (ND3D2)                                 0.019     0.015      1.586 r
  normalizer_inst/n1990 (net)                   1        0.002               0.000      1.586 r
  normalizer_inst/U3868/ZN (ND2D2)                                 0.027     0.021      1.607 f
  normalizer_inst/n9384 (net)                   2        0.007               0.000      1.607 f
  normalizer_inst/U2578/ZN (ND2D2)                                 0.032     0.025      1.632 r
  normalizer_inst/n3379 (net)                   8        0.009               0.000      1.632 r
  normalizer_inst/U2577/ZN (CKND2)                                 0.024     0.022      1.654 f
  normalizer_inst/n9946 (net)                   7        0.009               0.000      1.654 f
  normalizer_inst/U7818/ZN (CKND2D0)                               0.039     0.028      1.682 r
  normalizer_inst/n3860 (net)                   2        0.002               0.000      1.682 r
  normalizer_inst/U4686/ZN (CKND2D1)                               0.026     0.024      1.706 f
  normalizer_inst/n9954 (net)                   2        0.003               0.000      1.706 f
  normalizer_inst/U4685/ZN (NR3D1)                                 0.041     0.034      1.740 r
  normalizer_inst/n4814 (net)                   1        0.003               0.000      1.740 r
  normalizer_inst/U8436/ZN (ND2D2)                                 0.035     0.032      1.772 f
  normalizer_inst/n10914 (net)                 11        0.009               0.000      1.772 f
  normalizer_inst/U6653/ZN (CKND2D0)                               0.033     0.022      1.794 r
  normalizer_inst/n10672 (net)                  1        0.001               0.000      1.794 r
  normalizer_inst/U11710/ZN (CKND2D0)                              0.019     0.019      1.813 f
  normalizer_inst/n10674 (net)                  1        0.001               0.000      1.813 f
  normalizer_inst/U11711/ZN (CKND2D0)                              0.027     0.022      1.835 r
  normalizer_inst/n10683 (net)                  1        0.001               0.000      1.835 r
  normalizer_inst/U11716/ZN (AOI211XD0)                            0.030     0.026      1.861 f
  normalizer_inst/n10689 (net)                  1        0.001               0.000      1.861 f
  normalizer_inst/U5930/ZN (NR2D0)                                 0.064     0.045      1.906 r
  normalizer_inst/n4890 (net)                   1        0.002               0.000      1.906 r
  normalizer_inst/U1362/ZN (OAI211D2)                              0.035     0.039      1.945 f
  normalizer_inst/n13117 (net)                  2        0.003               0.000      1.945 f
  normalizer_inst/U1795/ZN (MUX3ND0)                               0.084     0.027      1.972 r
  normalizer_inst/N482 (net)                    1        0.001               0.000      1.972 r
  normalizer_inst/div_out_2_reg_0__0_/D (DFQD1)                    0.084     0.000      1.972 r
  data arrival time                                                                     1.972

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.028      1.972
  data required time                                                                    1.972
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.972
  data arrival time                                                                    -1.972
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.023     0.074      0.074 r
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.074 r
  normalizer_inst/U7079/Z (BUFFD6)                                 0.029     0.036      0.110 r
  normalizer_inst/n9402 (net)                  26        0.023               0.000      0.110 r
  normalizer_inst/U4070/ZN (INVD1)                                 0.014     0.014      0.124 f
  normalizer_inst/n2122 (net)                   2        0.002               0.000      0.124 f
  normalizer_inst/U4069/ZN (CKND2D1)                               0.020     0.015      0.138 r
  normalizer_inst/n2243 (net)                   1        0.001               0.000      0.138 r
  normalizer_inst/U3794/ZN (CKND2D1)                               0.020     0.018      0.156 f
  normalizer_inst/n2242 (net)                   1        0.002               0.000      0.156 f
  normalizer_inst/U4241/ZN (CKND2)                                 0.018     0.015      0.172 r
  normalizer_inst/n2241 (net)                   1        0.005               0.000      0.172 r
  normalizer_inst/U4239/ZN (ND2D4)                                 0.048     0.033      0.205 f
  normalizer_inst/n10703 (net)                 22        0.027               0.000      0.205 f
  normalizer_inst/U1478/ZN (CKND2)                                 0.021     0.018      0.223 r
  normalizer_inst/n609 (net)                    4        0.003               0.000      0.223 r
  normalizer_inst/U1474/ZN (CKND2D0)                               0.021     0.020      0.243 f
  normalizer_inst/n1838 (net)                   1        0.001               0.000      0.243 f
  normalizer_inst/U3675/ZN (NR2XD0)                                0.040     0.031      0.273 r
  normalizer_inst/n1837 (net)                   1        0.002               0.000      0.273 r
  normalizer_inst/U3674/ZN (NR2D2)                                 0.017     0.016      0.289 f
  normalizer_inst/n3932 (net)                   2        0.004               0.000      0.289 f
  normalizer_inst/U1653/ZN (OAI211D2)                              0.042     0.033      0.322 r
  normalizer_inst/n700 (net)                    2        0.004               0.000      0.322 r
  normalizer_inst/U1435/ZN (ND2D3)                                 0.034     0.029      0.351 f
  normalizer_inst/n591 (net)                    9        0.012               0.000      0.351 f
  normalizer_inst/U1429/ZN (CKND2D2)                               0.023     0.023      0.374 r
  normalizer_inst/n1847 (net)                   3        0.003               0.000      0.374 r
  normalizer_inst/U3686/ZN (NR2XD0)                                0.021     0.018      0.392 f
  normalizer_inst/n3785 (net)                   1        0.002               0.000      0.392 f
  normalizer_inst/U7781/ZN (NR2XD1)                                0.017     0.014      0.406 r
  normalizer_inst/n3782 (net)                   1        0.001               0.000      0.406 r
  normalizer_inst/U440/ZN (ND2D1)                                  0.026     0.022      0.428 f
  normalizer_inst/n3898 (net)                   2        0.003               0.000      0.428 f
  normalizer_inst/U1121/ZN (CKND2D2)                               0.025     0.023      0.451 r
  normalizer_inst/n513 (net)                    2        0.004               0.000      0.451 r
  normalizer_inst/U1252/ZN (CKND2D2)                               0.018     0.017      0.468 f
  normalizer_inst/n4389 (net)                   3        0.004               0.000      0.468 f
  normalizer_inst/U5092/ZN (INVD0)                                 0.026     0.021      0.489 r
  normalizer_inst/n7850 (net)                   1        0.002               0.000      0.489 r
  normalizer_inst/U7317/Z (XOR2D0)                                 0.025     0.048      0.537 r
  normalizer_inst/n3270 (net)                   1        0.001               0.000      0.537 r
  normalizer_inst/U1979/ZN (ND3D1)                                 0.039     0.030      0.567 f
  normalizer_inst/n7876 (net)                   3        0.003               0.000      0.567 f
  normalizer_inst/U3876/ZN (CKND2D1)                               0.028     0.025      0.592 r
  normalizer_inst/n2060 (net)                   1        0.002               0.000      0.592 r
  normalizer_inst/U3965/ZN (CKND2)                                 0.015     0.015      0.607 f
  normalizer_inst/n2059 (net)                   1        0.005               0.000      0.607 f
  normalizer_inst/U3284/ZN (ND2D4)                                 0.024     0.017      0.624 r
  normalizer_inst/n1596 (net)                   6        0.011               0.000      0.624 r
  normalizer_inst/U2444/ZN (ND3D1)                                 0.023     0.024      0.648 f
  normalizer_inst/n1105 (net)                   1        0.001               0.000      0.648 f
  normalizer_inst/U2035/ZN (INVD0)                                 0.027     0.022      0.671 r
  normalizer_inst/n877 (net)                    1        0.002               0.000      0.671 r
  normalizer_inst/U2033/ZN (NR2XD1)                                0.025     0.021      0.692 f
  normalizer_inst/n932 (net)                    2        0.005               0.000      0.692 f
  normalizer_inst/U2159/ZN (ND3D3)                                 0.024     0.022      0.714 r
  normalizer_inst/n3672 (net)                   2        0.006               0.000      0.714 r
  normalizer_inst/U2158/ZN (ND2D4)                                 0.034     0.025      0.739 f
  normalizer_inst/n1652 (net)                   9        0.016               0.000      0.739 f
  normalizer_inst/U385/ZN (CKND2D1)                                0.024     0.021      0.760 r
  normalizer_inst/n1170 (net)                   2        0.002               0.000      0.760 r
  normalizer_inst/U2547/ZN (INVD0)                                 0.017     0.017      0.777 f
  normalizer_inst/n1809 (net)                   1        0.002               0.000      0.777 f
  normalizer_inst/U1493/ZN (NR2XD1)                                0.028     0.021      0.797 r
  normalizer_inst/n3987 (net)                   2        0.004               0.000      0.797 r
  normalizer_inst/U363/ZN (ND3D2)                                  0.037     0.031      0.828 f
  normalizer_inst/n1461 (net)                   5        0.005               0.000      0.828 f
  normalizer_inst/U2130/ZN (CKND2D1)                               0.026     0.024      0.852 r
  normalizer_inst/n4704 (net)                   2        0.002               0.000      0.852 r
  normalizer_inst/U334/ZN (OAI21D1)                                0.026     0.026      0.878 f
  normalizer_inst/n3594 (net)                   2        0.002               0.000      0.878 f
  normalizer_inst/U329/ZN (CKND2D1)                                0.021     0.018      0.896 r
  normalizer_inst/n921 (net)                    1        0.001               0.000      0.896 r
  normalizer_inst/U2129/ZN (ND3D1)                                 0.034     0.030      0.926 f
  normalizer_inst/n2426 (net)                   1        0.002               0.000      0.926 f
  normalizer_inst/U4511/ZN (CKND2)                                 0.021     0.020      0.946 r
  normalizer_inst/n2433 (net)                   2        0.005               0.000      0.946 r
  normalizer_inst/U3470/ZN (CKND2D3)                               0.029     0.024      0.970 f
  normalizer_inst/n1704 (net)                   5        0.010               0.000      0.970 f
  normalizer_inst/U3466/ZN (NR2XD2)                                0.034     0.030      1.000 r
  normalizer_inst/n8016 (net)                   6        0.009               0.000      1.000 r
  normalizer_inst/U1281/ZN (INVD0)                                 0.017     0.016      1.017 f
  normalizer_inst/n531 (net)                    1        0.001               0.000      1.017 f
  normalizer_inst/U823/ZN (ND2D1)                                  0.022     0.016      1.033 r
  normalizer_inst/n530 (net)                    1        0.002               0.000      1.033 r
  normalizer_inst/U1277/ZN (ND2D2)                                 0.046     0.033      1.066 f
  normalizer_inst/n1686 (net)                   7        0.013               0.000      1.066 f
  normalizer_inst/U1276/ZN (AOI21D2)                               0.043     0.031      1.097 r
  normalizer_inst/n2631 (net)                   2        0.003               0.000      1.097 r
  normalizer_inst/U2012/ZN (NR2D2)                                 0.017     0.015      1.112 f
  normalizer_inst/n1129 (net)                   2        0.003               0.000      1.112 f
  normalizer_inst/U2015/ZN (ND2D2)                                 0.019     0.014      1.126 r
  normalizer_inst/n865 (net)                    1        0.004               0.000      1.126 r
  normalizer_inst/U2014/ZN (ND3D3)                                 0.026     0.021      1.147 f
  normalizer_inst/n3775 (net)                   3        0.004               0.000      1.147 f
  normalizer_inst/U2013/ZN (CKND2D2)                               0.018     0.017      1.164 r
  normalizer_inst/n2400 (net)                   1        0.002               0.000      1.164 r
  normalizer_inst/U3973/ZN (ND2D2)                                 0.023     0.017      1.181 f
  normalizer_inst/n2068 (net)                   3        0.004               0.000      1.181 f
  normalizer_inst/U3972/ZN (ND2D2)                                 0.020     0.017      1.198 r
  normalizer_inst/n2655 (net)                   1        0.004               0.000      1.198 r
  normalizer_inst/U4848/ZN (CKND2D4)                               0.024     0.018      1.216 f
  normalizer_inst/n3226 (net)                   5        0.010               0.000      1.216 f
  normalizer_inst/U4846/ZN (ND2D3)                                 0.022     0.018      1.234 r
  normalizer_inst/n2651 (net)                   1        0.007               0.000      1.234 r
  normalizer_inst/U4845/ZN (INVD6)                                 0.019     0.018      1.252 f
  normalizer_inst/n2945 (net)                  14        0.027               0.000      1.252 f
  normalizer_inst/U1680/ZN (AOI22D2)                               0.045     0.036      1.288 r
  normalizer_inst/n711 (net)                    2        0.003               0.000      1.288 r
  normalizer_inst/U1679/ZN (ND3D1)                                 0.032     0.030      1.318 f
  normalizer_inst/n1844 (net)                   2        0.002               0.000      1.318 f
  normalizer_inst/U776/ZN (INVD0)                                  0.035     0.029      1.347 r
  normalizer_inst/n341 (net)                    2        0.002               0.000      1.347 r
  normalizer_inst/U2295/ZN (NR2XD1)                                0.018     0.014      1.361 f
  normalizer_inst/n1006 (net)                   1        0.001               0.000      1.361 f
  normalizer_inst/U210/ZN (ND2D1)                                  0.025     0.018      1.379 r
  normalizer_inst/n964 (net)                    1        0.003               0.000      1.379 r
  normalizer_inst/U2023/ZN (ND2D2)                                 0.019     0.019      1.399 f
  normalizer_inst/n871 (net)                    2        0.004               0.000      1.399 f
  normalizer_inst/U2022/ZN (CKND2D2)                               0.018     0.015      1.413 r
  normalizer_inst/n912 (net)                    1        0.002               0.000      1.413 r
  normalizer_inst/U2103/ZN (ND2D2)                                 0.027     0.019      1.433 f
  normalizer_inst/n1153 (net)                   5        0.006               0.000      1.433 f
  normalizer_inst/U2521/Z (CKAN2D0)                                0.017     0.037      1.470 f
  normalizer_inst/n1152 (net)                   1        0.001               0.000      1.470 f
  normalizer_inst/U2520/ZN (NR2XD0)                                0.031     0.023      1.492 r
  normalizer_inst/n8469 (net)                   1        0.002               0.000      1.492 r
  normalizer_inst/U10588/Z (CKXOR2D0)                              0.025     0.050      1.543 f
  normalizer_inst/n8470 (net)                   1        0.001               0.000      1.543 f
  normalizer_inst/U2088/ZN (ND2D0)                                 0.024     0.020      1.563 r
  normalizer_inst/n8471 (net)                   1        0.001               0.000      1.563 r
  normalizer_inst/U95/ZN (ND3D1)                                   0.044     0.035      1.598 f
  normalizer_inst/n8479 (net)                   3        0.003               0.000      1.598 f
  normalizer_inst/U90/ZN (NR2D1)                                   0.050     0.032      1.629 r
  normalizer_inst/n8482 (net)                   2        0.002               0.000      1.629 r
  normalizer_inst/U3473/ZN (INVD1)                                 0.017     0.014      1.643 f
  normalizer_inst/n1705 (net)                   1        0.001               0.000      1.643 f
  normalizer_inst/U3472/ZN (ND2D1)                                 0.028     0.021      1.664 r
  normalizer_inst/n8478 (net)                   2        0.003               0.000      1.664 r
  normalizer_inst/U3471/ZN (AOI31D2)                               0.027     0.016      1.680 f
  normalizer_inst/n8484 (net)                   1        0.002               0.000      1.680 f
  normalizer_inst/U10592/ZN (NR2XD1)                               0.037     0.027      1.708 r
  normalizer_inst/n8485 (net)                   1        0.005               0.000      1.708 r
  normalizer_inst/U10593/ZN (ND2D4)                                0.040     0.033      1.741 f
  normalizer_inst/n8558 (net)                   9        0.021               0.000      1.741 f
  normalizer_inst/U64/ZN (ND2D3)                                   0.020     0.018      1.759 r
  normalizer_inst/n3367 (net)                   1        0.004               0.000      1.759 r
  normalizer_inst/U7407/ZN (CKND4)                                 0.019     0.017      1.776 f
  normalizer_inst/n3669 (net)                   8        0.014               0.000      1.776 f
  normalizer_inst/U7691/ZN (ND2D1)                                 0.024     0.018      1.794 r
  normalizer_inst/n4060 (net)                   1        0.003               0.000      1.794 r
  normalizer_inst/U7912/ZN (ND3D2)                                 0.043     0.035      1.830 f
  normalizer_inst/n4197 (net)                   6        0.006               0.000      1.830 f
  normalizer_inst/U7851/ZN (CKND2D0)                               0.027     0.025      1.855 r
  normalizer_inst/n3930 (net)                   1        0.001               0.000      1.855 r
  normalizer_inst/U4/ZN (IOA21D1)                                  0.024     0.043      1.898 r
  normalizer_inst/n3929 (net)                   1        0.002               0.000      1.898 r
  normalizer_inst/U7850/ZN (CKND2D2)                               0.016     0.014      1.912 f
  normalizer_inst/n3927 (net)                   1        0.002               0.000      1.912 f
  normalizer_inst/U7845/ZN (OAI211D2)                              0.032     0.026      1.938 r
  normalizer_inst/n8688 (net)                   1        0.002               0.000      1.938 r
  normalizer_inst/U8086/ZN (ND2D2)                                 0.019     0.018      1.956 f
  normalizer_inst/n13118 (net)                  2        0.004               0.000      1.956 f
  normalizer_inst/U8085/ZN (OAI211D2)                              0.027     0.024      1.980 r
  normalizer_inst/N460 (net)                    1        0.001               0.000      1.980 r
  normalizer_inst/div_out_1_reg_0__0_/D (DFQD1)                    0.027     0.000      1.980 r
  data arrival time                                                                     1.980

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.980
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (EDFQD4)                            0.030     0.085      0.085 f
  normalizer_inst/sum[0] (net)                 14        0.025               0.000      0.085 f
  normalizer_inst/U1855/Z (BUFFD8)                                 0.017     0.034      0.120 f
  normalizer_inst/n782 (net)                    9        0.018               0.000      0.120 f
  normalizer_inst/U468/Z (BUFFD8)                                  0.024     0.037      0.156 f
  normalizer_inst/n8331 (net)                  30        0.036               0.000      0.156 f
  normalizer_inst/U12855/CO (FA1D0)                                0.025     0.076      0.232 f
  normalizer_inst/n12644 (net)                  1        0.001               0.000      0.232 f
  normalizer_inst/U12857/CO (FA1D0)                                0.025     0.053      0.285 f
  normalizer_inst/n12648 (net)                  1        0.001               0.000      0.285 f
  normalizer_inst/U12861/CO (FA1D0)                                0.025     0.053      0.338 f
  normalizer_inst/n12652 (net)                  1        0.001               0.000      0.338 f
  normalizer_inst/U12862/CO (FA1D0)                                0.025     0.053      0.391 f
  normalizer_inst/n12656 (net)                  1        0.001               0.000      0.391 f
  normalizer_inst/U12863/CO (FA1D0)                                0.025     0.053      0.444 f
  normalizer_inst/n12660 (net)                  1        0.001               0.000      0.444 f
  normalizer_inst/U12866/CO (FA1D0)                                0.025     0.053      0.497 f
  normalizer_inst/n12666 (net)                  1        0.001               0.000      0.497 f
  normalizer_inst/U12869/CO (FA1D0)                                0.025     0.053      0.550 f
  normalizer_inst/n12670 (net)                  1        0.001               0.000      0.550 f
  normalizer_inst/U12872/CO (FA1D0)                                0.025     0.053      0.603 f
  normalizer_inst/n12674 (net)                  1        0.001               0.000      0.603 f
  normalizer_inst/U12874/CO (FA1D0)                                0.025     0.053      0.655 f
  normalizer_inst/n12678 (net)                  1        0.001               0.000      0.655 f
  normalizer_inst/U12879/CO (FA1D0)                                0.025     0.053      0.708 f
  normalizer_inst/n12684 (net)                  1        0.001               0.000      0.708 f
  normalizer_inst/U12881/CO (FA1D0)                                0.025     0.053      0.761 f
  normalizer_inst/n12688 (net)                  1        0.001               0.000      0.761 f
  normalizer_inst/U12882/CO (FA1D0)                                0.035     0.063      0.824 f
  normalizer_inst/n12691 (net)                  2        0.003               0.000      0.824 f
  normalizer_inst/U943/ZN (AOI22D1)                                0.062     0.035      0.859 r
  normalizer_inst/n598 (net)                    1        0.002               0.000      0.859 r
  normalizer_inst/U1454/ZN (XNR2D1)                                0.020     0.059      0.918 r
  normalizer_inst/n3808 (net)                   1        0.001               0.000      0.918 r
  normalizer_inst/U7792/ZN (NR2D1)                                 0.014     0.010      0.928 f
  normalizer_inst/N453 (net)                    1        0.001               0.000      0.928 f
  normalizer_inst/sum_reg_13_/D (EDFQD4)                           0.014     0.000      0.928 f
  data arrival time                                                                     0.928

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_13_/CP (EDFQD4)                                    0.000      1.000 r
  library setup time                                                        -0.062      0.938
  data required time                                                                    0.938
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.938
  data arrival time                                                                    -0.928
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.010


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.023     0.074      0.074 r
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.074 r
  normalizer_inst/U7079/Z (BUFFD6)                                 0.029     0.036      0.110 r
  normalizer_inst/n9402 (net)                  26        0.023               0.000      0.110 r
  normalizer_inst/U4070/ZN (INVD1)                                 0.014     0.014      0.124 f
  normalizer_inst/n2122 (net)                   2        0.002               0.000      0.124 f
  normalizer_inst/U4069/ZN (CKND2D1)                               0.020     0.015      0.138 r
  normalizer_inst/n2243 (net)                   1        0.001               0.000      0.138 r
  normalizer_inst/U3794/ZN (CKND2D1)                               0.020     0.018      0.156 f
  normalizer_inst/n2242 (net)                   1        0.002               0.000      0.156 f
  normalizer_inst/U4241/ZN (CKND2)                                 0.018     0.015      0.172 r
  normalizer_inst/n2241 (net)                   1        0.005               0.000      0.172 r
  normalizer_inst/U4239/ZN (ND2D4)                                 0.048     0.033      0.205 f
  normalizer_inst/n10703 (net)                 22        0.027               0.000      0.205 f
  normalizer_inst/U1478/ZN (CKND2)                                 0.021     0.018      0.223 r
  normalizer_inst/n609 (net)                    4        0.003               0.000      0.223 r
  normalizer_inst/U1474/ZN (CKND2D0)                               0.021     0.020      0.243 f
  normalizer_inst/n1838 (net)                   1        0.001               0.000      0.243 f
  normalizer_inst/U3675/ZN (NR2XD0)                                0.040     0.031      0.273 r
  normalizer_inst/n1837 (net)                   1        0.002               0.000      0.273 r
  normalizer_inst/U3674/ZN (NR2D2)                                 0.017     0.016      0.289 f
  normalizer_inst/n3932 (net)                   2        0.004               0.000      0.289 f
  normalizer_inst/U1653/ZN (OAI211D2)                              0.042     0.033      0.322 r
  normalizer_inst/n700 (net)                    2        0.004               0.000      0.322 r
  normalizer_inst/U1435/ZN (ND2D3)                                 0.034     0.029      0.351 f
  normalizer_inst/n591 (net)                    9        0.012               0.000      0.351 f
  normalizer_inst/U1429/ZN (CKND2D2)                               0.023     0.023      0.374 r
  normalizer_inst/n1847 (net)                   3        0.003               0.000      0.374 r
  normalizer_inst/U3686/ZN (NR2XD0)                                0.021     0.018      0.392 f
  normalizer_inst/n3785 (net)                   1        0.002               0.000      0.392 f
  normalizer_inst/U7781/ZN (NR2XD1)                                0.017     0.014      0.406 r
  normalizer_inst/n3782 (net)                   1        0.001               0.000      0.406 r
  normalizer_inst/U440/ZN (ND2D1)                                  0.026     0.022      0.428 f
  normalizer_inst/n3898 (net)                   2        0.003               0.000      0.428 f
  normalizer_inst/U1121/ZN (CKND2D2)                               0.025     0.023      0.451 r
  normalizer_inst/n513 (net)                    2        0.004               0.000      0.451 r
  normalizer_inst/U1252/ZN (CKND2D2)                               0.018     0.017      0.468 f
  normalizer_inst/n4389 (net)                   3        0.004               0.000      0.468 f
  normalizer_inst/U5092/ZN (INVD0)                                 0.026     0.021      0.489 r
  normalizer_inst/n7850 (net)                   1        0.002               0.000      0.489 r
  normalizer_inst/U7317/Z (XOR2D0)                                 0.025     0.048      0.537 r
  normalizer_inst/n3270 (net)                   1        0.001               0.000      0.537 r
  normalizer_inst/U1979/ZN (ND3D1)                                 0.039     0.030      0.567 f
  normalizer_inst/n7876 (net)                   3        0.003               0.000      0.567 f
  normalizer_inst/U3876/ZN (CKND2D1)                               0.028     0.025      0.592 r
  normalizer_inst/n2060 (net)                   1        0.002               0.000      0.592 r
  normalizer_inst/U3965/ZN (CKND2)                                 0.015     0.015      0.607 f
  normalizer_inst/n2059 (net)                   1        0.005               0.000      0.607 f
  normalizer_inst/U3284/ZN (ND2D4)                                 0.024     0.017      0.624 r
  normalizer_inst/n1596 (net)                   6        0.011               0.000      0.624 r
  normalizer_inst/U2444/ZN (ND3D1)                                 0.023     0.024      0.648 f
  normalizer_inst/n1105 (net)                   1        0.001               0.000      0.648 f
  normalizer_inst/U2035/ZN (INVD0)                                 0.027     0.022      0.671 r
  normalizer_inst/n877 (net)                    1        0.002               0.000      0.671 r
  normalizer_inst/U2033/ZN (NR2XD1)                                0.025     0.021      0.692 f
  normalizer_inst/n932 (net)                    2        0.005               0.000      0.692 f
  normalizer_inst/U2159/ZN (ND3D3)                                 0.024     0.022      0.714 r
  normalizer_inst/n3672 (net)                   2        0.006               0.000      0.714 r
  normalizer_inst/U2158/ZN (ND2D4)                                 0.034     0.025      0.739 f
  normalizer_inst/n1652 (net)                   9        0.016               0.000      0.739 f
  normalizer_inst/U385/ZN (CKND2D1)                                0.024     0.021      0.760 r
  normalizer_inst/n1170 (net)                   2        0.002               0.000      0.760 r
  normalizer_inst/U2547/ZN (INVD0)                                 0.017     0.017      0.777 f
  normalizer_inst/n1809 (net)                   1        0.002               0.000      0.777 f
  normalizer_inst/U1493/ZN (NR2XD1)                                0.028     0.021      0.797 r
  normalizer_inst/n3987 (net)                   2        0.004               0.000      0.797 r
  normalizer_inst/U363/ZN (ND3D2)                                  0.037     0.031      0.828 f
  normalizer_inst/n1461 (net)                   5        0.005               0.000      0.828 f
  normalizer_inst/U2857/ZN (INVD0)                                 0.030     0.026      0.855 r
  normalizer_inst/n1341 (net)                   1        0.002               0.000      0.855 r
  normalizer_inst/U2856/ZN (CKND2D2)                               0.022     0.017      0.871 f
  normalizer_inst/n4446 (net)                   3        0.003               0.000      0.871 f
  normalizer_inst/U1229/ZN (ND3D1)                                 0.021     0.018      0.889 r
  normalizer_inst/n500 (net)                    1        0.001               0.000      0.889 r
  normalizer_inst/U1228/ZN (ND2D1)                                 0.020     0.019      0.908 f
  normalizer_inst/n499 (net)                    1        0.002               0.000      0.908 f
  normalizer_inst/U1227/ZN (NR2XD1)                                0.028     0.025      0.933 r
  normalizer_inst/n498 (net)                    1        0.004               0.000      0.933 r
  normalizer_inst/U1226/ZN (ND2D3)                                 0.025     0.023      0.957 f
  normalizer_inst/n973 (net)                    2        0.008               0.000      0.957 f
  normalizer_inst/U2214/ZN (CKND2D8)                               0.030     0.024      0.981 r
  normalizer_inst/n4520 (net)                  20        0.022               0.000      0.981 r
  normalizer_inst/U2190/ZN (INVD1)                                 0.012     0.012      0.993 f
  normalizer_inst/n957 (net)                    1        0.001               0.000      0.993 f
  normalizer_inst/U2191/ZN (CKND2D1)                               0.025     0.017      1.009 r
  normalizer_inst/n2674 (net)                   1        0.002               0.000      1.009 r
  normalizer_inst/U4867/ZN (NR2XD1)                                0.018     0.015      1.025 f
  normalizer_inst/n2673 (net)                   1        0.002               0.000      1.025 f
  normalizer_inst/U3490/ZN (ND2D2)                                 0.015     0.013      1.037 r
  normalizer_inst/n1721 (net)                   1        0.002               0.000      1.037 r
  normalizer_inst/U3487/ZN (ND2D2)                                 0.016     0.014      1.051 f
  normalizer_inst/n1717 (net)                   1        0.003               0.000      1.051 f
  normalizer_inst/U1148/ZN (CKND2D3)                               0.035     0.023      1.074 r
  normalizer_inst/n461 (net)                    7        0.010               0.000      1.074 r
  normalizer_inst/U1143/ZN (NR2XD1)                                0.028     0.020      1.094 f
  normalizer_inst/n8178 (net)                   2        0.003               0.000      1.094 f
  normalizer_inst/U2012/ZN (NR2D2)                                 0.031     0.027      1.121 r
  normalizer_inst/n1129 (net)                   2        0.003               0.000      1.121 r
  normalizer_inst/U1616/ZN (NR2XD0)                                0.026     0.023      1.144 f
  normalizer_inst/n8244 (net)                   2        0.002               0.000      1.144 f
  normalizer_inst/U234/ZN (OAI21D0)                                0.057     0.040      1.184 r
  normalizer_inst/n1150 (net)                   1        0.002               0.000      1.184 r
  normalizer_inst/U2508/Z (CKXOR2D0)                               0.034     0.065      1.249 f
  normalizer_inst/n2319 (net)                   1        0.002               0.000      1.249 f
  normalizer_inst/U2171/ZN (CKND2D2)                               0.025     0.024      1.273 r
  normalizer_inst/n940 (net)                    1        0.004               0.000      1.273 r
  normalizer_inst/U2170/ZN (ND3D3)                                 0.040     0.034      1.307 f
  normalizer_inst/n1143 (net)                   7        0.009               0.000      1.307 f
  normalizer_inst/U2458/ZN (NR2XD0)                                0.048     0.036      1.343 r
  normalizer_inst/n8281 (net)                   3        0.003               0.000      1.343 r
  normalizer_inst/U220/ZN (NR2XD0)                                 0.028     0.028      1.370 f
  normalizer_inst/n8420 (net)                   2        0.002               0.000      1.370 f
  normalizer_inst/U765/ZN (INVD1)                                  0.021     0.019      1.390 r
  normalizer_inst/n337 (net)                    2        0.003               0.000      1.390 r
  normalizer_inst/U2473/ZN (NR2XD1)                                0.014     0.012      1.402 f
  normalizer_inst/n1125 (net)                   1        0.001               0.000      1.402 f
  normalizer_inst/U2470/ZN (CKND2D1)                               0.025     0.018      1.419 r
  normalizer_inst/n1122 (net)                   1        0.002               0.000      1.419 r
  normalizer_inst/U2463/ZN (CKND2D2)                               0.024     0.019      1.438 f
  normalizer_inst/n1588 (net)                   4        0.005               0.000      1.438 f
  normalizer_inst/U2554/ZN (ND2D2)                                 0.019     0.016      1.454 r
  normalizer_inst/n1175 (net)                   1        0.004               0.000      1.454 r
  normalizer_inst/U744/ZN (ND2D3)                                  0.022     0.019      1.473 f
  normalizer_inst/n1945 (net)                   4        0.007               0.000      1.473 f
  normalizer_inst/U741/ZN (INVD4)                                  0.029     0.023      1.496 r
  normalizer_inst/n2630 (net)                   5        0.017               0.000      1.496 r
  normalizer_inst/U2855/ZN (ND2D4)                                 0.025     0.022      1.518 f
  normalizer_inst/n1340 (net)                   5        0.012               0.000      1.518 f
  normalizer_inst/U2124/ZN (INVD6)                                 0.019     0.018      1.536 r
  normalizer_inst/n919 (net)                    8        0.014               0.000      1.536 r
  normalizer_inst/U2119/ZN (ND2D2)                                 0.023     0.019      1.555 f
  normalizer_inst/n1849 (net)                   2        0.005               0.000      1.555 f
  normalizer_inst/U2352/ZN (CKND2D2)                               0.023     0.019      1.574 r
  normalizer_inst/n1551 (net)                   2        0.004               0.000      1.574 r
  normalizer_inst/U2864/ZN (NR2D2)                                 0.021     0.012      1.585 f
  normalizer_inst/n8494 (net)                   2        0.003               0.000      1.585 f
  normalizer_inst/U2861/ZN (OAI21D2)                               0.035     0.026      1.612 r
  normalizer_inst/n8532 (net)                   3        0.003               0.000      1.612 r
  normalizer_inst/U83/ZN (ND2D1)                                   0.024     0.022      1.634 f
  normalizer_inst/n477 (net)                    1        0.002               0.000      1.634 f
  normalizer_inst/U1190/ZN (ND2D2)                                 0.014     0.014      1.648 r
  normalizer_inst/n475 (net)                    1        0.002               0.000      1.648 r
  normalizer_inst/U1184/ZN (ND3D2)                                 0.032     0.022      1.670 f
  normalizer_inst/n473 (net)                    1        0.004               0.000      1.670 f
  normalizer_inst/U1180/ZN (ND3D3)                                 0.030     0.023      1.693 r
  normalizer_inst/n4358 (net)                   5        0.009               0.000      1.693 r
  normalizer_inst/U8144/ZN (ND2D3)                                 0.027     0.023      1.716 f
  normalizer_inst/n4987 (net)                   1        0.009               0.000      1.716 f
  normalizer_inst/U8527/ZN (ND2D8)                                 0.029     0.024      1.740 r
  normalizer_inst/n8608 (net)                  12        0.029               0.000      1.740 r
  normalizer_inst/U8153/ZN (CKND4)                                 0.015     0.015      1.755 f
  normalizer_inst/n4347 (net)                   1        0.008               0.000      1.755 f
  normalizer_inst/U8152/ZN (NR2D8)                                 0.047     0.031      1.786 r
  normalizer_inst/n12745 (net)                 12        0.025               0.000      1.786 r
  normalizer_inst/U3454/ZN (CKND2D2)                               0.020     0.017      1.803 f
  normalizer_inst/n4038 (net)                   2        0.002               0.000      1.803 f
  normalizer_inst/U45/ZN (ND2D1)                                   0.034     0.024      1.827 r
  normalizer_inst/n4526 (net)                   3        0.004               0.000      1.827 r
  normalizer_inst/U1466/ZN (INVD1)                                 0.013     0.012      1.839 f
  normalizer_inst/n606 (net)                    1        0.001               0.000      1.839 f
  normalizer_inst/U35/ZN (CKND2D1)                                 0.031     0.020      1.859 r
  normalizer_inst/n605 (net)                    1        0.003               0.000      1.859 r
  normalizer_inst/U1465/ZN (ND2D2)                                 0.018     0.019      1.878 f
  normalizer_inst/n4351 (net)                   2        0.004               0.000      1.878 f
  normalizer_inst/U1464/ZN (NR2XD1)                                0.016     0.014      1.892 r
  normalizer_inst/n4350 (net)                   1        0.001               0.000      1.892 r
  normalizer_inst/U4/ZN (IOA21D1)                                  0.021     0.017      1.909 f
  normalizer_inst/n3929 (net)                   1        0.002               0.000      1.909 f
  normalizer_inst/U7850/ZN (CKND2D2)                               0.020     0.016      1.925 r
  normalizer_inst/n3927 (net)                   1        0.002               0.000      1.925 r
  normalizer_inst/U7845/ZN (OAI211D2)                              0.032     0.023      1.948 f
  normalizer_inst/n8688 (net)                   1        0.002               0.000      1.948 f
  normalizer_inst/U8086/ZN (ND2D2)                                 0.019     0.018      1.966 r
  normalizer_inst/n13118 (net)                  2        0.004               0.000      1.966 r
  normalizer_inst/div_out_1_reg_0__1_/D (DFQD1)                    0.019     0.000      1.966 r
  data arrival time                                                                     1.966

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.018      1.982
  data required time                                                                    1.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.982
  data arrival time                                                                    -1.966
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.015


  Startpoint: normalizer_inst/sum_reg_4_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_4_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_4_/Q (EDFQD4)                            0.043     0.094      0.094 f
  normalizer_inst/sum[4] (net)                 27        0.041               0.000      0.094 f
  normalizer_inst/U1089/ZN (NR2D2)                                 0.028     0.028      0.122 r
  normalizer_inst/n1382 (net)                   3        0.003               0.000      0.122 r
  normalizer_inst/U477/ZN (CKND2D1)                                0.039     0.031      0.153 f
  normalizer_inst/n4531 (net)                   2        0.005               0.000      0.153 f
  normalizer_inst/U2842/ZN (NR2XD1)                                0.025     0.021      0.173 r
  normalizer_inst/n1333 (net)                   1        0.002               0.000      0.173 r
  normalizer_inst/U2743/ZN (CKND2D2)                               0.016     0.017      0.191 f
  normalizer_inst/n1383 (net)                   2        0.003               0.000      0.191 f
  normalizer_inst/U460/ZN (NR2D1)                                  0.064     0.041      0.232 r
  normalizer_inst/n5284 (net)                   4        0.005               0.000      0.232 r
  normalizer_inst/U3009/ZN (NR2XD1)                                0.024     0.022      0.254 f
  normalizer_inst/n1423 (net)                   1        0.002               0.000      0.254 f
  normalizer_inst/U451/ZN (ND3D2)                                  0.035     0.026      0.280 r
  normalizer_inst/n3588 (net)                   5        0.008               0.000      0.280 r
  normalizer_inst/U3016/ZN (CKND2)                                 0.013     0.012      0.291 f
  normalizer_inst/n1428 (net)                   1        0.002               0.000      0.291 f
  normalizer_inst/U3015/ZN (CKND2D2)                               0.029     0.020      0.311 r
  normalizer_inst/n4508 (net)                   2        0.005               0.000      0.311 r
  normalizer_inst/U2927/ZN (CKND2D3)                               0.025     0.023      0.333 f
  normalizer_inst/n4489 (net)                   4        0.008               0.000      0.333 f
  normalizer_inst/U2878/ZN (NR2D2)                                 0.027     0.024      0.357 r
  normalizer_inst/n1351 (net)                   2        0.002               0.000      0.357 r
  normalizer_inst/U2875/ZN (INVD1)                                 0.014     0.015      0.372 f
  normalizer_inst/n1348 (net)                   1        0.003               0.000      0.372 f
  normalizer_inst/U2874/ZN (ND3D2)                                 0.039     0.027      0.399 r
  normalizer_inst/n1347 (net)                   1        0.009               0.000      0.399 r
  normalizer_inst/U2873/ZN (ND2D8)                                 0.028     0.026      0.425 f
  normalizer_inst/n4505 (net)                  18        0.022               0.000      0.425 f
  normalizer_inst/U4300/ZN (INVD0)                                 0.020     0.020      0.444 r
  normalizer_inst/n2283 (net)                   1        0.001               0.000      0.444 r
  normalizer_inst/U4299/ZN (CKND2D1)                               0.017     0.016      0.460 f
  normalizer_inst/n2282 (net)                   2        0.002               0.000      0.460 f
  normalizer_inst/U665/Z (CKAN2D0)                                 0.016     0.034      0.494 f
  normalizer_inst/n308 (net)                    1        0.001               0.000      0.494 f
  normalizer_inst/U8949/ZN (OAI21D0)                               0.047     0.033      0.527 r
  normalizer_inst/n5431 (net)                   1        0.001               0.000      0.527 r
  normalizer_inst/U8955/ZN (ND2D1)                                 0.032     0.029      0.555 f
  normalizer_inst/n5460 (net)                   2        0.003               0.000      0.555 f
  normalizer_inst/U4392/ZN (CKND2D1)                               0.037     0.030      0.585 r
  normalizer_inst/n2387 (net)                   2        0.003               0.000      0.585 r
  normalizer_inst/U4446/ZN (ND3D1)                                 0.034     0.031      0.616 f
  normalizer_inst/n3657 (net)                   1        0.002               0.000      0.616 f
  normalizer_inst/U7679/ZN (CKND2D2)                               0.030     0.025      0.642 r
  normalizer_inst/n5537 (net)                   3        0.006               0.000      0.642 r
  normalizer_inst/U4325/ZN (ND2D3)                                 0.034     0.028      0.670 f
  normalizer_inst/n4294 (net)                  11        0.013               0.000      0.670 f
  normalizer_inst/U5574/ZN (CKND2D0)                               0.042     0.028      0.698 r
  normalizer_inst/n5633 (net)                   2        0.002               0.000      0.698 r
  normalizer_inst/U891/ZN (INVD0)                                  0.024     0.022      0.720 f
  normalizer_inst/n4109 (net)                   1        0.002               0.000      0.720 f
  normalizer_inst/U7938/ZN (AOI21D2)                               0.042     0.037      0.757 r
  normalizer_inst/n5651 (net)                   2        0.003               0.000      0.757 r
  normalizer_inst/U2913/ZN (OAI21D2)                               0.035     0.022      0.779 f
  normalizer_inst/n5664 (net)                   2        0.003               0.000      0.779 f
  normalizer_inst/U349/ZN (AOI21D2)                                0.044     0.031      0.811 r
  normalizer_inst/n5774 (net)                   3        0.004               0.000      0.811 r
  normalizer_inst/U336/ZN (INVD1)                                  0.017     0.015      0.826 f
  normalizer_inst/n1370 (net)                   1        0.002               0.000      0.826 f
  normalizer_inst/U2911/ZN (CKND2D2)                               0.020     0.015      0.841 r
  normalizer_inst/n1366 (net)                   1        0.003               0.000      0.841 r
  normalizer_inst/U2910/ZN (ND2D2)                                 0.024     0.020      0.861 f
  normalizer_inst/n1365 (net)                   1        0.005               0.000      0.861 f
  normalizer_inst/U2909/ZN (ND3D4)                                 0.032     0.026      0.887 r
  normalizer_inst/n5590 (net)                   5        0.013               0.000      0.887 r
  normalizer_inst/U1574/ZN (ND2D2)                                 0.017     0.018      0.905 f
  normalizer_inst/n13114 (net)                  2        0.003               0.000      0.905 f
  normalizer_inst/U1573/ZN (CKND2D2)                               0.042     0.028      0.933 r
  normalizer_inst/n2593 (net)                   8        0.009               0.000      0.933 r
  normalizer_inst/U4566/ZN (INVD1)                                 0.017     0.016      0.948 f
  normalizer_inst/n5700 (net)                   2        0.002               0.000      0.948 f
  normalizer_inst/U9085/ZN (CKND2D0)                               0.030     0.021      0.970 r
  normalizer_inst/n5701 (net)                   1        0.001               0.000      0.970 r
  normalizer_inst/U1661/Z (AN2XD1)                                 0.035     0.042      1.012 r
  normalizer_inst/n703 (net)                    1        0.005               0.000      1.012 r
  normalizer_inst/U1660/ZN (ND2D4)                                 0.031     0.028      1.040 f
  normalizer_inst/n2468 (net)                  15        0.015               0.000      1.040 f
  normalizer_inst/U3990/ZN (CKND2D0)                               0.048     0.035      1.074 r
  normalizer_inst/n6281 (net)                   3        0.003               0.000      1.074 r
  normalizer_inst/U3989/ZN (OAI21D1)                               0.026     0.024      1.098 f
  normalizer_inst/n6349 (net)                   2        0.002               0.000      1.098 f
  normalizer_inst/U3988/ZN (CKND2D0)                               0.024     0.022      1.120 r
  normalizer_inst/n5843 (net)                   1        0.001               0.000      1.120 r
  normalizer_inst/U4387/ZN (ND2D0)                                 0.032     0.026      1.147 f
  normalizer_inst/n2353 (net)                   1        0.002               0.000      1.147 f
  normalizer_inst/U2270/ZN (NR2XD1)                                0.021     0.024      1.170 r
  normalizer_inst/n990 (net)                    1        0.002               0.000      1.170 r
  normalizer_inst/U807/ZN (ND2D2)                                  0.024     0.020      1.191 f
  normalizer_inst/n3590 (net)                   2        0.006               0.000      1.191 f
  normalizer_inst/U2965/ZN (ND3D3)                                 0.032     0.023      1.214 r
  normalizer_inst/n4762 (net)                   3        0.007               0.000      1.214 r
  normalizer_inst/U2966/ZN (CKND2)                                 0.015     0.014      1.228 f
  normalizer_inst/n2463 (net)                   1        0.003               0.000      1.228 f
  normalizer_inst/U4560/ZN (NR2D3)                                 0.057     0.039      1.267 r
  normalizer_inst/n6369 (net)                  12        0.012               0.000      1.267 r
  normalizer_inst/U8252/ZN (CKND2D0)                               0.026     0.023      1.290 f
  normalizer_inst/n4485 (net)                   1        0.001               0.000      1.290 f
  normalizer_inst/U8251/ZN (CKND2D0)                               0.044     0.032      1.322 r
  normalizer_inst/n4749 (net)                   1        0.002               0.000      1.322 r
  normalizer_inst/U6975/Z (OR2D4)                                  0.028     0.047      1.370 r
  normalizer_inst/n2951 (net)                  15        0.014               0.000      1.370 r
  normalizer_inst/U182/ZN (NR2XD0)                                 0.028     0.019      1.388 f
  normalizer_inst/n11104 (net)                  2        0.002               0.000      1.388 f
  normalizer_inst/U786/ZN (INVD0)                                  0.029     0.024      1.413 r
  normalizer_inst/n348 (net)                    2        0.002               0.000      1.413 r
  normalizer_inst/U7929/ZN (CKND2D1)                               0.015     0.016      1.428 f
  normalizer_inst/n4086 (net)                   1        0.001               0.000      1.428 f
  normalizer_inst/U7928/ZN (INVD0)                                 0.020     0.016      1.445 r
  normalizer_inst/n4085 (net)                   1        0.001               0.000      1.445 r
  normalizer_inst/U6508/ZN (CKND2D1)                               0.016     0.015      1.459 f
  normalizer_inst/n3739 (net)                   1        0.001               0.000      1.459 f
  normalizer_inst/U754/ZN (ND2D1)                                  0.020     0.017      1.476 r
  normalizer_inst/n3738 (net)                   2        0.002               0.000      1.476 r
  normalizer_inst/U748/ZN (CKND2D1)                                0.021     0.018      1.495 f
  normalizer_inst/n714 (net)                    1        0.002               0.000      1.495 f
  normalizer_inst/U1688/ZN (ND2D2)                                 0.023     0.018      1.513 r
  normalizer_inst/n2382 (net)                   5        0.005               0.000      1.513 r
  normalizer_inst/U1687/ZN (ND2D2)                                 0.021     0.018      1.531 f
  normalizer_inst/n3737 (net)                   1        0.004               0.000      1.531 f
  normalizer_inst/U1579/ZN (CKND2D4)                               0.023     0.018      1.549 r
  normalizer_inst/n661 (net)                    4        0.007               0.000      1.549 r
  normalizer_inst/U1576/ZN (ND2D2)                                 0.014     0.015      1.564 f
  normalizer_inst/n838 (net)                    1        0.002               0.000      1.564 f
  normalizer_inst/U1967/ZN (CKND2D2)                               0.026     0.018      1.581 r
  normalizer_inst/n837 (net)                    1        0.004               0.000      1.581 r
  normalizer_inst/U1964/ZN (CKND2D4)                               0.026     0.022      1.604 f
  normalizer_inst/n4111 (net)                   3        0.013               0.000      1.604 f
  normalizer_inst/U7625/ZN (CKND2D2)                               0.024     0.020      1.623 r
  normalizer_inst/n4214 (net)                   3        0.004               0.000      1.623 r
  normalizer_inst/U4463/ZN (CKND2)                                 0.024     0.020      1.644 f
  normalizer_inst/n2389 (net)                  11        0.009               0.000      1.644 f
  normalizer_inst/U4457/ZN (ND2D1)                                 0.029     0.022      1.666 r
  normalizer_inst/n12795 (net)                  3        0.004               0.000      1.666 r
  normalizer_inst/U725/ZN (CKND2D2)                                0.015     0.014      1.681 f
  normalizer_inst/n11015 (net)                  1        0.002               0.000      1.681 f
  normalizer_inst/U11967/ZN (NR3D1)                                0.039     0.034      1.715 r
  normalizer_inst/n11019 (net)                  1        0.002               0.000      1.715 r
  normalizer_inst/U7689/ZN (ND3D2)                                 0.066     0.050      1.765 f
  normalizer_inst/n4246 (net)                  12        0.011               0.000      1.765 f
  normalizer_inst/U29/ZN (NR2XD0)                                  0.038     0.032      1.796 r
  normalizer_inst/n3668 (net)                   2        0.002               0.000      1.796 r
  normalizer_inst/U7686/ZN (OAI21D0)                               0.025     0.023      1.819 f
  normalizer_inst/n3663 (net)                   1        0.001               0.000      1.819 f
  normalizer_inst/U7685/ZN (AOI21D0)                               0.053     0.045      1.864 r
  normalizer_inst/n11188 (net)                  1        0.001               0.000      1.864 r
  normalizer_inst/U12067/ZN (OAI21D1)                              0.029     0.026      1.890 f
  normalizer_inst/n11631 (net)                  1        0.002               0.000      1.890 f
  normalizer_inst/U12278/ZN (AOI21D2)                              0.044     0.029      1.920 r
  normalizer_inst/n12891 (net)                  2        0.004               0.000      1.920 r
  normalizer_inst/U12279/ZN (INVD2)                                0.019     0.018      1.937 f
  normalizer_inst/N473 (net)                    4        0.006               0.000      1.937 f
  normalizer_inst/U12963/ZN (OAI21D1)                              0.029     0.025      1.962 r
  normalizer_inst/N472 (net)                    1        0.001               0.000      1.962 r
  normalizer_inst/div_out_1_reg_1__1_/D (DFQD1)                    0.029     0.000      1.962 r
  data arrival time                                                                     1.962

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.962
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.018


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.023     0.074      0.074 r
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.074 r
  normalizer_inst/U7079/Z (BUFFD6)                                 0.029     0.036      0.110 r
  normalizer_inst/n9402 (net)                  26        0.023               0.000      0.110 r
  normalizer_inst/U4070/ZN (INVD1)                                 0.014     0.014      0.124 f
  normalizer_inst/n2122 (net)                   2        0.002               0.000      0.124 f
  normalizer_inst/U4069/ZN (CKND2D1)                               0.020     0.015      0.138 r
  normalizer_inst/n2243 (net)                   1        0.001               0.000      0.138 r
  normalizer_inst/U3794/ZN (CKND2D1)                               0.020     0.018      0.156 f
  normalizer_inst/n2242 (net)                   1        0.002               0.000      0.156 f
  normalizer_inst/U4241/ZN (CKND2)                                 0.018     0.015      0.172 r
  normalizer_inst/n2241 (net)                   1        0.005               0.000      0.172 r
  normalizer_inst/U4239/ZN (ND2D4)                                 0.048     0.033      0.205 f
  normalizer_inst/n10703 (net)                 22        0.027               0.000      0.205 f
  normalizer_inst/U4238/ZN (AOI21D1)                               0.034     0.030      0.235 r
  normalizer_inst/n2239 (net)                   1        0.001               0.000      0.235 r
  normalizer_inst/U4237/ZN (INR2XD0)                               0.051     0.052      0.287 r
  normalizer_inst/n3305 (net)                   2        0.003               0.000      0.287 r
  normalizer_inst/U4245/ZN (ND3D1)                                 0.030     0.027      0.314 f
  normalizer_inst/n2248 (net)                   1        0.001               0.000      0.314 f
  normalizer_inst/U430/ZN (CKND2D1)                                0.025     0.022      0.336 r
  normalizer_inst/n2246 (net)                   1        0.002               0.000      0.336 r
  normalizer_inst/U4243/ZN (NR2XD1)                                0.017     0.018      0.354 f
  normalizer_inst/n2245 (net)                   1        0.002               0.000      0.354 f
  normalizer_inst/U418/ZN (ND2D2)                                  0.036     0.023      0.377 r
  normalizer_inst/n6552 (net)                   9        0.009               0.000      0.377 r
  normalizer_inst/U504/Z (OA21D1)                                  0.032     0.042      0.418 r
  normalizer_inst/n6648 (net)                   4        0.004               0.000      0.418 r
  normalizer_inst/U653/Z (CKAN2D0)                                 0.030     0.045      0.463 r
  normalizer_inst/n297 (net)                    1        0.002               0.000      0.463 r
  normalizer_inst/U7329/ZN (NR3D1)                                 0.025     0.017      0.480 f
  normalizer_inst/n3284 (net)                   1        0.002               0.000      0.480 f
  normalizer_inst/U7328/ZN (ND2D2)                                 0.022     0.018      0.499 r
  normalizer_inst/n3283 (net)                   1        0.005               0.000      0.499 r
  normalizer_inst/U5185/ZN (ND3D4)                                 0.038     0.031      0.530 f
  normalizer_inst/n6633 (net)                   6        0.011               0.000      0.530 f
  normalizer_inst/U8285/ZN (ND2D2)                                 0.019     0.019      0.549 r
  normalizer_inst/n4870 (net)                   1        0.002               0.000      0.549 r
  normalizer_inst/U8470/ZN (INVD2)                                 0.016     0.015      0.564 f
  normalizer_inst/n6684 (net)                   8        0.008               0.000      0.564 f
  normalizer_inst/U9628/ZN (CKND2D0)                               0.029     0.020      0.584 r
  normalizer_inst/n6619 (net)                   1        0.001               0.000      0.584 r
  normalizer_inst/U4169/ZN (CKND2D1)                               0.024     0.021      0.605 f
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.605 f
  normalizer_inst/U7906/ZN (OAI21D2)                               0.045     0.033      0.638 r
  normalizer_inst/n4045 (net)                   1        0.005               0.000      0.638 r
  normalizer_inst/U7905/ZN (ND2D4)                                 0.038     0.034      0.672 f
  normalizer_inst/n6782 (net)                  18        0.020               0.000      0.672 f
  normalizer_inst/U9715/ZN (NR2D1)                                 0.042     0.033      0.705 r
  normalizer_inst/n6733 (net)                   3        0.002               0.000      0.705 r
  normalizer_inst/U332/ZN (IAO21D1)                                0.039     0.048      0.753 r
  normalizer_inst/n3242 (net)                   1        0.002               0.000      0.753 r
  normalizer_inst/U7297/ZN (ND2D2)                                 0.026     0.023      0.776 f
  normalizer_inst/n6938 (net)                   4        0.005               0.000      0.776 f
  normalizer_inst/U7920/ZN (ND3D2)                                 0.021     0.016      0.792 r
  normalizer_inst/n4305 (net)                   1        0.002               0.000      0.792 r
  normalizer_inst/U4186/ZN (ND3D2)                                 0.044     0.031      0.823 f
  normalizer_inst/n6990 (net)                   4        0.007               0.000      0.823 f
  normalizer_inst/U4185/ZN (NR2D2)                                 0.040     0.036      0.859 r
  normalizer_inst/n4581 (net)                   3        0.005               0.000      0.859 r
  normalizer_inst/U1380/ZN (NR2D2)                                 0.016     0.013      0.871 f
  normalizer_inst/n571 (net)                    2        0.002               0.000      0.871 f
  normalizer_inst/U1378/ZN (ND2D1)                                 0.024     0.018      0.889 r
  normalizer_inst/n2309 (net)                   1        0.003               0.000      0.889 r
  normalizer_inst/U1798/ZN (ND2D2)                                 0.023     0.022      0.911 f
  normalizer_inst/n13109 (net)                  2        0.005               0.000      0.911 f
  normalizer_inst/U1797/ZN (NR2D4)                                 0.049     0.034      0.945 r
  normalizer_inst/n7064 (net)                  11        0.013               0.000      0.945 r
  normalizer_inst/U4345/ZN (ND2D1)                                 0.034     0.030      0.975 f
  normalizer_inst/n2310 (net)                   1        0.004               0.000      0.975 f
  normalizer_inst/U258/ZN (ND3D3)                                  0.044     0.035      1.010 r
  normalizer_inst/n4537 (net)                  15        0.016               0.000      1.010 r
  normalizer_inst/U250/ZN (INVD1)                                  0.018     0.016      1.026 f
  normalizer_inst/n4070 (net)                   1        0.002               0.000      1.026 f
  normalizer_inst/U851/ZN (INR2D2)                                 0.029     0.020      1.046 r
  normalizer_inst/n7560 (net)                   3        0.002               0.000      1.046 r
  normalizer_inst/U241/ZN (INVD0)                                  0.015     0.015      1.062 f
  normalizer_inst/n1978 (net)                   1        0.001               0.000      1.062 f
  normalizer_inst/U3855/ZN (OAI21D1)                               0.048     0.034      1.096 r
  normalizer_inst/n7623 (net)                   3        0.003               0.000      1.096 r
  normalizer_inst/U3857/ZN (AOI21D1)                               0.023     0.020      1.116 f
  normalizer_inst/n7069 (net)                   1        0.001               0.000      1.116 f
  normalizer_inst/U837/ZN (OAI21D1)                                0.042     0.023      1.139 r
  normalizer_inst/n7511 (net)                   3        0.002               0.000      1.139 r
  normalizer_inst/U831/ZN (ND2D0)                                  0.037     0.032      1.171 f
  normalizer_inst/n1504 (net)                   1        0.002               0.000      1.171 f
  normalizer_inst/U3161/ZN (AOI21D2)                               0.043     0.034      1.205 r
  normalizer_inst/n1502 (net)                   1        0.004               0.000      1.205 r
  normalizer_inst/U3158/ZN (ND2D3)                                 0.028     0.025      1.230 f
  normalizer_inst/n1499 (net)                   1        0.009               0.000      1.230 f
  normalizer_inst/U3151/ZN (ND2D8)                                 0.034     0.027      1.257 r
  normalizer_inst/n13106 (net)                 10        0.036               0.000      1.257 r
  normalizer_inst/U8123/ZN (NR2D4)                                 0.027     0.020      1.277 f
  normalizer_inst/n7582 (net)                  12        0.017               0.000      1.277 f
  normalizer_inst/U1420/ZN (AOI22D1)                               0.052     0.043      1.321 r
  normalizer_inst/n587 (net)                    1        0.002               0.000      1.321 r
  normalizer_inst/U1417/ZN (ND3D2)                                 0.031     0.027      1.348 f
  normalizer_inst/n7354 (net)                   2        0.003               0.000      1.348 f
  normalizer_inst/U10078/ZN (NR2D0)                                0.043     0.034      1.382 r
  normalizer_inst/n7350 (net)                   1        0.001               0.000      1.382 r
  normalizer_inst/U10086/ZN (ND3D1)                                0.036     0.031      1.412 f
  normalizer_inst/n9879 (net)                   3        0.002               0.000      1.412 f
  normalizer_inst/U7922/ZN (CKND2D0)                               0.030     0.027      1.439 r
  normalizer_inst/n4073 (net)                   1        0.001               0.000      1.439 r
  normalizer_inst/U783/ZN (CKND2D1)                                0.026     0.023      1.462 f
  normalizer_inst/n9816 (net)                   3        0.003               0.000      1.462 f
  normalizer_inst/U5894/ZN (AOI21D1)                               0.045     0.029      1.491 r
  normalizer_inst/n3391 (net)                   1        0.002               0.000      1.491 r
  normalizer_inst/U7326/ZN (CKND2D2)                               0.025     0.025      1.516 f
  normalizer_inst/n4075 (net)                   4        0.005               0.000      1.516 f
  normalizer_inst/U7324/ZN (ND2D2)                                 0.017     0.016      1.532 r
  normalizer_inst/n3281 (net)                   1        0.003               0.000      1.532 r
  normalizer_inst/U1864/ZN (CKND2D3)                               0.025     0.019      1.550 f
  normalizer_inst/n7693 (net)                   5        0.007               0.000      1.550 f
  normalizer_inst/U759/ZN (CKND2)                                  0.022     0.019      1.569 r
  normalizer_inst/n335 (net)                    3        0.006               0.000      1.569 r
  normalizer_inst/U1861/ZN (ND2D1)                                 0.045     0.033      1.602 f
  normalizer_inst/n9370 (net)                   2        0.006               0.000      1.602 f
  normalizer_inst/U1860/ZN (INVD1)                                 0.036     0.031      1.633 r
  normalizer_inst/n9366 (net)                   1        0.005               0.000      1.633 r
  normalizer_inst/U2516/ZN (ND2D4)                                 0.022     0.022      1.656 f
  normalizer_inst/n1151 (net)                   6        0.009               0.000      1.656 f
  normalizer_inst/U2513/ZN (CKND4)                                 0.018     0.016      1.672 r
  normalizer_inst/n9925 (net)                   8        0.009               0.000      1.672 r
  normalizer_inst/U2512/ZN (CKND2D0)                               0.023     0.019      1.691 f
  normalizer_inst/n9866 (net)                   1        0.001               0.000      1.691 f
  normalizer_inst/U8437/ZN (CKND2D1)                               0.037     0.028      1.719 r
  normalizer_inst/n10669 (net)                  3        0.003               0.000      1.719 r
  normalizer_inst/U11342/ZN (INVD0)                                0.019     0.019      1.737 f
  normalizer_inst/n10625 (net)                  2        0.002               0.000      1.737 f
  normalizer_inst/U5785/ZN (CKND2D0)                               0.028     0.021      1.759 r
  normalizer_inst/n3577 (net)                   1        0.001               0.000      1.759 r
  normalizer_inst/U3241/ZN (NR2XD0)                                0.020     0.019      1.778 f
  normalizer_inst/n10645 (net)                  2        0.002               0.000      1.778 f
  normalizer_inst/U1062/ZN (INVD0)                                 0.021     0.018      1.796 r
  normalizer_inst/n426 (net)                    1        0.001               0.000      1.796 r
  normalizer_inst/U1061/ZN (ND3D1)                                 0.027     0.025      1.820 f
  normalizer_inst/n425 (net)                    1        0.001               0.000      1.820 f
  normalizer_inst/U1057/ZN (NR2XD0)                                0.035     0.027      1.847 r
  normalizer_inst/n10642 (net)                  2        0.002               0.000      1.847 r
  normalizer_inst/U11697/ZN (ND3D1)                                0.034     0.027      1.874 f
  normalizer_inst/n10658 (net)                  1        0.001               0.000      1.874 f
  normalizer_inst/U11705/ZN (ND3D1)                                0.022     0.019      1.892 r
  normalizer_inst/n10659 (net)                  1        0.001               0.000      1.892 r
  normalizer_inst/U8479/ZN (NR2XD0)                                0.025     0.020      1.913 f
  normalizer_inst/n4891 (net)                   1        0.002               0.000      1.913 f
  normalizer_inst/U1362/ZN (OAI211D2)                              0.036     0.031      1.943 r
  normalizer_inst/n13117 (net)                  2        0.003               0.000      1.943 r
  normalizer_inst/div_out_2_reg_0__1_/D (DFQD1)                    0.036     0.000      1.943 r
  data arrival time                                                                     1.943

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.022      1.978
  data required time                                                                    1.978
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.978
  data arrival time                                                                    -1.943
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.035


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.019     0.077      0.077 f
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.077 f
  normalizer_inst/U5107/Z (BUFFD8)                                 0.023     0.036      0.113 f
  normalizer_inst/n9403 (net)                  18        0.032               0.000      0.113 f
  normalizer_inst/U492/ZN (INVD2)                                  0.020     0.018      0.131 r
  normalizer_inst/n2422 (net)                   2        0.005               0.000      0.131 r
  normalizer_inst/U2400/ZN (CKND2D4)                               0.021     0.020      0.150 f
  normalizer_inst/n1071 (net)                   2        0.010               0.000      0.150 f
  normalizer_inst/U2398/ZN (ND2D8)                                 0.022     0.019      0.169 r
  normalizer_inst/n8330 (net)                   8        0.019               0.000      0.169 r
  normalizer_inst/U5054/ZN (CKND12)                                0.035     0.027      0.196 f
  normalizer_inst/n10282 (net)                 66        0.084               0.000      0.196 f
  normalizer_inst/U5993/ZN (NR2D0)                                 0.078     0.054      0.250 r
  normalizer_inst/n8748 (net)                   2        0.003               0.000      0.250 r
  normalizer_inst/U4484/ZN (NR2XD0)                                0.028     0.024      0.274 f
  normalizer_inst/n2404 (net)                   1        0.001               0.000      0.274 f
  normalizer_inst/U4483/ZN (ND3D1)                                 0.026     0.023      0.297 r
  normalizer_inst/n2403 (net)                   1        0.002               0.000      0.297 r
  normalizer_inst/U1717/ZN (ND2D2)                                 0.026     0.022      0.320 f
  normalizer_inst/n4616 (net)                   5        0.006               0.000      0.320 f
  normalizer_inst/U1716/ZN (CKND2)                                 0.026     0.021      0.341 r
  normalizer_inst/n8780 (net)                   4        0.008               0.000      0.341 r
  normalizer_inst/U443/ZN (CKND2D1)                                0.018     0.017      0.358 f
  normalizer_inst/n3509 (net)                   2        0.002               0.000      0.358 f
  normalizer_inst/U3612/ZN (INVD0)                                 0.047     0.032      0.390 r
  normalizer_inst/n1789 (net)                   1        0.004               0.000      0.390 r
  normalizer_inst/U3611/ZN (NR2XD2)                                0.020     0.022      0.411 f
  normalizer_inst/n1788 (net)                   1        0.004               0.000      0.411 f
  normalizer_inst/U3605/ZN (ND2D3)                                 0.035     0.024      0.435 r
  normalizer_inst/n8831 (net)                  13        0.013               0.000      0.435 r
  normalizer_inst/U7548/ZN (ND3D0)                                 0.044     0.032      0.468 f
  normalizer_inst/n3506 (net)                   1        0.001               0.000      0.468 f
  normalizer_inst/U7547/ZN (AOI21D1)                               0.042     0.035      0.502 r
  normalizer_inst/n3505 (net)                   1        0.002               0.000      0.502 r
  normalizer_inst/U1641/ZN (NR2XD1)                                0.022     0.021      0.523 f
  normalizer_inst/n692 (net)                    1        0.003               0.000      0.523 f
  normalizer_inst/U1640/ZN (ND2D3)                                 0.031     0.024      0.548 r
  normalizer_inst/n8866 (net)                   6        0.011               0.000      0.548 r
  normalizer_inst/U7100/Z (CKAN2D0)                                0.023     0.040      0.588 r
  normalizer_inst/n3115 (net)                   1        0.001               0.000      0.588 r
  normalizer_inst/U5289/ZN (CKND2D1)                               0.017     0.016      0.604 f
  normalizer_inst/n4136 (net)                   1        0.001               0.000      0.604 f
  normalizer_inst/U907/ZN (INVD1)                                  0.013     0.012      0.616 r
  normalizer_inst/n4135 (net)                   1        0.001               0.000      0.616 r
  normalizer_inst/U7962/ZN (ND2D1)                                 0.016     0.015      0.632 f
  normalizer_inst/n8873 (net)                   1        0.001               0.000      0.632 f
  normalizer_inst/U10743/ZN (ND3D1)                                0.021     0.015      0.647 r
  normalizer_inst/n8882 (net)                   1        0.001               0.000      0.647 r
  normalizer_inst/U1197/ZN (ND2D1)                                 0.020     0.018      0.665 f
  normalizer_inst/n479 (net)                    1        0.002               0.000      0.665 f
  normalizer_inst/U1195/ZN (CKND2D2)                               0.060     0.038      0.703 r
  normalizer_inst/n9026 (net)                  15        0.014               0.000      0.703 r
  normalizer_inst/U1676/ZN (IND2D1)                                0.023     0.038      0.741 r
  normalizer_inst/n9008 (net)                   2        0.002               0.000      0.741 r
  normalizer_inst/U10820/ZN (INVD0)                                0.017     0.016      0.757 f
  normalizer_inst/n9177 (net)                   2        0.002               0.000      0.757 f
  normalizer_inst/U10821/ZN (NR2D0)                                0.036     0.026      0.783 r
  normalizer_inst/n9000 (net)                   1        0.001               0.000      0.783 r
  normalizer_inst/U1700/ZN (INVD0)                                 0.017     0.017      0.800 f
  normalizer_inst/n721 (net)                    1        0.001               0.000      0.800 f
  normalizer_inst/U1699/ZN (ND3D1)                                 0.026     0.018      0.818 r
  normalizer_inst/n720 (net)                    1        0.002               0.000      0.818 r
  normalizer_inst/U1698/ZN (ND2D2)                                 0.029     0.020      0.838 f
  normalizer_inst/n9216 (net)                   4        0.005               0.000      0.838 f
  normalizer_inst/U10869/ZN (INVD1)                                0.049     0.035      0.873 r
  normalizer_inst/n9285 (net)                   7        0.008               0.000      0.873 r
  normalizer_inst/U8368/ZN (OAI22D0)                               0.035     0.037      0.910 f
  normalizer_inst/n9084 (net)                   1        0.001               0.000      0.910 f
  normalizer_inst/U10870/ZN (AOI21D1)                              0.045     0.041      0.951 r
  normalizer_inst/n9090 (net)                   1        0.002               0.000      0.951 r
  normalizer_inst/U5148/ZN (ND2D2)                                 0.022     0.020      0.971 f
  normalizer_inst/n4970 (net)                   1        0.003               0.000      0.971 f
  normalizer_inst/U5147/ZN (NR2D3)                                 0.030     0.026      0.997 r
  normalizer_inst/n4969 (net)                   1        0.005               0.000      0.997 r
  normalizer_inst/U3231/ZN (ND2D4)                                 0.035     0.026      1.023 f
  normalizer_inst/n10388 (net)                 15        0.016               0.000      1.023 f
  normalizer_inst/U279/ZN (NR2D1)                                  0.047     0.033      1.056 r
  normalizer_inst/n10472 (net)                  3        0.003               0.000      1.056 r
  normalizer_inst/U3230/ZN (NR2XD0)                                0.028     0.028      1.084 f
  normalizer_inst/n9316 (net)                   2        0.002               0.000      1.084 f
  normalizer_inst/U3229/ZN (CKND2D1)                               0.020     0.020      1.104 r
  normalizer_inst/n4998 (net)                   1        0.001               0.000      1.104 r
  normalizer_inst/U1222/ZN (CKND2D1)                               0.020     0.018      1.121 f
  normalizer_inst/n3511 (net)                   2        0.002               0.000      1.121 f
  normalizer_inst/U816/ZN (CKND2D1)                                0.020     0.017      1.138 r
  normalizer_inst/n493 (net)                    1        0.001               0.000      1.138 r
  normalizer_inst/U1220/ZN (INVD1)                                 0.013     0.013      1.151 f
  normalizer_inst/n492 (net)                    1        0.002               0.000      1.151 f
  normalizer_inst/U1219/ZN (NR2D2)                                 0.046     0.033      1.184 r
  normalizer_inst/n10093 (net)                  4        0.006               0.000      1.184 r
  normalizer_inst/U2671/ZN (NR2XD1)                                0.018     0.017      1.201 f
  normalizer_inst/n1244 (net)                   1        0.002               0.000      1.201 f
  normalizer_inst/U2670/ZN (NR2XD1)                                0.021     0.017      1.218 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      1.218 r
  normalizer_inst/U2709/ZN (ND2D2)                                 0.027     0.022      1.240 f
  normalizer_inst/n1541 (net)                   2        0.007               0.000      1.240 f
  normalizer_inst/U2756/ZN (ND2D4)                                 0.030     0.023      1.263 r
  normalizer_inst/n13111 (net)                  8        0.015               0.000      1.263 r
  normalizer_inst/U3615/ZN (ND2D2)                                 0.051     0.037      1.300 f
  normalizer_inst/n10569 (net)                 12        0.015               0.000      1.300 f
  normalizer_inst/U8534/ZN (NR2D0)                                 0.062     0.049      1.349 r
  normalizer_inst/n5002 (net)                   1        0.002               0.000      1.349 r
  normalizer_inst/U1325/ZN (NR3D1)                                 0.030     0.032      1.380 f
  normalizer_inst/n549 (net)                    1        0.004               0.000      1.380 f
  normalizer_inst/U1323/ZN (ND2D3)                                 0.040     0.029      1.409 r
  normalizer_inst/n10968 (net)                 15        0.016               0.000      1.409 r
  normalizer_inst/U1587/ZN (INVD1)                                 0.014     0.012      1.422 f
  normalizer_inst/n666 (net)                    1        0.001               0.000      1.422 f
  normalizer_inst/U1586/ZN (CKND2D1)                               0.034     0.021      1.443 r
  normalizer_inst/n12035 (net)                  3        0.003               0.000      1.443 r
  normalizer_inst/U1585/ZN (INVD0)                                 0.016     0.016      1.459 f
  normalizer_inst/n665 (net)                    1        0.001               0.000      1.459 f
  normalizer_inst/U1584/ZN (NR2XD0)                                0.043     0.030      1.489 r
  normalizer_inst/n12278 (net)                  3        0.003               0.000      1.489 r
  normalizer_inst/U5733/ZN (CKND2D0)                               0.024     0.023      1.512 f
  normalizer_inst/n4620 (net)                   1        0.001               0.000      1.512 f
  normalizer_inst/U8336/ZN (NR2XD0)                                0.043     0.030      1.542 r
  normalizer_inst/n4619 (net)                   1        0.003               0.000      1.542 r
  normalizer_inst/U7714/ZN (ND2D2)                                 0.016     0.018      1.560 f
  normalizer_inst/n3702 (net)                   1        0.002               0.000      1.560 f
  normalizer_inst/U2662/ZN (ND2D2)                                 0.018     0.014      1.574 r
  normalizer_inst/n1238 (net)                   1        0.004               0.000      1.574 r
  normalizer_inst/U2660/ZN (ND3D3)                                 0.028     0.021      1.596 f
  normalizer_inst/n2102 (net)                   2        0.005               0.000      1.596 f
  normalizer_inst/U1982/ZN (ND2D2)                                 0.026     0.023      1.618 r
  normalizer_inst/n846 (net)                    2        0.006               0.000      1.618 r
  normalizer_inst/U1251/ZN (CKND4)                                 0.015     0.016      1.634 f
  normalizer_inst/n512 (net)                    4        0.010               0.000      1.634 f
  normalizer_inst/U63/ZN (ND2D3)                                   0.029     0.019      1.653 r
  normalizer_inst/N496 (net)                    3        0.010               0.000      1.653 r
  normalizer_inst/U5045/ZN (ND2D4)                                 0.028     0.024      1.677 f
  normalizer_inst/n2839 (net)                  14        0.014               0.000      1.677 f
  normalizer_inst/U5034/ZN (NR2D0)                                 0.043     0.032      1.709 r
  normalizer_inst/n11634 (net)                  1        0.001               0.000      1.709 r
  normalizer_inst/U5431/ZN (NR2XD0)                                0.019     0.019      1.728 f
  normalizer_inst/n4428 (net)                   1        0.001               0.000      1.728 f
  normalizer_inst/U8213/ZN (CKND2D1)                               0.040     0.027      1.755 r
  normalizer_inst/n12403 (net)                  5        0.004               0.000      1.755 r
  normalizer_inst/U6554/ZN (OAI22D0)                               0.033     0.028      1.784 f
  normalizer_inst/n4426 (net)                   1        0.001               0.000      1.784 f
  normalizer_inst/U7805/ZN (NR2XD0)                                0.026     0.025      1.809 r
  normalizer_inst/n3829 (net)                   1        0.001               0.000      1.809 r
  normalizer_inst/U6989/Z (AN2XD1)                                 0.015     0.029      1.838 r
  normalizer_inst/n2975 (net)                   1        0.001               0.000      1.838 r
  normalizer_inst/U7803/ZN (OAI211D1)                              0.045     0.028      1.866 f
  normalizer_inst/n12379 (net)                  1        0.002               0.000      1.866 f
  normalizer_inst/U5222/ZN (AOI211D2)                              0.047     0.031      1.896 r
  normalizer_inst/n12399 (net)                  1        0.001               0.000      1.896 r
  normalizer_inst/U7980/ZN (NR2XD0)                                0.025     0.025      1.921 f
  normalizer_inst/n4152 (net)                   1        0.002               0.000      1.921 f
  normalizer_inst/U2628/ZN (OAI21D2)                               0.035     0.022      1.943 r
  normalizer_inst/n13116 (net)                  2        0.003               0.000      1.943 r
  normalizer_inst/div_out_2_reg_1__1_/D (DFQD1)                    0.035     0.000      1.943 r
  data arrival time                                                                     1.943

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.021      1.979
  data required time                                                                    1.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.979
  data arrival time                                                                    -1.943
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.036


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (EDFQD4)                            0.030     0.085      0.085 f
  normalizer_inst/sum[0] (net)                 14        0.025               0.000      0.085 f
  normalizer_inst/U1855/Z (BUFFD8)                                 0.017     0.034      0.120 f
  normalizer_inst/n782 (net)                    9        0.018               0.000      0.120 f
  normalizer_inst/U468/Z (BUFFD8)                                  0.024     0.037      0.156 f
  normalizer_inst/n8331 (net)                  30        0.036               0.000      0.156 f
  normalizer_inst/U12855/CO (FA1D0)                                0.025     0.076      0.232 f
  normalizer_inst/n12644 (net)                  1        0.001               0.000      0.232 f
  normalizer_inst/U12857/CO (FA1D0)                                0.025     0.053      0.285 f
  normalizer_inst/n12648 (net)                  1        0.001               0.000      0.285 f
  normalizer_inst/U12861/CO (FA1D0)                                0.025     0.053      0.338 f
  normalizer_inst/n12652 (net)                  1        0.001               0.000      0.338 f
  normalizer_inst/U12862/CO (FA1D0)                                0.025     0.053      0.391 f
  normalizer_inst/n12656 (net)                  1        0.001               0.000      0.391 f
  normalizer_inst/U12863/CO (FA1D0)                                0.025     0.053      0.444 f
  normalizer_inst/n12660 (net)                  1        0.001               0.000      0.444 f
  normalizer_inst/U12866/CO (FA1D0)                                0.025     0.053      0.497 f
  normalizer_inst/n12666 (net)                  1        0.001               0.000      0.497 f
  normalizer_inst/U12869/CO (FA1D0)                                0.025     0.053      0.550 f
  normalizer_inst/n12670 (net)                  1        0.001               0.000      0.550 f
  normalizer_inst/U12872/CO (FA1D0)                                0.025     0.053      0.603 f
  normalizer_inst/n12674 (net)                  1        0.001               0.000      0.603 f
  normalizer_inst/U12874/CO (FA1D0)                                0.025     0.053      0.655 f
  normalizer_inst/n12678 (net)                  1        0.001               0.000      0.655 f
  normalizer_inst/U12879/CO (FA1D0)                                0.025     0.053      0.708 f
  normalizer_inst/n12684 (net)                  1        0.001               0.000      0.708 f
  normalizer_inst/U12881/CO (FA1D0)                                0.025     0.053      0.761 f
  normalizer_inst/n12688 (net)                  1        0.001               0.000      0.761 f
  normalizer_inst/U12882/CO (FA1D0)                                0.035     0.063      0.824 f
  normalizer_inst/n12691 (net)                  2        0.003               0.000      0.824 f
  normalizer_inst/U7768/ZN (XNR2D1)                                0.020     0.052      0.876 r
  normalizer_inst/n12690 (net)                  1        0.001               0.000      0.876 r
  normalizer_inst/U12883/Z (AN2XD1)                                0.017     0.027      0.904 r
  normalizer_inst/n13095 (net)                  1        0.001               0.000      0.904 r
  normalizer_inst/sum_reg_12_/D (EDFQD4)                           0.017     0.000      0.904 r
  data arrival time                                                                     0.904

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_12_/CP (EDFQD4)                                    0.000      1.000 r
  library setup time                                                        -0.055      0.945
  data required time                                                                    0.945
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.945
  data arrival time                                                                    -0.904
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.041


  Startpoint: normalizer_inst/sum_reg_4_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_4_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_4_/Q (EDFQD4)                            0.043     0.094      0.094 f
  normalizer_inst/sum[4] (net)                 27        0.041               0.000      0.094 f
  normalizer_inst/U1089/ZN (NR2D2)                                 0.028     0.028      0.122 r
  normalizer_inst/n1382 (net)                   3        0.003               0.000      0.122 r
  normalizer_inst/U477/ZN (CKND2D1)                                0.039     0.031      0.153 f
  normalizer_inst/n4531 (net)                   2        0.005               0.000      0.153 f
  normalizer_inst/U2842/ZN (NR2XD1)                                0.025     0.021      0.173 r
  normalizer_inst/n1333 (net)                   1        0.002               0.000      0.173 r
  normalizer_inst/U2743/ZN (CKND2D2)                               0.016     0.017      0.191 f
  normalizer_inst/n1383 (net)                   2        0.003               0.000      0.191 f
  normalizer_inst/U460/ZN (NR2D1)                                  0.064     0.041      0.232 r
  normalizer_inst/n5284 (net)                   4        0.005               0.000      0.232 r
  normalizer_inst/U3009/ZN (NR2XD1)                                0.024     0.022      0.254 f
  normalizer_inst/n1423 (net)                   1        0.002               0.000      0.254 f
  normalizer_inst/U451/ZN (ND3D2)                                  0.035     0.026      0.280 r
  normalizer_inst/n3588 (net)                   5        0.008               0.000      0.280 r
  normalizer_inst/U3016/ZN (CKND2)                                 0.013     0.012      0.291 f
  normalizer_inst/n1428 (net)                   1        0.002               0.000      0.291 f
  normalizer_inst/U3015/ZN (CKND2D2)                               0.029     0.020      0.311 r
  normalizer_inst/n4508 (net)                   2        0.005               0.000      0.311 r
  normalizer_inst/U2927/ZN (CKND2D3)                               0.025     0.023      0.333 f
  normalizer_inst/n4489 (net)                   4        0.008               0.000      0.333 f
  normalizer_inst/U2878/ZN (NR2D2)                                 0.027     0.024      0.357 r
  normalizer_inst/n1351 (net)                   2        0.002               0.000      0.357 r
  normalizer_inst/U2875/ZN (INVD1)                                 0.014     0.015      0.372 f
  normalizer_inst/n1348 (net)                   1        0.003               0.000      0.372 f
  normalizer_inst/U2874/ZN (ND3D2)                                 0.039     0.027      0.399 r
  normalizer_inst/n1347 (net)                   1        0.009               0.000      0.399 r
  normalizer_inst/U2873/ZN (ND2D8)                                 0.028     0.026      0.425 f
  normalizer_inst/n4505 (net)                  18        0.022               0.000      0.425 f
  normalizer_inst/U4300/ZN (INVD0)                                 0.020     0.020      0.444 r
  normalizer_inst/n2283 (net)                   1        0.001               0.000      0.444 r
  normalizer_inst/U4299/ZN (CKND2D1)                               0.017     0.016      0.460 f
  normalizer_inst/n2282 (net)                   2        0.002               0.000      0.460 f
  normalizer_inst/U665/Z (CKAN2D0)                                 0.016     0.034      0.494 f
  normalizer_inst/n308 (net)                    1        0.001               0.000      0.494 f
  normalizer_inst/U8949/ZN (OAI21D0)                               0.047     0.033      0.527 r
  normalizer_inst/n5431 (net)                   1        0.001               0.000      0.527 r
  normalizer_inst/U8955/ZN (ND2D1)                                 0.032     0.029      0.555 f
  normalizer_inst/n5460 (net)                   2        0.003               0.000      0.555 f
  normalizer_inst/U4392/ZN (CKND2D1)                               0.037     0.030      0.585 r
  normalizer_inst/n2387 (net)                   2        0.003               0.000      0.585 r
  normalizer_inst/U4446/ZN (ND3D1)                                 0.034     0.031      0.616 f
  normalizer_inst/n3657 (net)                   1        0.002               0.000      0.616 f
  normalizer_inst/U7679/ZN (CKND2D2)                               0.030     0.025      0.642 r
  normalizer_inst/n5537 (net)                   3        0.006               0.000      0.642 r
  normalizer_inst/U4325/ZN (ND2D3)                                 0.034     0.028      0.670 f
  normalizer_inst/n4294 (net)                  11        0.013               0.000      0.670 f
  normalizer_inst/U5574/ZN (CKND2D0)                               0.042     0.028      0.698 r
  normalizer_inst/n5633 (net)                   2        0.002               0.000      0.698 r
  normalizer_inst/U891/ZN (INVD0)                                  0.024     0.022      0.720 f
  normalizer_inst/n4109 (net)                   1        0.002               0.000      0.720 f
  normalizer_inst/U7938/ZN (AOI21D2)                               0.042     0.037      0.757 r
  normalizer_inst/n5651 (net)                   2        0.003               0.000      0.757 r
  normalizer_inst/U2913/ZN (OAI21D2)                               0.035     0.022      0.779 f
  normalizer_inst/n5664 (net)                   2        0.003               0.000      0.779 f
  normalizer_inst/U349/ZN (AOI21D2)                                0.044     0.031      0.811 r
  normalizer_inst/n5774 (net)                   3        0.004               0.000      0.811 r
  normalizer_inst/U336/ZN (INVD1)                                  0.017     0.015      0.826 f
  normalizer_inst/n1370 (net)                   1        0.002               0.000      0.826 f
  normalizer_inst/U2911/ZN (CKND2D2)                               0.020     0.015      0.841 r
  normalizer_inst/n1366 (net)                   1        0.003               0.000      0.841 r
  normalizer_inst/U2910/ZN (ND2D2)                                 0.024     0.020      0.861 f
  normalizer_inst/n1365 (net)                   1        0.005               0.000      0.861 f
  normalizer_inst/U2909/ZN (ND3D4)                                 0.032     0.026      0.887 r
  normalizer_inst/n5590 (net)                   5        0.013               0.000      0.887 r
  normalizer_inst/U2892/ZN (INVD1)                                 0.015     0.015      0.901 f
  normalizer_inst/n1356 (net)                   1        0.002               0.000      0.901 f
  normalizer_inst/U2891/ZN (ND2D2)                                 0.043     0.028      0.929 r
  normalizer_inst/n1355 (net)                   9        0.012               0.000      0.929 r
  normalizer_inst/U2888/ZN (INVD0)                                 0.019     0.018      0.947 f
  normalizer_inst/n1353 (net)                   1        0.001               0.000      0.947 f
  normalizer_inst/U2886/ZN (IOA21D2)                               0.022     0.033      0.980 f
  normalizer_inst/n4825 (net)                   1        0.002               0.000      0.980 f
  normalizer_inst/U7742/ZN (NR2D2)                                 0.033     0.024      1.004 r
  normalizer_inst/n4114 (net)                   1        0.004               0.000      1.004 r
  normalizer_inst/U4720/ZN (ND2D3)                                 0.038     0.030      1.034 f
  normalizer_inst/n6371 (net)                  15        0.014               0.000      1.034 f
  normalizer_inst/U291/ZN (NR2D1)                                  0.073     0.035      1.070 r
  normalizer_inst/n6363 (net)                   3        0.003               0.000      1.070 r
  normalizer_inst/U3865/ZN (OAI21D1)                               0.028     0.022      1.092 f
  normalizer_inst/n1984 (net)                   1        0.001               0.000      1.092 f
  normalizer_inst/U827/ZN (CKND2D1)                                0.029     0.019      1.110 r
  normalizer_inst/n1983 (net)                   1        0.001               0.000      1.110 r
  normalizer_inst/U3864/ZN (ND2D1)                                 0.028     0.024      1.135 f
  normalizer_inst/n3415 (net)                   2        0.003               0.000      1.135 f
  normalizer_inst/U3863/ZN (INVD0)                                 0.022     0.020      1.155 r
  normalizer_inst/n3414 (net)                   1        0.001               0.000      1.155 r
  normalizer_inst/U812/ZN (ND2D1)                                  0.023     0.019      1.174 f
  normalizer_inst/n992 (net)                    1        0.002               0.000      1.174 f
  normalizer_inst/U2272/ZN (OAI211D2)                              0.041     0.024      1.198 r
  normalizer_inst/n991 (net)                    1        0.004               0.000      1.198 r
  normalizer_inst/U2271/ZN (NR2XD2)                                0.023     0.024      1.221 f
  normalizer_inst/n4586 (net)                   3        0.007               0.000      1.221 f
  normalizer_inst/U2267/ZN (CKND2D2)                               0.023     0.019      1.240 r
  normalizer_inst/n2462 (net)                   1        0.004               0.000      1.240 r
  normalizer_inst/U4560/ZN (NR2D3)                                 0.020     0.018      1.258 f
  normalizer_inst/n6369 (net)                  12        0.012               0.000      1.258 f
  normalizer_inst/U7997/ZN (ND2D2)                                 0.012     0.011      1.269 r
  normalizer_inst/n4182 (net)                   1        0.001               0.000      1.269 r
  normalizer_inst/U7996/ZN (OAI21D0)                               0.051     0.032      1.301 f
  normalizer_inst/n4181 (net)                   1        0.002               0.000      1.301 f
  normalizer_inst/U7995/ZN (NR2D2)                                 0.035     0.030      1.331 r
  normalizer_inst/n4179 (net)                   1        0.004               0.000      1.331 r
  normalizer_inst/U7994/ZN (ND2D3)                                 0.034     0.028      1.358 f
  normalizer_inst/n11080 (net)                 12        0.011               0.000      1.358 f
  normalizer_inst/U5566/ZN (INVD1)                                 0.021     0.019      1.378 r
  normalizer_inst/n4492 (net)                   1        0.002               0.000      1.378 r
  normalizer_inst/U8257/ZN (ND2D2)                                 0.016     0.013      1.391 f
  normalizer_inst/n11059 (net)                  2        0.002               0.000      1.391 f
  normalizer_inst/U8256/ZN (CKND2D1)                               0.021     0.015      1.406 r
  normalizer_inst/n4757 (net)                   1        0.001               0.000      1.406 r
  normalizer_inst/U8411/ZN (CKND2D1)                               0.021     0.018      1.424 f
  normalizer_inst/n11037 (net)                  2        0.002               0.000      1.424 f
  normalizer_inst/U7929/ZN (CKND2D1)                               0.018     0.015      1.439 r
  normalizer_inst/n4086 (net)                   1        0.001               0.000      1.439 r
  normalizer_inst/U7928/ZN (INVD0)                                 0.013     0.013      1.452 f
  normalizer_inst/n4085 (net)                   1        0.001               0.000      1.452 f
  normalizer_inst/U6508/ZN (CKND2D1)                               0.021     0.015      1.466 r
  normalizer_inst/n3739 (net)                   1        0.001               0.000      1.466 r
  normalizer_inst/U754/ZN (ND2D1)                                  0.020     0.019      1.486 f
  normalizer_inst/n3738 (net)                   2        0.002               0.000      1.486 f
  normalizer_inst/U748/ZN (CKND2D1)                                0.028     0.021      1.506 r
  normalizer_inst/n714 (net)                    1        0.002               0.000      1.506 r
  normalizer_inst/U1688/ZN (ND2D2)                                 0.023     0.021      1.527 f
  normalizer_inst/n2382 (net)                   5        0.005               0.000      1.527 f
  normalizer_inst/U1687/ZN (ND2D2)                                 0.020     0.017      1.544 r
  normalizer_inst/n3737 (net)                   1        0.004               0.000      1.544 r
  normalizer_inst/U1579/ZN (CKND2D4)                               0.018     0.016      1.560 f
  normalizer_inst/n661 (net)                    4        0.007               0.000      1.560 f
  normalizer_inst/U1578/ZN (NR2XD0)                                0.025     0.022      1.582 r
  normalizer_inst/n3764 (net)                   1        0.001               0.000      1.582 r
  normalizer_inst/U2959/ZN (ND2D1)                                 0.058     0.041      1.623 f
  normalizer_inst/n11016 (net)                  2        0.008               0.000      1.623 f
  normalizer_inst/U8236/ZN (NR2D3)                                 0.063     0.049      1.672 r
  normalizer_inst/n11529 (net)                 14        0.013               0.000      1.672 r
  normalizer_inst/U49/Z (AO22D0)                                   0.035     0.065      1.737 r
  normalizer_inst/n3000 (net)                   1        0.002               0.000      1.737 r
  normalizer_inst/U8044/ZN (NR2XD1)                                0.028     0.024      1.761 f
  normalizer_inst/n4829 (net)                   2        0.006               0.000      1.761 f
  normalizer_inst/U7757/ZN (ND2D4)                                 0.024     0.022      1.783 r
  normalizer_inst/n4947 (net)                  11        0.011               0.000      1.783 r
  normalizer_inst/U33/ZN (NR2D1)                                   0.065     0.013      1.796 f
  normalizer_inst/n11508 (net)                  2        0.002               0.000      1.796 f
  normalizer_inst/U8002/ZN (NR2XD0)                                0.043     0.037      1.833 r
  normalizer_inst/n11510 (net)                  2        0.002               0.000      1.833 r
  normalizer_inst/U8001/ZN (ND3D1)                                 0.030     0.026      1.859 f
  normalizer_inst/n11503 (net)                  1        0.001               0.000      1.859 f
  normalizer_inst/U12233/ZN (NR2D1)                                0.038     0.029      1.888 r
  normalizer_inst/n11630 (net)                  1        0.002               0.000      1.888 r
  normalizer_inst/U12278/ZN (AOI21D2)                              0.025     0.023      1.911 f
  normalizer_inst/n12891 (net)                  2        0.004               0.000      1.911 f
  normalizer_inst/U12279/ZN (INVD2)                                0.022     0.019      1.930 r
  normalizer_inst/N473 (net)                    4        0.006               0.000      1.930 r
  normalizer_inst/div_out_1_reg_1__2_/D (DFQD1)                    0.022     0.000      1.930 r
  data arrival time                                                                     1.930

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.019      1.981
  data required time                                                                    1.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.981
  data arrival time                                                                    -1.930
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.051


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_87_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_87_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_87_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_86_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_86_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_86_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_85_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_85_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_85_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_84_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_84_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_84_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_83_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_83_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_83_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_82_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_82_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_82_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_81_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_81_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_81_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_80_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_80_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_80_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_79_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_79_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_79_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_78_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_78_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_78_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_77_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_77_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_77_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_76_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_76_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_76_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_75_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_75_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_75_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_74_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_74_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_74_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_73_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_73_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_73_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_72_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_72_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_72_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_71_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_71_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_71_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_70_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_70_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_70_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_69_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_69_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_69_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_68_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_68_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_68_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_66_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_66_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_66_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_65_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_65_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_65_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_64_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_64_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_64_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_63_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_63_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_63_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_62_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_62_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_62_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_61_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_61_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_61_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_59_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_59_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_59_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_58_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_58_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_58_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_57_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_57_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_57_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_56_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_56_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_56_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_55_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_55_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_55_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_47_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_47_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_47_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_46_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_46_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_46_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_45_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_45_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_45_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_44_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_44_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_44_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_43_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_43_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_43_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_42_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_42_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_42_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_41_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_41_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_41_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_40_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_40_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_40_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_39_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_39_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_39_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_38_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_38_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_38_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_37_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_37_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_37_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_36_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_36_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_36_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_35_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_35_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_35_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_34_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_34_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_34_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_33_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_33_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_33_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_32_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_32_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_32_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_29_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_29_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_29_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_28_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_28_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_28_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_27_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_27_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_27_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_26_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_26_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_26_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_25_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_25_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_25_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_24_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_24_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_24_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_23_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_23_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_23_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_22_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_22_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_21_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_21_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_20_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_20_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_19_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_19_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_18_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_18_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_17_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_17_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_16_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_16_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_15_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_15_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_14_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_14_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_13_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_13_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_12_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_12_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_11_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_11_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_10_/E (EDFQD1)         0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_10_/CP (EDFQD1)                  0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_9_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_9_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_8_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_8_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_7_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_7_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_6_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_6_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_5_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_5_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_4_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_4_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_3_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_3_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_2_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_2_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_1_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_1_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core1[8]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/memory10_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[8] (in)                                               0.016     0.006      0.206 f
  inst_core1[8] (net)                          10        0.015               0.000      0.206 f
  core1_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_1)                         0.000      0.206 f
  core1_inst/inst[8] (net)                               0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_1)                  0.000      0.206 f
  core1_inst/psum_mem_instance/A[0] (net)                0.015               0.000      0.206 f
  core1_inst/psum_mem_instance/U12/ZN (INVD0)                      0.170     0.095      0.301 r
  core1_inst/psum_mem_instance/n9 (net)         9        0.015               0.000      0.301 r
  core1_inst/psum_mem_instance/U9/ZN (ND2D1)                       0.222     0.164      0.465 f
  core1_inst/psum_mem_instance/n8 (net)         8        0.035               0.000      0.465 f
  core1_inst/psum_mem_instance/U37/ZN (NR2XD0)                     0.258     0.190      0.655 r
  core1_inst/psum_mem_instance/N185 (net)      12        0.022               0.000      0.655 r
  core1_inst/psum_mem_instance/U16/Z (BUFFD3)                      0.284     0.196      0.852 r
  core1_inst/psum_mem_instance/n923 (net)      77        0.146               0.000      0.852 r
  core1_inst/psum_mem_instance/memory10_reg_0_/E (EDFQD1)          0.284     0.000      0.852 r
  data arrival time                                                                     0.852

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/memory10_reg_0_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.077      0.923
  data required time                                                                    0.923
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.923
  data arrival time                                                                    -0.852
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.023     0.074      0.074 r
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.074 r
  normalizer_inst/U7079/Z (BUFFD6)                                 0.029     0.036      0.110 r
  normalizer_inst/n9402 (net)                  26        0.023               0.000      0.110 r
  normalizer_inst/U4070/ZN (INVD1)                                 0.014     0.014      0.124 f
  normalizer_inst/n2122 (net)                   2        0.002               0.000      0.124 f
  normalizer_inst/U4069/ZN (CKND2D1)                               0.020     0.015      0.138 r
  normalizer_inst/n2243 (net)                   1        0.001               0.000      0.138 r
  normalizer_inst/U3794/ZN (CKND2D1)                               0.020     0.018      0.156 f
  normalizer_inst/n2242 (net)                   1        0.002               0.000      0.156 f
  normalizer_inst/U4241/ZN (CKND2)                                 0.018     0.015      0.172 r
  normalizer_inst/n2241 (net)                   1        0.005               0.000      0.172 r
  normalizer_inst/U4239/ZN (ND2D4)                                 0.048     0.033      0.205 f
  normalizer_inst/n10703 (net)                 22        0.027               0.000      0.205 f
  normalizer_inst/U4238/ZN (AOI21D1)                               0.034     0.030      0.235 r
  normalizer_inst/n2239 (net)                   1        0.001               0.000      0.235 r
  normalizer_inst/U4237/ZN (INR2XD0)                               0.051     0.052      0.287 r
  normalizer_inst/n3305 (net)                   2        0.003               0.000      0.287 r
  normalizer_inst/U4245/ZN (ND3D1)                                 0.030     0.027      0.314 f
  normalizer_inst/n2248 (net)                   1        0.001               0.000      0.314 f
  normalizer_inst/U430/ZN (CKND2D1)                                0.025     0.022      0.336 r
  normalizer_inst/n2246 (net)                   1        0.002               0.000      0.336 r
  normalizer_inst/U4243/ZN (NR2XD1)                                0.017     0.018      0.354 f
  normalizer_inst/n2245 (net)                   1        0.002               0.000      0.354 f
  normalizer_inst/U418/ZN (ND2D2)                                  0.036     0.023      0.377 r
  normalizer_inst/n6552 (net)                   9        0.009               0.000      0.377 r
  normalizer_inst/U504/Z (OA21D1)                                  0.032     0.042      0.418 r
  normalizer_inst/n6648 (net)                   4        0.004               0.000      0.418 r
  normalizer_inst/U653/Z (CKAN2D0)                                 0.030     0.045      0.463 r
  normalizer_inst/n297 (net)                    1        0.002               0.000      0.463 r
  normalizer_inst/U7329/ZN (NR3D1)                                 0.025     0.017      0.480 f
  normalizer_inst/n3284 (net)                   1        0.002               0.000      0.480 f
  normalizer_inst/U7328/ZN (ND2D2)                                 0.022     0.018      0.499 r
  normalizer_inst/n3283 (net)                   1        0.005               0.000      0.499 r
  normalizer_inst/U5185/ZN (ND3D4)                                 0.038     0.031      0.530 f
  normalizer_inst/n6633 (net)                   6        0.011               0.000      0.530 f
  normalizer_inst/U8285/ZN (ND2D2)                                 0.019     0.019      0.549 r
  normalizer_inst/n4870 (net)                   1        0.002               0.000      0.549 r
  normalizer_inst/U8470/ZN (INVD2)                                 0.016     0.015      0.564 f
  normalizer_inst/n6684 (net)                   8        0.008               0.000      0.564 f
  normalizer_inst/U9628/ZN (CKND2D0)                               0.029     0.020      0.584 r
  normalizer_inst/n6619 (net)                   1        0.001               0.000      0.584 r
  normalizer_inst/U4169/ZN (CKND2D1)                               0.024     0.021      0.605 f
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.605 f
  normalizer_inst/U7906/ZN (OAI21D2)                               0.045     0.033      0.638 r
  normalizer_inst/n4045 (net)                   1        0.005               0.000      0.638 r
  normalizer_inst/U7905/ZN (ND2D4)                                 0.038     0.034      0.672 f
  normalizer_inst/n6782 (net)                  18        0.020               0.000      0.672 f
  normalizer_inst/U9715/ZN (NR2D1)                                 0.042     0.033      0.705 r
  normalizer_inst/n6733 (net)                   3        0.002               0.000      0.705 r
  normalizer_inst/U332/ZN (IAO21D1)                                0.039     0.048      0.753 r
  normalizer_inst/n3242 (net)                   1        0.002               0.000      0.753 r
  normalizer_inst/U7297/ZN (ND2D2)                                 0.026     0.023      0.776 f
  normalizer_inst/n6938 (net)                   4        0.005               0.000      0.776 f
  normalizer_inst/U7920/ZN (ND3D2)                                 0.021     0.016      0.792 r
  normalizer_inst/n4305 (net)                   1        0.002               0.000      0.792 r
  normalizer_inst/U4186/ZN (ND3D2)                                 0.044     0.031      0.823 f
  normalizer_inst/n6990 (net)                   4        0.007               0.000      0.823 f
  normalizer_inst/U4185/ZN (NR2D2)                                 0.040     0.036      0.859 r
  normalizer_inst/n4581 (net)                   3        0.005               0.000      0.859 r
  normalizer_inst/U1380/ZN (NR2D2)                                 0.016     0.013      0.871 f
  normalizer_inst/n571 (net)                    2        0.002               0.000      0.871 f
  normalizer_inst/U1378/ZN (ND2D1)                                 0.024     0.018      0.889 r
  normalizer_inst/n2309 (net)                   1        0.003               0.000      0.889 r
  normalizer_inst/U1798/ZN (ND2D2)                                 0.023     0.022      0.911 f
  normalizer_inst/n13109 (net)                  2        0.005               0.000      0.911 f
  normalizer_inst/U1797/ZN (NR2D4)                                 0.049     0.034      0.945 r
  normalizer_inst/n7064 (net)                  11        0.013               0.000      0.945 r
  normalizer_inst/U4345/ZN (ND2D1)                                 0.034     0.030      0.975 f
  normalizer_inst/n2310 (net)                   1        0.004               0.000      0.975 f
  normalizer_inst/U258/ZN (ND3D3)                                  0.044     0.035      1.010 r
  normalizer_inst/n4537 (net)                  15        0.016               0.000      1.010 r
  normalizer_inst/U250/ZN (INVD1)                                  0.018     0.016      1.026 f
  normalizer_inst/n4070 (net)                   1        0.002               0.000      1.026 f
  normalizer_inst/U851/ZN (INR2D2)                                 0.029     0.020      1.046 r
  normalizer_inst/n7560 (net)                   3        0.002               0.000      1.046 r
  normalizer_inst/U241/ZN (INVD0)                                  0.015     0.015      1.062 f
  normalizer_inst/n1978 (net)                   1        0.001               0.000      1.062 f
  normalizer_inst/U3855/ZN (OAI21D1)                               0.048     0.034      1.096 r
  normalizer_inst/n7623 (net)                   3        0.003               0.000      1.096 r
  normalizer_inst/U3857/ZN (AOI21D1)                               0.023     0.020      1.116 f
  normalizer_inst/n7069 (net)                   1        0.001               0.000      1.116 f
  normalizer_inst/U837/ZN (OAI21D1)                                0.042     0.023      1.139 r
  normalizer_inst/n7511 (net)                   3        0.002               0.000      1.139 r
  normalizer_inst/U831/ZN (ND2D0)                                  0.037     0.032      1.171 f
  normalizer_inst/n1504 (net)                   1        0.002               0.000      1.171 f
  normalizer_inst/U3161/ZN (AOI21D2)                               0.043     0.034      1.205 r
  normalizer_inst/n1502 (net)                   1        0.004               0.000      1.205 r
  normalizer_inst/U3158/ZN (ND2D3)                                 0.028     0.025      1.230 f
  normalizer_inst/n1499 (net)                   1        0.009               0.000      1.230 f
  normalizer_inst/U3151/ZN (ND2D8)                                 0.034     0.027      1.257 r
  normalizer_inst/n13106 (net)                 10        0.036               0.000      1.257 r
  normalizer_inst/U8123/ZN (NR2D4)                                 0.027     0.020      1.277 f
  normalizer_inst/n7582 (net)                  12        0.017               0.000      1.277 f
  normalizer_inst/U1420/ZN (AOI22D1)                               0.052     0.043      1.321 r
  normalizer_inst/n587 (net)                    1        0.002               0.000      1.321 r
  normalizer_inst/U1417/ZN (ND3D2)                                 0.031     0.027      1.348 f
  normalizer_inst/n7354 (net)                   2        0.003               0.000      1.348 f
  normalizer_inst/U10078/ZN (NR2D0)                                0.043     0.034      1.382 r
  normalizer_inst/n7350 (net)                   1        0.001               0.000      1.382 r
  normalizer_inst/U10086/ZN (ND3D1)                                0.036     0.031      1.412 f
  normalizer_inst/n9879 (net)                   3        0.002               0.000      1.412 f
  normalizer_inst/U7922/ZN (CKND2D0)                               0.030     0.027      1.439 r
  normalizer_inst/n4073 (net)                   1        0.001               0.000      1.439 r
  normalizer_inst/U783/ZN (CKND2D1)                                0.026     0.023      1.462 f
  normalizer_inst/n9816 (net)                   3        0.003               0.000      1.462 f
  normalizer_inst/U5894/ZN (AOI21D1)                               0.045     0.029      1.491 r
  normalizer_inst/n3391 (net)                   1        0.002               0.000      1.491 r
  normalizer_inst/U7326/ZN (CKND2D2)                               0.025     0.025      1.516 f
  normalizer_inst/n4075 (net)                   4        0.005               0.000      1.516 f
  normalizer_inst/U7324/ZN (ND2D2)                                 0.017     0.016      1.532 r
  normalizer_inst/n3281 (net)                   1        0.003               0.000      1.532 r
  normalizer_inst/U1864/ZN (CKND2D3)                               0.025     0.019      1.550 f
  normalizer_inst/n7693 (net)                   5        0.007               0.000      1.550 f
  normalizer_inst/U759/ZN (CKND2)                                  0.022     0.019      1.569 r
  normalizer_inst/n335 (net)                    3        0.006               0.000      1.569 r
  normalizer_inst/U1892/ZN (ND3D2)                                 0.025     0.023      1.593 f
  normalizer_inst/n1986 (net)                   1        0.002               0.000      1.593 f
  normalizer_inst/U3868/ZN (ND2D2)                                 0.027     0.023      1.616 r
  normalizer_inst/n9384 (net)                   2        0.007               0.000      1.616 r
  normalizer_inst/U4056/ZN (INVD4)                                 0.016     0.016      1.632 f
  normalizer_inst/n9373 (net)                   4        0.013               0.000      1.632 f
  normalizer_inst/U8078/ZN (ND2D2)                                 0.021     0.016      1.648 r
  normalizer_inst/n4577 (net)                   1        0.005               0.000      1.648 r
  normalizer_inst/U3845/ZN (INVD4)                                 0.018     0.016      1.664 f
  normalizer_inst/n1970 (net)                  13        0.016               0.000      1.664 f
  normalizer_inst/U3844/ZN (AOI22D2)                               0.032     0.026      1.690 r
  normalizer_inst/n9454 (net)                   1        0.001               0.000      1.690 r
  normalizer_inst/U739/ZN (ND2D1)                                  0.022     0.021      1.711 f
  normalizer_inst/n3725 (net)                   1        0.002               0.000      1.711 f
  normalizer_inst/U7734/ZN (CKND2)                                 0.016     0.015      1.726 r
  normalizer_inst/n3724 (net)                   1        0.004               0.000      1.726 r
  normalizer_inst/U1818/ZN (ND3D3)                                 0.040     0.031      1.756 f
  normalizer_inst/n765 (net)                    8        0.008               0.000      1.756 f
  normalizer_inst/U1826/Z (AN2XD1)                                 0.010     0.027      1.783 f
  normalizer_inst/n9599 (net)                   1        0.001               0.000      1.783 f
  normalizer_inst/U11177/ZN (AOI22D0)                              0.059     0.037      1.820 r
  normalizer_inst/n9607 (net)                   1        0.001               0.000      1.820 r
  normalizer_inst/U11179/ZN (OAI211D1)                             0.053     0.038      1.858 f
  normalizer_inst/n9952 (net)                   1        0.002               0.000      1.858 f
  normalizer_inst/U8480/ZN (OAI211D2)                              0.038     0.036      1.894 r
  normalizer_inst/n4893 (net)                   1        0.003               0.000      1.894 r
  normalizer_inst/U1363/ZN (CKND2D3)                               0.022     0.022      1.916 f
  normalizer_inst/n13121 (net)                  4        0.007               0.000      1.916 f
  normalizer_inst/div_out_2_reg_0__2_/D (DFQD1)                    0.022     0.000      1.916 f
  data arrival time                                                                     1.916

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.011      1.989
  data required time                                                                    1.989
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.989
  data arrival time                                                                    -1.916
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.073


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (EDFQD4)                            0.019     0.077      0.077 f
  normalizer_inst/sum[1] (net)                  4        0.011               0.000      0.077 f
  normalizer_inst/U5107/Z (BUFFD8)                                 0.023     0.036      0.113 f
  normalizer_inst/n9403 (net)                  18        0.032               0.000      0.113 f
  normalizer_inst/U492/ZN (INVD2)                                  0.020     0.018      0.131 r
  normalizer_inst/n2422 (net)                   2        0.005               0.000      0.131 r
  normalizer_inst/U2400/ZN (CKND2D4)                               0.021     0.020      0.150 f
  normalizer_inst/n1071 (net)                   2        0.010               0.000      0.150 f
  normalizer_inst/U2398/ZN (ND2D8)                                 0.022     0.019      0.169 r
  normalizer_inst/n8330 (net)                   8        0.019               0.000      0.169 r
  normalizer_inst/U5054/ZN (CKND12)                                0.035     0.027      0.196 f
  normalizer_inst/n10282 (net)                 66        0.084               0.000      0.196 f
  normalizer_inst/U5993/ZN (NR2D0)                                 0.078     0.054      0.250 r
  normalizer_inst/n8748 (net)                   2        0.003               0.000      0.250 r
  normalizer_inst/U4484/ZN (NR2XD0)                                0.028     0.024      0.274 f
  normalizer_inst/n2404 (net)                   1        0.001               0.000      0.274 f
  normalizer_inst/U4483/ZN (ND3D1)                                 0.026     0.023      0.297 r
  normalizer_inst/n2403 (net)                   1        0.002               0.000      0.297 r
  normalizer_inst/U1717/ZN (ND2D2)                                 0.026     0.022      0.320 f
  normalizer_inst/n4616 (net)                   5        0.006               0.000      0.320 f
  normalizer_inst/U1716/ZN (CKND2)                                 0.026     0.021      0.341 r
  normalizer_inst/n8780 (net)                   4        0.008               0.000      0.341 r
  normalizer_inst/U443/ZN (CKND2D1)                                0.018     0.017      0.358 f
  normalizer_inst/n3509 (net)                   2        0.002               0.000      0.358 f
  normalizer_inst/U3612/ZN (INVD0)                                 0.047     0.032      0.390 r
  normalizer_inst/n1789 (net)                   1        0.004               0.000      0.390 r
  normalizer_inst/U3611/ZN (NR2XD2)                                0.020     0.022      0.411 f
  normalizer_inst/n1788 (net)                   1        0.004               0.000      0.411 f
  normalizer_inst/U3605/ZN (ND2D3)                                 0.035     0.024      0.435 r
  normalizer_inst/n8831 (net)                  13        0.013               0.000      0.435 r
  normalizer_inst/U7548/ZN (ND3D0)                                 0.044     0.032      0.468 f
  normalizer_inst/n3506 (net)                   1        0.001               0.000      0.468 f
  normalizer_inst/U7547/ZN (AOI21D1)                               0.042     0.035      0.502 r
  normalizer_inst/n3505 (net)                   1        0.002               0.000      0.502 r
  normalizer_inst/U1641/ZN (NR2XD1)                                0.022     0.021      0.523 f
  normalizer_inst/n692 (net)                    1        0.003               0.000      0.523 f
  normalizer_inst/U1640/ZN (ND2D3)                                 0.031     0.024      0.548 r
  normalizer_inst/n8866 (net)                   6        0.011               0.000      0.548 r
  normalizer_inst/U7100/Z (CKAN2D0)                                0.023     0.040      0.588 r
  normalizer_inst/n3115 (net)                   1        0.001               0.000      0.588 r
  normalizer_inst/U5289/ZN (CKND2D1)                               0.017     0.016      0.604 f
  normalizer_inst/n4136 (net)                   1        0.001               0.000      0.604 f
  normalizer_inst/U907/ZN (INVD1)                                  0.013     0.012      0.616 r
  normalizer_inst/n4135 (net)                   1        0.001               0.000      0.616 r
  normalizer_inst/U7962/ZN (ND2D1)                                 0.016     0.015      0.632 f
  normalizer_inst/n8873 (net)                   1        0.001               0.000      0.632 f
  normalizer_inst/U10743/ZN (ND3D1)                                0.021     0.015      0.647 r
  normalizer_inst/n8882 (net)                   1        0.001               0.000      0.647 r
  normalizer_inst/U1197/ZN (ND2D1)                                 0.020     0.018      0.665 f
  normalizer_inst/n479 (net)                    1        0.002               0.000      0.665 f
  normalizer_inst/U1195/ZN (CKND2D2)                               0.060     0.038      0.703 r
  normalizer_inst/n9026 (net)                  15        0.014               0.000      0.703 r
  normalizer_inst/U1676/ZN (IND2D1)                                0.023     0.038      0.741 r
  normalizer_inst/n9008 (net)                   2        0.002               0.000      0.741 r
  normalizer_inst/U10820/ZN (INVD0)                                0.017     0.016      0.757 f
  normalizer_inst/n9177 (net)                   2        0.002               0.000      0.757 f
  normalizer_inst/U10821/ZN (NR2D0)                                0.036     0.026      0.783 r
  normalizer_inst/n9000 (net)                   1        0.001               0.000      0.783 r
  normalizer_inst/U1700/ZN (INVD0)                                 0.017     0.017      0.800 f
  normalizer_inst/n721 (net)                    1        0.001               0.000      0.800 f
  normalizer_inst/U1699/ZN (ND3D1)                                 0.026     0.018      0.818 r
  normalizer_inst/n720 (net)                    1        0.002               0.000      0.818 r
  normalizer_inst/U1698/ZN (ND2D2)                                 0.029     0.020      0.838 f
  normalizer_inst/n9216 (net)                   4        0.005               0.000      0.838 f
  normalizer_inst/U10869/ZN (INVD1)                                0.049     0.035      0.873 r
  normalizer_inst/n9285 (net)                   7        0.008               0.000      0.873 r
  normalizer_inst/U8368/ZN (OAI22D0)                               0.035     0.037      0.910 f
  normalizer_inst/n9084 (net)                   1        0.001               0.000      0.910 f
  normalizer_inst/U10870/ZN (AOI21D1)                              0.045     0.041      0.951 r
  normalizer_inst/n9090 (net)                   1        0.002               0.000      0.951 r
  normalizer_inst/U5148/ZN (ND2D2)                                 0.022     0.020      0.971 f
  normalizer_inst/n4970 (net)                   1        0.003               0.000      0.971 f
  normalizer_inst/U5147/ZN (NR2D3)                                 0.030     0.026      0.997 r
  normalizer_inst/n4969 (net)                   1        0.005               0.000      0.997 r
  normalizer_inst/U3231/ZN (ND2D4)                                 0.035     0.026      1.023 f
  normalizer_inst/n10388 (net)                 15        0.016               0.000      1.023 f
  normalizer_inst/U279/ZN (NR2D1)                                  0.047     0.033      1.056 r
  normalizer_inst/n10472 (net)                  3        0.003               0.000      1.056 r
  normalizer_inst/U3230/ZN (NR2XD0)                                0.028     0.028      1.084 f
  normalizer_inst/n9316 (net)                   2        0.002               0.000      1.084 f
  normalizer_inst/U3229/ZN (CKND2D1)                               0.020     0.020      1.104 r
  normalizer_inst/n4998 (net)                   1        0.001               0.000      1.104 r
  normalizer_inst/U1222/ZN (CKND2D1)                               0.020     0.018      1.121 f
  normalizer_inst/n3511 (net)                   2        0.002               0.000      1.121 f
  normalizer_inst/U816/ZN (CKND2D1)                                0.020     0.017      1.138 r
  normalizer_inst/n493 (net)                    1        0.001               0.000      1.138 r
  normalizer_inst/U1220/ZN (INVD1)                                 0.013     0.013      1.151 f
  normalizer_inst/n492 (net)                    1        0.002               0.000      1.151 f
  normalizer_inst/U1219/ZN (NR2D2)                                 0.046     0.033      1.184 r
  normalizer_inst/n10093 (net)                  4        0.006               0.000      1.184 r
  normalizer_inst/U2671/ZN (NR2XD1)                                0.018     0.017      1.201 f
  normalizer_inst/n1244 (net)                   1        0.002               0.000      1.201 f
  normalizer_inst/U2670/ZN (NR2XD1)                                0.021     0.017      1.218 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      1.218 r
  normalizer_inst/U2709/ZN (ND2D2)                                 0.027     0.022      1.240 f
  normalizer_inst/n1541 (net)                   2        0.007               0.000      1.240 f
  normalizer_inst/U2756/ZN (ND2D4)                                 0.030     0.023      1.263 r
  normalizer_inst/n13111 (net)                  8        0.015               0.000      1.263 r
  normalizer_inst/U3615/ZN (ND2D2)                                 0.051     0.037      1.300 f
  normalizer_inst/n10569 (net)                 12        0.015               0.000      1.300 f
  normalizer_inst/U8534/ZN (NR2D0)                                 0.062     0.049      1.349 r
  normalizer_inst/n5002 (net)                   1        0.002               0.000      1.349 r
  normalizer_inst/U1325/ZN (NR3D1)                                 0.030     0.032      1.380 f
  normalizer_inst/n549 (net)                    1        0.004               0.000      1.380 f
  normalizer_inst/U1323/ZN (ND2D3)                                 0.040     0.029      1.409 r
  normalizer_inst/n10968 (net)                 15        0.016               0.000      1.409 r
  normalizer_inst/U1587/ZN (INVD1)                                 0.014     0.012      1.422 f
  normalizer_inst/n666 (net)                    1        0.001               0.000      1.422 f
  normalizer_inst/U1586/ZN (CKND2D1)                               0.034     0.021      1.443 r
  normalizer_inst/n12035 (net)                  3        0.003               0.000      1.443 r
  normalizer_inst/U1585/ZN (INVD0)                                 0.016     0.016      1.459 f
  normalizer_inst/n665 (net)                    1        0.001               0.000      1.459 f
  normalizer_inst/U1584/ZN (NR2XD0)                                0.043     0.030      1.489 r
  normalizer_inst/n12278 (net)                  3        0.003               0.000      1.489 r
  normalizer_inst/U5733/ZN (CKND2D0)                               0.024     0.023      1.512 f
  normalizer_inst/n4620 (net)                   1        0.001               0.000      1.512 f
  normalizer_inst/U8336/ZN (NR2XD0)                                0.043     0.030      1.542 r
  normalizer_inst/n4619 (net)                   1        0.003               0.000      1.542 r
  normalizer_inst/U7714/ZN (ND2D2)                                 0.016     0.018      1.560 f
  normalizer_inst/n3702 (net)                   1        0.002               0.000      1.560 f
  normalizer_inst/U2662/ZN (ND2D2)                                 0.018     0.014      1.574 r
  normalizer_inst/n1238 (net)                   1        0.004               0.000      1.574 r
  normalizer_inst/U2660/ZN (ND3D3)                                 0.028     0.021      1.596 f
  normalizer_inst/n2102 (net)                   2        0.005               0.000      1.596 f
  normalizer_inst/U1982/ZN (ND2D2)                                 0.026     0.023      1.618 r
  normalizer_inst/n846 (net)                    2        0.006               0.000      1.618 r
  normalizer_inst/U1251/ZN (CKND4)                                 0.015     0.016      1.634 f
  normalizer_inst/n512 (net)                    4        0.010               0.000      1.634 f
  normalizer_inst/U63/ZN (ND2D3)                                   0.029     0.019      1.653 r
  normalizer_inst/N496 (net)                    3        0.010               0.000      1.653 r
  normalizer_inst/U7535/ZN (ND2D4)                                 0.034     0.026      1.679 f
  normalizer_inst/n3487 (net)                  14        0.016               0.000      1.679 f
  normalizer_inst/U12508/ZN (INR2D0)                               0.056     0.042      1.721 r
  normalizer_inst/n12050 (net)                  1        0.002               0.000      1.721 r
  normalizer_inst/U7293/ZN (NR2XD1)                                0.025     0.024      1.745 f
  normalizer_inst/n3239 (net)                   1        0.004               0.000      1.745 f
  normalizer_inst/U7292/ZN (ND3D3)                                 0.033     0.024      1.769 r
  normalizer_inst/n4615 (net)                  11        0.010               0.000      1.769 r
  normalizer_inst/U9/ZN (NR2XD0)                                   0.058     0.024      1.793 f
  normalizer_inst/n12191 (net)                  2        0.003               0.000      1.793 f
  normalizer_inst/U8539/ZN (NR3D0)                                 0.046     0.043      1.836 r
  normalizer_inst/n5009 (net)                   1        0.001               0.000      1.836 r
  normalizer_inst/U8535/ZN (AOI31D1)                               0.039     0.035      1.871 f
  normalizer_inst/n12314 (net)                  1        0.002               0.000      1.871 f
  normalizer_inst/U2630/ZN (CKND2D2)                               0.033     0.030      1.901 r
  normalizer_inst/n13120 (net)                  4        0.006               0.000      1.901 r
  normalizer_inst/div_out_2_reg_1__2_/D (DFQD1)                    0.033     0.000      1.901 r
  data arrival time                                                                     1.901

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.021      1.979
  data required time                                                                    1.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.979
  data arrival time                                                                    -1.901
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.078


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  synchronizer_1     ZeroWireload          tcbn65gplustc
  afifo_C_DEPTH1_C_WIDTH88 ZeroWireload    tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc
  clk_gate           ZeroWireload          tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (EDFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (EDFQD4)                            0.030     0.085      0.085 f
  normalizer_inst/sum[0] (net)                 14        0.025               0.000      0.085 f
  normalizer_inst/U1855/Z (BUFFD8)                                 0.017     0.034      0.120 f
  normalizer_inst/n782 (net)                    9        0.018               0.000      0.120 f
  normalizer_inst/U468/Z (BUFFD8)                                  0.024     0.037      0.156 f
  normalizer_inst/n8331 (net)                  30        0.036               0.000      0.156 f
  normalizer_inst/U12855/CO (FA1D0)                                0.025     0.076      0.232 f
  normalizer_inst/n12644 (net)                  1        0.001               0.000      0.232 f
  normalizer_inst/U12857/CO (FA1D0)                                0.025     0.053      0.285 f
  normalizer_inst/n12648 (net)                  1        0.001               0.000      0.285 f
  normalizer_inst/U12861/CO (FA1D0)                                0.025     0.053      0.338 f
  normalizer_inst/n12652 (net)                  1        0.001               0.000      0.338 f
  normalizer_inst/U12862/CO (FA1D0)                                0.025     0.053      0.391 f
  normalizer_inst/n12656 (net)                  1        0.001               0.000      0.391 f
  normalizer_inst/U12863/CO (FA1D0)                                0.025     0.053      0.444 f
  normalizer_inst/n12660 (net)                  1        0.001               0.000      0.444 f
  normalizer_inst/U12866/CO (FA1D0)                                0.025     0.053      0.497 f
  normalizer_inst/n12666 (net)                  1        0.001               0.000      0.497 f
  normalizer_inst/U12869/CO (FA1D0)                                0.025     0.053      0.550 f
  normalizer_inst/n12670 (net)                  1        0.001               0.000      0.550 f
  normalizer_inst/U12872/CO (FA1D0)                                0.025     0.053      0.603 f
  normalizer_inst/n12674 (net)                  1        0.001               0.000      0.603 f
  normalizer_inst/U12874/CO (FA1D0)                                0.025     0.053      0.655 f
  normalizer_inst/n12678 (net)                  1        0.001               0.000      0.655 f
  normalizer_inst/U12879/CO (FA1D0)                                0.025     0.053      0.708 f
  normalizer_inst/n12684 (net)                  1        0.001               0.000      0.708 f
  normalizer_inst/U12881/CO (FA1D0)                                0.025     0.053      0.761 f
  normalizer_inst/n12688 (net)                  1        0.001               0.000      0.761 f
  normalizer_inst/U12882/S (FA1D0)                                 0.023     0.063      0.824 r
  normalizer_inst/n12687 (net)                  1        0.001               0.000      0.824 r
  normalizer_inst/U942/Z (AN2D0)                                   0.024     0.036      0.860 r
  normalizer_inst/n13096 (net)                  1        0.001               0.000      0.860 r
  normalizer_inst/sum_reg_11_/D (EDFQD4)                           0.024     0.000      0.860 r
  data arrival time                                                                     0.860

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_11_/CP (EDFQD4)                                    0.000      1.000 r
  library setup time                                                        -0.057      0.943
  data required time                                                                    0.943
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.943
  data arrival time                                                                    -0.860
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.083


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_17_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_17_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_16_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_16_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_15_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_15_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_14_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_14_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_13_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_13_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_12_/E (EDFQD1)              0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_12_/CP (EDFQD1)                       0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_2_/E (EDFQD1)               0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_2_/CP (EDFQD1)                        0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_1_/E (EDFQD1)               0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_1_/CP (EDFQD1)                        0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core1[12]
              (input port clocked by clk1)
  Endpoint: core1_inst/qmem_instance/memory6_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit32_2 ZeroWireload       tcbn65gplustc
  sram_w16_sram_bit32_3 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core1[12] (in)                                              0.019     0.008      0.208 f
  inst_core1[12] (net)                         20        0.023               0.000      0.208 f
  core1_inst/inst[12] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.208 f
  core1_inst/inst[12] (net)                              0.023               0.000      0.208 f
  core1_inst/qmem_instance/A[0] (sram_w16_sram_bit32_3)                      0.000      0.208 f
  core1_inst/qmem_instance/A[0] (net)                    0.023               0.000      0.208 f
  core1_inst/qmem_instance/U4/ZN (INVD0)                           0.118     0.069      0.278 r
  core1_inst/qmem_instance/n9 (net)             9        0.010               0.000      0.278 r
  core1_inst/qmem_instance/U25/ZN (ND2D0)                          0.128     0.098      0.376 f
  core1_inst/qmem_instance/n8 (net)             8        0.010               0.000      0.376 f
  core1_inst/qmem_instance/U5/ZN (NR2D0)                           0.467     0.284      0.660 r
  core1_inst/qmem_instance/N125 (net)          12        0.022               0.000      0.660 r
  core1_inst/qmem_instance/U11/Z (BUFFD1)                          0.246     0.175      0.836 r
  core1_inst/qmem_instance/n360 (net)          21        0.040               0.000      0.836 r
  core1_inst/qmem_instance/memory6_reg_0_/E (EDFQD1)               0.246     0.000      0.836 r
  data arrival time                                                                     0.836

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/qmem_instance/memory6_reg_0_/CP (EDFQD1)                        0.000      1.000 r
  library setup time                                                        -0.073      0.927
  data required time                                                                    0.927
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.927
  data arrival time                                                                    -0.836
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.091


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_87_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_87_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_87_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_86_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_86_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_86_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_85_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_85_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_85_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_84_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_84_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_84_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_83_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_83_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_83_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_81_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_81_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_81_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_77_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_77_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_77_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_75_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_75_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_75_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_73_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_73_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_73_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_71_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_71_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_71_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_70_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_70_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_70_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_69_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_69_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_69_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_68_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_68_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_68_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_65_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_65_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_65_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_63_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_63_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_63_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_61_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_61_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_61_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_59_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_59_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_59_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_58_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_58_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_58_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_57_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_57_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_57_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_56_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_56_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_56_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_55_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_55_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_55_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_47_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_47_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_47_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_46_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_46_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_46_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_45_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_45_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_45_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_44_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_44_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_44_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_43_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_43_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_43_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_42_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_42_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_42_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_41_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_41_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_41_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_40_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_40_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_40_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_39_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_39_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_39_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_38_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_38_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_38_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_37_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_37_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_37_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_36_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_36_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_36_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_35_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_35_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_35_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_34_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_34_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_34_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_33_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_33_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_33_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_32_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_32_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_32_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_29_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_29_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_28_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_28_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_27_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_27_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_26_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_26_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_25_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_25_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_24_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_24_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_23_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_23_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_22_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_22_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_21_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_21_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_20_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_20_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_19_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_19_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_18_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_18_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_17_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_17_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_16_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_16_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_15_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_15_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_14_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_14_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_13_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_13_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_12_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_12_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_11_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_11_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_10_/E (EDFQD1)          0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_10_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_9_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_9_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_8_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_8_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_7_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_7_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_6_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_6_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_5_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_5_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_4_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_4_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_3_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_3_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_2_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_2_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_1_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_1_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory9_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U10/ZN (INVD0)                      0.024     0.018      0.220 f
  core2_inst/psum_mem_instance/n3 (net)         3        0.003               0.000      0.220 f
  core2_inst/psum_mem_instance/U44/ZN (NR2XD0)                     0.033     0.027      0.247 r
  core2_inst/psum_mem_instance/n5 (net)         2        0.002               0.000      0.247 r
  core2_inst/psum_mem_instance/U12/ZN (CKND2D0)                    0.130     0.084      0.331 f
  core2_inst/psum_mem_instance/n22 (net)        4        0.010               0.000      0.331 f
  core2_inst/psum_mem_instance/U8/ZN (NR2XD0)                      0.465     0.282      0.613 r
  core2_inst/psum_mem_instance/N184 (net)      22        0.041               0.000      0.613 r
  core2_inst/psum_mem_instance/U14/Z (BUFFD2)                      0.363     0.236      0.849 r
  core2_inst/psum_mem_instance/n917 (net)      67        0.127               0.000      0.849 r
  core2_inst/psum_mem_instance/memory9_reg_0_/E (EDFQD1)           0.363     0.000      0.849 r
  data arrival time                                                                     0.849

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory9_reg_0_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.084      0.916
  data required time                                                                    0.916
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.916
  data arrival time                                                                    -0.849
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.067


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_34_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_34_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_34_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_33_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_33_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_33_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_32_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_32_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_32_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_29_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_29_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_28_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_28_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_27_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_27_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_26_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_26_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_25_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_25_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_24_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_24_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_23_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_23_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_22_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_22_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_21_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_21_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_20_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_20_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_19_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_19_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_18_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_18_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_17_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_17_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_16_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_16_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_15_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_15_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_14_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_14_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_13_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_13_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_12_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_12_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_11_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_11_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_10_/E (EDFQD1)          0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_10_/CP (EDFQD1)                   0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_9_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_9_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_8_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_8_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_7_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_7_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_6_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_6_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_5_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_5_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_4_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_4_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_3_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_3_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_2_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_2_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_1_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_1_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


  Startpoint: inst_core2[8]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/memory6_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 f
  inst_core2[8] (in)                                               0.017     0.007      0.207 f
  inst_core2[8] (net)                          10        0.020               0.000      0.207 f
  core2_inst/inst[8] (core_col8_bw4_pr8_bw_psum11_0)                         0.000      0.207 f
  core2_inst/inst[8] (net)                               0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (sram_w16_sram_bit88_0)                  0.000      0.207 f
  core2_inst/psum_mem_instance/A[0] (net)                0.020               0.000      0.207 f
  core2_inst/psum_mem_instance/U11/ZN (INVD0)                      0.204     0.114      0.321 r
  core2_inst/psum_mem_instance/n10 (net)        9        0.018               0.000      0.321 r
  core2_inst/psum_mem_instance/U9/ZN (CKND2D1)                     0.232     0.175      0.496 f
  core2_inst/psum_mem_instance/n9 (net)         8        0.036               0.000      0.496 f
  core2_inst/psum_mem_instance/U25/ZN (NR2D2)                      0.236     0.181      0.677 r
  core2_inst/psum_mem_instance/N181 (net)      22        0.041               0.000      0.677 r
  core2_inst/psum_mem_instance/U19/Z (BUFFD3)                      0.248     0.177      0.854 r
  core2_inst/psum_mem_instance/n919 (net)      67        0.127               0.000      0.854 r
  core2_inst/psum_mem_instance/memory6_reg_0_/E (EDFQD1)           0.248     0.000      0.854 r
  data arrival time                                                                     0.854

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/memory6_reg_0_/CP (EDFQD1)                    0.000      1.000 r
  library setup time                                                        -0.074      0.926
  data required time                                                                    0.926
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.926
  data arrival time                                                                    -0.854
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.072


1
