

================================================================
== Vitis HLS Report for 'inverse_matrix_hw_Pipeline_L5_L6'
================================================================
* Date:           Mon Jan 23 11:32:48 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_matrix_se
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3102|     3102|  31.020 us|  31.020 us|  3102|  3102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |     3100|     3100|        31|         31|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    708|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   37|    1983|   1952|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    869|    -|
|Register         |        -|    -|    1878|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   37|    3861|   3529|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   10|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U22  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U23  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  37| 1983| 1952|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln39_10_fu_874_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln39_11_fu_884_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln39_12_fu_894_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln39_13_fu_904_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln39_14_fu_914_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln39_15_fu_924_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln39_16_fu_934_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln39_17_fu_652_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln39_1_fu_784_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln39_2_fu_794_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln39_3_fu_804_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln39_4_fu_814_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln39_5_fu_824_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln39_6_fu_834_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln39_7_fu_844_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln39_8_fu_854_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln39_9_fu_864_p2     |         +|   0|  0|  15|           8|           4|
    |add_ln39_fu_661_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln40_1_fu_634_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln40_2_fu_717_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln40_3_fu_735_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln40_fu_640_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln44_fu_1181_p2      |         +|   0|  0|  12|           4|           1|
    |add_ln46_1_fu_970_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln46_fu_976_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln48_10_fu_1121_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln48_11_fu_1131_p2   |         +|   0|  0|  15|           8|           4|
    |add_ln48_12_fu_1141_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln48_13_fu_1151_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln48_14_fu_1161_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln48_15_fu_1171_p2   |         +|   0|  0|  15|           8|           5|
    |add_ln48_1_fu_1031_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln48_2_fu_1041_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln48_3_fu_1051_p2    |         +|   0|  0|  15|           8|           3|
    |add_ln48_4_fu_1061_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_5_fu_1071_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_6_fu_1081_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_7_fu_1091_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_8_fu_1101_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_9_fu_1111_p2    |         +|   0|  0|  15|           8|           4|
    |add_ln48_fu_1021_p2      |         +|   0|  0|  15|           8|           3|
    |icmp_ln39_fu_646_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln44_fu_667_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln45_fu_944_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln39_1_fu_764_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln39_2_fu_774_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln39_fu_754_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln48_1_fu_1001_p2     |        or|   0|  0|   8|           2|           8|
    |or_ln48_2_fu_1011_p2     |        or|   0|  0|   8|           2|           8|
    |or_ln48_fu_991_p2        |        or|   0|  0|   8|           1|           8|
    |select_ln39_1_fu_685_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln39_2_fu_723_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln39_3_fu_741_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln39_fu_673_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 708|         367|         243|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  148|         32|    1|         32|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |    9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten42_load  |    9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |    9|          2|    4|          8|
    |grp_fu_437_p0                           |   59|         11|   32|        352|
    |grp_fu_437_p1                           |   59|         11|   32|        352|
    |grp_fu_441_p0                           |   59|         11|   32|        352|
    |grp_fu_441_p1                           |   59|         11|   32|        352|
    |grp_fu_445_p1                           |   14|          3|   32|         96|
    |grp_fu_449_p1                           |   14|          3|   32|         96|
    |grp_fu_453_p1                           |   14|          3|   32|         96|
    |grp_fu_457_p1                           |   14|          3|   32|         96|
    |grp_fu_461_p1                           |   14|          3|   32|         96|
    |grp_fu_465_p1                           |   14|          3|   32|         96|
    |grp_fu_469_p1                           |   14|          3|   32|         96|
    |grp_fu_473_p1                           |   14|          3|   32|         96|
    |grp_fu_477_p1                           |   14|          3|   32|         96|
    |i_fu_84                                 |    9|          2|    4|          8|
    |indvar_flatten42_fu_88                  |    9|          2|    7|         14|
    |j_fu_80                                 |    9|          2|    4|          8|
    |temp_address0                           |  148|         32|    9|        288|
    |temp_address1                           |  148|         32|    9|        288|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  869|        181|  466|       2942|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln39_17_reg_1224    |   7|   0|    7|          0|
    |add_ln46_1_reg_1343     |   6|   0|    8|          2|
    |ap_CS_fsm               |  31|   0|   31|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_fu_84                 |   4|   0|    4|          0|
    |icmp_ln39_reg_1220      |   1|   0|    1|          0|
    |icmp_ln45_reg_1339      |   1|   0|    1|          0|
    |indvar_flatten42_fu_88  |   7|   0|    7|          0|
    |j_fu_80                 |   4|   0|    4|          0|
    |mul_10_reg_1667         |  32|   0|   32|          0|
    |mul_11_reg_1672         |  32|   0|   32|          0|
    |mul_12_reg_1677         |  32|   0|   32|          0|
    |mul_13_reg_1682         |  32|   0|   32|          0|
    |mul_14_reg_1687         |  32|   0|   32|          0|
    |mul_15_reg_1692         |  32|   0|   32|          0|
    |mul_16_reg_1697         |  32|   0|   32|          0|
    |mul_17_reg_1702         |  32|   0|   32|          0|
    |mul_18_reg_1707         |  32|   0|   32|          0|
    |mul_1_reg_1597          |  32|   0|   32|          0|
    |mul_2_reg_1602          |  32|   0|   32|          0|
    |mul_3_reg_1607          |  32|   0|   32|          0|
    |mul_4_reg_1612          |  32|   0|   32|          0|
    |mul_5_reg_1617          |  32|   0|   32|          0|
    |mul_6_reg_1622          |  32|   0|   32|          0|
    |mul_7_reg_1627          |  32|   0|   32|          0|
    |mul_8_reg_1637          |  32|   0|   32|          0|
    |mul_9_reg_1647          |  32|   0|   32|          0|
    |mul_reg_1592            |  32|   0|   32|          0|
    |mul_s_reg_1652          |  32|   0|   32|          0|
    |ratio_reg_1507          |  32|   0|   32|          0|
    |reg_493                 |  32|   0|   32|          0|
    |reg_500                 |  32|   0|   32|          0|
    |reg_507                 |  32|   0|   32|          0|
    |reg_513                 |  32|   0|   32|          0|
    |reg_519                 |  32|   0|   32|          0|
    |reg_525                 |  32|   0|   32|          0|
    |reg_531                 |  32|   0|   32|          0|
    |reg_537                 |  32|   0|   32|          0|
    |reg_543                 |  32|   0|   32|          0|
    |reg_549                 |  32|   0|   32|          0|
    |reg_555                 |  32|   0|   32|          0|
    |reg_561                 |  32|   0|   32|          0|
    |reg_567                 |  32|   0|   32|          0|
    |reg_573                 |  32|   0|   32|          0|
    |reg_579                 |  32|   0|   32|          0|
    |reg_584                 |  32|   0|   32|          0|
    |select_ln39_1_reg_1234  |   4|   0|    4|          0|
    |select_ln39_reg_1229    |   4|   0|    4|          0|
    |temp_addr_10_reg_1562   |   6|   0|    9|          3|
    |temp_addr_12_reg_1567   |   6|   0|    9|          3|
    |temp_addr_14_reg_1582   |   6|   0|    9|          3|
    |temp_addr_16_reg_1587   |   6|   0|    9|          3|
    |temp_addr_18_reg_1632   |   6|   0|    9|          3|
    |temp_addr_20_reg_1642   |   6|   0|    9|          3|
    |temp_addr_22_reg_1657   |   6|   0|    9|          3|
    |temp_addr_24_reg_1662   |   6|   0|    9|          3|
    |temp_addr_26_reg_1712   |   6|   0|    9|          3|
    |temp_addr_28_reg_1717   |   6|   0|    9|          3|
    |temp_addr_2_reg_1522    |   6|   0|    9|          3|
    |temp_addr_30_reg_1722   |   6|   0|    9|          3|
    |temp_addr_32_reg_1727   |   6|   0|    9|          3|
    |temp_addr_34_reg_1732   |   6|   0|    9|          3|
    |temp_addr_36_reg_1737   |   6|   0|    9|          3|
    |temp_addr_38_reg_1742   |   6|   0|    9|          3|
    |temp_addr_40_reg_1747   |   6|   0|    9|          3|
    |temp_addr_4_reg_1527    |   6|   0|    9|          3|
    |temp_addr_6_reg_1542    |   6|   0|    9|          3|
    |temp_addr_8_reg_1547    |   6|   0|    9|          3|
    |temp_load_11_reg_1572   |  32|   0|   32|          0|
    |temp_load_13_reg_1577   |  32|   0|   32|          0|
    |temp_load_28_reg_1447   |  32|   0|   32|          0|
    |temp_load_30_reg_1452   |  32|   0|   32|          0|
    |temp_load_32_reg_1467   |  32|   0|   32|          0|
    |temp_load_34_reg_1472   |  32|   0|   32|          0|
    |temp_load_36_reg_1487   |  32|   0|   32|          0|
    |temp_load_38_reg_1492   |  32|   0|   32|          0|
    |temp_load_3_reg_1532    |  32|   0|   32|          0|
    |temp_load_5_reg_1537    |  32|   0|   32|          0|
    |temp_load_7_reg_1552    |  32|   0|   32|          0|
    |temp_load_9_reg_1557    |  32|   0|   32|          0|
    |zext_ln39_10_reg_1274   |   6|   0|   64|         58|
    |zext_ln39_11_reg_1279   |   6|   0|   64|         58|
    |zext_ln39_12_reg_1284   |   6|   0|   64|         58|
    |zext_ln39_13_reg_1289   |   6|   0|   64|         58|
    |zext_ln39_14_reg_1294   |   6|   0|   64|         58|
    |zext_ln39_15_reg_1299   |   6|   0|   64|         58|
    |zext_ln39_16_reg_1304   |   6|   0|   64|         58|
    |zext_ln39_17_reg_1309   |   6|   0|   64|         58|
    |zext_ln39_18_reg_1314   |   6|   0|   64|         58|
    |zext_ln39_19_reg_1319   |   6|   0|   64|         58|
    |zext_ln39_20_reg_1324   |   6|   0|   64|         58|
    |zext_ln39_21_reg_1329   |   6|   0|   64|         58|
    |zext_ln39_22_reg_1334   |   6|   0|   64|         58|
    |zext_ln39_2_reg_1239    |   6|   0|   64|         58|
    |zext_ln39_4_reg_1244    |   6|   0|   64|         58|
    |zext_ln39_5_reg_1249    |   6|   0|   64|         58|
    |zext_ln39_6_reg_1254    |   6|   0|   64|         58|
    |zext_ln39_7_reg_1259    |   6|   0|   64|         58|
    |zext_ln39_8_reg_1264    |   6|   0|   64|         58|
    |zext_ln39_9_reg_1269    |   6|   0|   64|         58|
    +------------------------+----+----+-----+-----------+
    |Total                   |1878|   0| 3100|       1222|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|grp_fu_307_p_din0   |  out|   32|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|grp_fu_307_p_din1   |  out|   32|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|grp_fu_307_p_dout0  |   in|   32|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|grp_fu_307_p_ce     |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L5_L6|  return value|
|temp_address0       |  out|    9|   ap_memory|                              temp|         array|
|temp_ce0            |  out|    1|   ap_memory|                              temp|         array|
|temp_we0            |  out|    1|   ap_memory|                              temp|         array|
|temp_d0             |  out|   32|   ap_memory|                              temp|         array|
|temp_q0             |   in|   32|   ap_memory|                              temp|         array|
|temp_address1       |  out|    9|   ap_memory|                              temp|         array|
|temp_ce1            |  out|    1|   ap_memory|                              temp|         array|
|temp_we1            |  out|    1|   ap_memory|                              temp|         array|
|temp_d1             |  out|   32|   ap_memory|                              temp|         array|
|temp_q1             |   in|   32|   ap_memory|                              temp|         array|
+--------------------+-----+-----+------------+----------------------------------+--------------+

