Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/amit/vhdl_lab/half_adder/half_adder_isim_beh.exe -prj /home/amit/vhdl_lab/half_adder/half_adder_beh.prj work.half_adder 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/amit/vhdl_lab/half_adder/half_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83256 KB
Fuse CPU Usage: 1500 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/amit/vhdl_lab/half_adder/half_adder_isim_beh.exe
Fuse Memory Usage: 648992 KB
Fuse CPU Usage: 1520 ms
GCC CPU Usage: 670 ms
