
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 185047 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 235753 ; free virtual = 303133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:15]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:242]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:283]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:283]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:242]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v:15]
WARNING: [Synth 8-3331] design td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 235470 ; free virtual = 302850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 235451 ; free virtual = 302832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 235450 ; free virtual = 302830
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 235432 ; free virtual = 302813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235104 ; free virtual = 302485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                               | RTL Object                                                                                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 | td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U/ram_reg | Implied   | 32 x 16              | RAM32X1D x 16   | 
|td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 | td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U/ram_reg | Implied   | 32 x 16              | RAM32X1D x 16   | 
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235088 ; free virtual = 302470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                               | RTL Object                                                                                                                                            | Inference | Size (Depth x Width) | Primitives      | 
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 | td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_0/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U/ram_reg | Implied   | 32 x 16              | RAM32X1D x 16   | 
|td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 | td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_1/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U/ram_reg | Implied   | 32 x 16              | RAM32X1D x 16   | 
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235083 ; free virtual = 302464
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235071 ; free virtual = 302452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235070 ; free virtual = 302452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235070 ; free virtual = 302451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235070 ; free virtual = 302451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235069 ; free virtual = 302451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235069 ; free virtual = 302451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |     5|
|3     |LUT3     |    65|
|4     |LUT4     |    54|
|5     |LUT5     |    37|
|6     |LUT6     |     5|
|7     |RAM32X1D |    32|
|8     |FDRE     |   105|
|9     |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                                    |Module                                                                  |Cells |
+------+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                                         |                                                                        |   306|
|2     |  td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_0     |td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore       |    78|
|3     |    td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U |td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_1 |    78|
|4     |  td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_U_1     |td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_0     |   174|
|5     |    td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram_U |td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram   |   174|
+------+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235068 ; free virtual = 302450
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235068 ; free virtual = 302449
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 228.672 ; free physical = 235077 ; free virtual = 302459
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.473 ; gain = 0.000 ; free physical = 234902 ; free virtual = 302283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1847.473 ; gain = 371.934 ; free physical = 234955 ; free virtual = 302337
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2410.129 ; gain = 562.656 ; free physical = 234292 ; free virtual = 301677
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.129 ; gain = 0.000 ; free physical = 234303 ; free virtual = 301688
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.141 ; gain = 0.000 ; free physical = 234284 ; free virtual = 301669
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2544.418 ; gain = 0.004 ; free physical = 233991 ; free virtual = 301376

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18051e524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233991 ; free virtual = 301376

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18051e524

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233934 ; free virtual = 301320
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18051e524

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233932 ; free virtual = 301318
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18051e524

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233941 ; free virtual = 301327
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18051e524

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233942 ; free virtual = 301327
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18051e524

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18051e524

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331
Ending Logic Optimization Task | Checksum: 18051e524

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18051e524

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18051e524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233946 ; free virtual = 301331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233947 ; free virtual = 301332
Ending Netlist Obfuscation Task | Checksum: 18051e524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2544.418 ; gain = 0.000 ; free physical = 233947 ; free virtual = 301332
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2544.418 ; gain = 0.004 ; free physical = 233947 ; free virtual = 301332
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 18051e524
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.414 ; gain = 0.000 ; free physical = 233903 ; free virtual = 301288
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.414 ; gain = 0.000 ; free physical = 233888 ; free virtual = 301274
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.704 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2577.402 ; gain = 0.988 ; free physical = 233935 ; free virtual = 301320
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2773.594 ; gain = 197.180 ; free physical = 233934 ; free virtual = 301319
Power optimization passes: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2773.594 ; gain = 197.180 ; free physical = 233934 ; free virtual = 301319

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233953 ; free virtual = 301338


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 106
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18051e524

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233952 ; free virtual = 301337
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 18051e524
Power optimization: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2773.594 ; gain = 229.176 ; free physical = 233955 ; free virtual = 301341
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28833432 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18051e524

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233983 ; free virtual = 301369
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18051e524

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233983 ; free virtual = 301368
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 18051e524

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233982 ; free virtual = 301368
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 18051e524

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233982 ; free virtual = 301367
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18051e524

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233981 ; free virtual = 301366

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233981 ; free virtual = 301366
Ending Netlist Obfuscation Task | Checksum: 18051e524

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233981 ; free virtual = 301366
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233935 ; free virtual = 301321
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdb2cbc7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233935 ; free virtual = 301321
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233935 ; free virtual = 301321

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 622c9d93

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233933 ; free virtual = 301319

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c05d8cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233934 ; free virtual = 301320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c05d8cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233934 ; free virtual = 301320
Phase 1 Placer Initialization | Checksum: c05d8cd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233934 ; free virtual = 301320

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1355e771f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233924 ; free virtual = 301309

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233899 ; free virtual = 301284

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c70fc108

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233899 ; free virtual = 301284
Phase 2 Global Placement | Checksum: 15275335b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233898 ; free virtual = 301284

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15275335b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233898 ; free virtual = 301284

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105289a49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233899 ; free virtual = 301285

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1299ae9ba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233900 ; free virtual = 301285

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1559c7a86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233900 ; free virtual = 301285

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ca26c414

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15f669d15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18b688ce1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298
Phase 3 Detail Placement | Checksum: 18b688ce1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11f463e37

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11f463e37

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.049. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bc6f2778

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233913 ; free virtual = 301298
Phase 4.1 Post Commit Optimization | Checksum: bc6f2778

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233912 ; free virtual = 301298

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bc6f2778

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233914 ; free virtual = 301299

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bc6f2778

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233914 ; free virtual = 301299

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233914 ; free virtual = 301299
Phase 4.4 Final Placement Cleanup | Checksum: bdb04f25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233914 ; free virtual = 301299
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bdb04f25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233914 ; free virtual = 301299
Ending Placer Task | Checksum: b98a3e84

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233929 ; free virtual = 301315
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233929 ; free virtual = 301315
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233898 ; free virtual = 301283
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233890 ; free virtual = 301275
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2773.594 ; gain = 0.000 ; free physical = 233890 ; free virtual = 301277
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
