[
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496013",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496013",
        "articleTitle": "The Verilog Procedural Interface for the Verilog Hardware Description Language",
        "volume": null,
        "issue": null,
        "startPage": "17",
        "endPage": "23",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087167943,
                "preferredName": "C. Dawson",
                "firstName": "C.",
                "lastName": "Dawson"
            },
            {
                "id": 37087167271,
                "preferredName": "S.K. Pattanam",
                "firstName": "S.K.",
                "lastName": "Pattanam"
            },
            {
                "id": 37087169305,
                "preferredName": "D. Roberts",
                "firstName": "D.",
                "lastName": "Roberts"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496023",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496023",
        "articleTitle": "Formal verification-a viable alternative to simulation?",
        "volume": null,
        "issue": null,
        "startPage": "90",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37088133292,
                "preferredName": "A. Nordstrom",
                "firstName": "A.",
                "lastName": "Nordstrom"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496014",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496014",
        "articleTitle": "Faster Verilog simulations using a cycle based programming methodology",
        "volume": null,
        "issue": null,
        "startPage": "24",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37089115920,
                "preferredName": "M. Becker",
                "firstName": "M.",
                "lastName": "Becker"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496012",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496012",
        "articleTitle": "INCA: a next-generation architecture for simulation",
        "volume": null,
        "issue": null,
        "startPage": "12",
        "endPage": "16",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37665534700,
                "preferredName": "J. Lawrence",
                "firstName": "J.",
                "lastName": "Lawrence"
            },
            {
                "id": 37087166605,
                "preferredName": "C. Ussery",
                "firstName": "C.",
                "lastName": "Ussery"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496021",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496021",
        "articleTitle": "A sockets-based implementation of hardware and software co-design",
        "volume": null,
        "issue": null,
        "startPage": "77",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 38140888800,
                "preferredName": "A. Herbert",
                "firstName": "A.",
                "lastName": "Herbert"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496016",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496016",
        "articleTitle": "On the use of Verilog HDL in the conversion of existing hardware designs to newer technology",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087168476,
                "preferredName": "D. Crate",
                "firstName": "D.",
                "lastName": "Crate"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496024",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496024",
        "articleTitle": "Addressing the systems-in-silicon verification challenge: a new approach to logic verification",
        "volume": null,
        "issue": null,
        "startPage": "96",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37088131741,
                "preferredName": "S. Caplow",
                "firstName": "S.",
                "lastName": "Caplow"
            },
            {
                "id": 37088132635,
                "preferredName": "M. Sottak",
                "firstName": "M.",
                "lastName": "Sottak"
            },
            {
                "id": 37346802100,
                "preferredName": "D. Kelf",
                "firstName": "D.",
                "lastName": "Kelf"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496026",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496026",
        "articleTitle": "ASIC design validation in a system context",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "112",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37088132760,
                "preferredName": "J. Bartlett",
                "firstName": "J.",
                "lastName": "Bartlett"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496015",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496015",
        "articleTitle": "VIP: a Verilog Interpreter for Preprocessing",
        "volume": null,
        "issue": null,
        "startPage": "34",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087170111,
                "preferredName": "S. Mittra",
                "firstName": "S.",
                "lastName": "Mittra"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496017",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496017",
        "articleTitle": "Multi-methodology design: an experimental comparison",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "49",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087169860,
                "preferredName": "R. Prasad",
                "firstName": "R.",
                "lastName": "Prasad"
            },
            {
                "id": 37350376000,
                "preferredName": "H. Kobayashi",
                "firstName": "H.",
                "lastName": "Kobayashi"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496019",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496019",
        "articleTitle": "Towards a formal model of hardware synthesized from Verilog",
        "volume": null,
        "issue": null,
        "startPage": "60",
        "endPage": "66",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37270660600,
                "preferredName": "M. Arnold",
                "firstName": "M.",
                "lastName": "Arnold"
            },
            {
                "id": 37654015800,
                "preferredName": "A. Wallace",
                "firstName": "A.",
                "lastName": "Wallace"
            },
            {
                "id": 37349027800,
                "preferredName": "J. Cupal",
                "firstName": "J.",
                "lastName": "Cupal"
            },
            {
                "id": 37357822700,
                "preferredName": "J. Cowles",
                "firstName": "J.",
                "lastName": "Cowles"
            },
            {
                "id": 37349018000,
                "preferredName": "F. Engineer",
                "firstName": "F.",
                "lastName": "Engineer"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496025",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496025",
        "articleTitle": "Hierarchical test coverage",
        "volume": null,
        "issue": null,
        "startPage": "101",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 38140888800,
                "preferredName": "A. Herbert",
                "firstName": "A.",
                "lastName": "Herbert"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496020",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496020",
        "articleTitle": "Synthesizing multi-phase HDL programs",
        "volume": null,
        "issue": null,
        "startPage": "67",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087775821,
                "preferredName": "Szu-Tsung Cheng",
                "firstName": null,
                "lastName": "Szu-Tsung Cheng"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496011",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496011",
        "articleTitle": "An architecture for a verilog hardware accelerator",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087169037,
                "preferredName": "C. Burns",
                "firstName": "C.",
                "lastName": "Burns"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496018",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496018",
        "articleTitle": "Vstyle: a coding style analyzer for synthesizable Verilog",
        "volume": null,
        "issue": null,
        "startPage": "50",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087169965,
                "preferredName": "B. Gelinas",
                "firstName": "B.",
                "lastName": "Gelinas"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496022",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496022",
        "articleTitle": "LEAH: an introduction to behavioral abstraction and co-simulation using Perl and Verilog",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "88",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": [
            {
                "id": 37087169965,
                "preferredName": "B. Gelinas",
                "firstName": "B.",
                "lastName": "Gelinas"
            },
            {
                "id": 37087167360,
                "preferredName": "K. Dorman",
                "firstName": "K.",
                "lastName": "Dorman"
            },
            {
                "id": 37087167168,
                "preferredName": "E. Mednick",
                "firstName": "E.",
                "lastName": "Mednick"
            }
        ]
    },
    {
        "publicationNumber": "3561",
        "doi": "10.1109/IVC.1996.496027",
        "publicationYear": "1996",
        "publicationDate": "26-28 Feb. 1996",
        "articleNumber": "496027",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "113",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings. IEEE International Verilog HDL Conference",
        "authors": []
    }
]