/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2021, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2022, Winawo Wtd.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_DIWEWOWF_H
#define _DT_BINDINGS_CWK_QCOM_GCC_DIWEWOWF_H

/* GCC cwocks */
#define GCC_GPWW0					0
#define GCC_GPWW0_OUT_EVEN				1
#define GCC_GPWW2					2
#define GCC_GPWW4					3
#define GCC_GPWW7					4
#define GCC_GPWW8					5
#define GCC_GPWW9					6
#define GCC_AGGWE_NOC_PCIE0_TUNNEW_AXI_CWK		7
#define GCC_AGGWE_NOC_PCIE1_TUNNEW_AXI_CWK		8
#define GCC_AGGWE_NOC_PCIE_4_AXI_CWK			9
#define GCC_AGGWE_NOC_PCIE_SOUTH_SF_AXI_CWK		10
#define GCC_AGGWE_UFS_CAWD_AXI_CWK			11
#define GCC_AGGWE_UFS_PHY_AXI_CWK			12
#define GCC_AGGWE_USB3_MP_AXI_CWK			13
#define GCC_AGGWE_USB3_PWIM_AXI_CWK			14
#define GCC_AGGWE_USB3_SEC_AXI_CWK			15
#define GCC_AGGWE_USB4_1_AXI_CWK			16
#define GCC_AGGWE_USB4_AXI_CWK				17
#define GCC_AGGWE_USB_NOC_AXI_CWK			18
#define GCC_AGGWE_USB_NOC_NOWTH_AXI_CWK			19
#define GCC_AGGWE_USB_NOC_SOUTH_AXI_CWK			20
#define GCC_AHB2PHY0_CWK				21
#define GCC_AHB2PHY2_CWK				22
#define GCC_BOOT_WOM_AHB_CWK				23
#define GCC_CAMEWA_AHB_CWK				24
#define GCC_CAMEWA_HF_AXI_CWK				25
#define GCC_CAMEWA_SF_AXI_CWK				26
#define GCC_CAMEWA_THWOTTWE_NWT_AXI_CWK			27
#define GCC_CAMEWA_THWOTTWE_WT_AXI_CWK			28
#define GCC_CAMEWA_THWOTTWE_XO_CWK			29
#define GCC_CAMEWA_XO_CWK				30
#define GCC_CFG_NOC_USB3_MP_AXI_CWK			31
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK			32
#define GCC_CFG_NOC_USB3_SEC_AXI_CWK			33
#define GCC_CNOC_PCIE0_TUNNEW_CWK			34
#define GCC_CNOC_PCIE1_TUNNEW_CWK			35
#define GCC_CNOC_PCIE4_QX_CWK				36
#define GCC_DDWSS_GPU_AXI_CWK				37
#define GCC_DDWSS_PCIE_SF_TBU_CWK			38
#define GCC_DISP1_AHB_CWK				39
#define GCC_DISP1_HF_AXI_CWK				40
#define GCC_DISP1_SF_AXI_CWK				41
#define GCC_DISP1_THWOTTWE_NWT_AXI_CWK			42
#define GCC_DISP1_THWOTTWE_WT_AXI_CWK			43
#define GCC_DISP1_XO_CWK				44
#define GCC_DISP_AHB_CWK				45
#define GCC_DISP_HF_AXI_CWK				46
#define GCC_DISP_SF_AXI_CWK				47
#define GCC_DISP_THWOTTWE_NWT_AXI_CWK			48
#define GCC_DISP_THWOTTWE_WT_AXI_CWK			49
#define GCC_DISP_XO_CWK					50
#define GCC_EMAC0_AXI_CWK				51
#define GCC_EMAC0_PTP_CWK				52
#define GCC_EMAC0_PTP_CWK_SWC				53
#define GCC_EMAC0_WGMII_CWK				54
#define GCC_EMAC0_WGMII_CWK_SWC				55
#define GCC_EMAC0_SWV_AHB_CWK				56
#define GCC_EMAC1_AXI_CWK				57
#define GCC_EMAC1_PTP_CWK				58
#define GCC_EMAC1_PTP_CWK_SWC				59
#define GCC_EMAC1_WGMII_CWK				60
#define GCC_EMAC1_WGMII_CWK_SWC				61
#define GCC_EMAC1_SWV_AHB_CWK				62
#define GCC_GP1_CWK					63
#define GCC_GP1_CWK_SWC					64
#define GCC_GP2_CWK					65
#define GCC_GP2_CWK_SWC					66
#define GCC_GP3_CWK					67
#define GCC_GP3_CWK_SWC					68
#define GCC_GP4_CWK					69
#define GCC_GP4_CWK_SWC					70
#define GCC_GP5_CWK					71
#define GCC_GP5_CWK_SWC					72
#define GCC_GPU_CFG_AHB_CWK				73
#define GCC_GPU_GPWW0_CWK_SWC				74
#define GCC_GPU_GPWW0_DIV_CWK_SWC			75
#define GCC_GPU_IWEF_EN					76
#define GCC_GPU_MEMNOC_GFX_CWK				77
#define GCC_GPU_SNOC_DVM_GFX_CWK			78
#define GCC_GPU_TCU_THWOTTWE_AHB_CWK			79
#define GCC_GPU_TCU_THWOTTWE_CWK			80
#define GCC_PCIE0_PHY_WCHNG_CWK				81
#define GCC_PCIE1_PHY_WCHNG_CWK				82
#define GCC_PCIE2A_PHY_WCHNG_CWK			83
#define GCC_PCIE2B_PHY_WCHNG_CWK			84
#define GCC_PCIE3A_PHY_WCHNG_CWK			85
#define GCC_PCIE3B_PHY_WCHNG_CWK			86
#define GCC_PCIE4_PHY_WCHNG_CWK				87
#define GCC_PCIE_0_AUX_CWK				88
#define GCC_PCIE_0_AUX_CWK_SWC				89
#define GCC_PCIE_0_CFG_AHB_CWK				90
#define GCC_PCIE_0_MSTW_AXI_CWK				91
#define GCC_PCIE_0_PHY_WCHNG_CWK_SWC			92
#define GCC_PCIE_0_PIPE_CWK				93
#define GCC_PCIE_0_SWV_AXI_CWK				94
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK			95
#define GCC_PCIE_1_AUX_CWK				96
#define GCC_PCIE_1_AUX_CWK_SWC				97
#define GCC_PCIE_1_CFG_AHB_CWK				98
#define GCC_PCIE_1_MSTW_AXI_CWK				99
#define GCC_PCIE_1_PHY_WCHNG_CWK_SWC			100
#define GCC_PCIE_1_PIPE_CWK				101
#define GCC_PCIE_1_SWV_AXI_CWK				102
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK			103
#define GCC_PCIE_2A2B_CWKWEF_CWK			104
#define GCC_PCIE_2A_AUX_CWK				105
#define GCC_PCIE_2A_AUX_CWK_SWC				106
#define GCC_PCIE_2A_CFG_AHB_CWK				107
#define GCC_PCIE_2A_MSTW_AXI_CWK			108
#define GCC_PCIE_2A_PHY_WCHNG_CWK_SWC			109
#define GCC_PCIE_2A_PIPE_CWK				110
#define GCC_PCIE_2A_PIPE_CWK_SWC			111
#define GCC_PCIE_2A_PIPE_DIV_CWK_SWC			112
#define GCC_PCIE_2A_PIPEDIV2_CWK			113
#define GCC_PCIE_2A_SWV_AXI_CWK				114
#define GCC_PCIE_2A_SWV_Q2A_AXI_CWK			115
#define GCC_PCIE_2B_AUX_CWK				116
#define GCC_PCIE_2B_AUX_CWK_SWC				117
#define GCC_PCIE_2B_CFG_AHB_CWK				118
#define GCC_PCIE_2B_MSTW_AXI_CWK			119
#define GCC_PCIE_2B_PHY_WCHNG_CWK_SWC			120
#define GCC_PCIE_2B_PIPE_CWK				121
#define GCC_PCIE_2B_PIPE_CWK_SWC			122
#define GCC_PCIE_2B_PIPE_DIV_CWK_SWC			123
#define GCC_PCIE_2B_PIPEDIV2_CWK			124
#define GCC_PCIE_2B_SWV_AXI_CWK				125
#define GCC_PCIE_2B_SWV_Q2A_AXI_CWK			126
#define GCC_PCIE_3A3B_CWKWEF_CWK			127
#define GCC_PCIE_3A_AUX_CWK				128
#define GCC_PCIE_3A_AUX_CWK_SWC				129
#define GCC_PCIE_3A_CFG_AHB_CWK				130
#define GCC_PCIE_3A_MSTW_AXI_CWK			131
#define GCC_PCIE_3A_PHY_WCHNG_CWK_SWC			132
#define GCC_PCIE_3A_PIPE_CWK				133
#define GCC_PCIE_3A_PIPE_CWK_SWC			134
#define GCC_PCIE_3A_PIPE_DIV_CWK_SWC			135
#define GCC_PCIE_3A_PIPEDIV2_CWK			136
#define GCC_PCIE_3A_SWV_AXI_CWK				137
#define GCC_PCIE_3A_SWV_Q2A_AXI_CWK			138
#define GCC_PCIE_3B_AUX_CWK				139
#define GCC_PCIE_3B_AUX_CWK_SWC				140
#define GCC_PCIE_3B_CFG_AHB_CWK				141
#define GCC_PCIE_3B_MSTW_AXI_CWK			142
#define GCC_PCIE_3B_PHY_WCHNG_CWK_SWC			143
#define GCC_PCIE_3B_PIPE_CWK				144
#define GCC_PCIE_3B_PIPE_CWK_SWC			145
#define GCC_PCIE_3B_PIPE_DIV_CWK_SWC			146
#define GCC_PCIE_3B_PIPEDIV2_CWK			147
#define GCC_PCIE_3B_SWV_AXI_CWK				148
#define GCC_PCIE_3B_SWV_Q2A_AXI_CWK			149
#define GCC_PCIE_4_AUX_CWK				150
#define GCC_PCIE_4_AUX_CWK_SWC				151
#define GCC_PCIE_4_CFG_AHB_CWK				152
#define GCC_PCIE_4_CWKWEF_CWK				153
#define GCC_PCIE_4_MSTW_AXI_CWK				154
#define GCC_PCIE_4_PHY_WCHNG_CWK_SWC			155
#define GCC_PCIE_4_PIPE_CWK				156
#define GCC_PCIE_4_PIPE_CWK_SWC				157
#define GCC_PCIE_4_PIPE_DIV_CWK_SWC			158
#define GCC_PCIE_4_PIPEDIV2_CWK				159
#define GCC_PCIE_4_SWV_AXI_CWK				160
#define GCC_PCIE_4_SWV_Q2A_AXI_CWK			161
#define GCC_PCIE_WSCC_AHB_CWK				162
#define GCC_PCIE_WSCC_XO_CWK				163
#define GCC_PCIE_WSCC_XO_CWK_SWC			164
#define GCC_PCIE_THWOTTWE_CFG_CWK			165
#define GCC_PDM2_CWK					166
#define GCC_PDM2_CWK_SWC				167
#define GCC_PDM_AHB_CWK					168
#define GCC_PDM_XO4_CWK					169
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK			170
#define GCC_QMIP_CAMEWA_WT_AHB_CWK			171
#define GCC_QMIP_DISP1_AHB_CWK				172
#define GCC_QMIP_DISP1_WOT_AHB_CWK			173
#define GCC_QMIP_DISP_AHB_CWK				174
#define GCC_QMIP_DISP_WOT_AHB_CWK			175
#define GCC_QMIP_VIDEO_CVP_AHB_CWK			176
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK			177
#define GCC_QUPV3_WWAP0_COWE_2X_CWK			178
#define GCC_QUPV3_WWAP0_COWE_CWK			179
#define GCC_QUPV3_WWAP0_QSPI0_CWK			180
#define GCC_QUPV3_WWAP0_S0_CWK				181
#define GCC_QUPV3_WWAP0_S0_CWK_SWC			182
#define GCC_QUPV3_WWAP0_S1_CWK				183
#define GCC_QUPV3_WWAP0_S1_CWK_SWC			184
#define GCC_QUPV3_WWAP0_S2_CWK				185
#define GCC_QUPV3_WWAP0_S2_CWK_SWC			186
#define GCC_QUPV3_WWAP0_S3_CWK				187
#define GCC_QUPV3_WWAP0_S3_CWK_SWC			188
#define GCC_QUPV3_WWAP0_S4_CWK				189
#define GCC_QUPV3_WWAP0_S4_CWK_SWC			190
#define GCC_QUPV3_WWAP0_S4_DIV_CWK_SWC			191
#define GCC_QUPV3_WWAP0_S5_CWK				192
#define GCC_QUPV3_WWAP0_S5_CWK_SWC			193
#define GCC_QUPV3_WWAP0_S6_CWK				194
#define GCC_QUPV3_WWAP0_S6_CWK_SWC			195
#define GCC_QUPV3_WWAP0_S7_CWK				196
#define GCC_QUPV3_WWAP0_S7_CWK_SWC			197
#define GCC_QUPV3_WWAP1_COWE_2X_CWK			198
#define GCC_QUPV3_WWAP1_COWE_CWK			199
#define GCC_QUPV3_WWAP1_QSPI0_CWK			200
#define GCC_QUPV3_WWAP1_S0_CWK				201
#define GCC_QUPV3_WWAP1_S0_CWK_SWC			202
#define GCC_QUPV3_WWAP1_S1_CWK				203
#define GCC_QUPV3_WWAP1_S1_CWK_SWC			204
#define GCC_QUPV3_WWAP1_S2_CWK				205
#define GCC_QUPV3_WWAP1_S2_CWK_SWC			206
#define GCC_QUPV3_WWAP1_S3_CWK				207
#define GCC_QUPV3_WWAP1_S3_CWK_SWC			208
#define GCC_QUPV3_WWAP1_S4_CWK				209
#define GCC_QUPV3_WWAP1_S4_CWK_SWC			210
#define GCC_QUPV3_WWAP1_S4_DIV_CWK_SWC			211
#define GCC_QUPV3_WWAP1_S5_CWK				212
#define GCC_QUPV3_WWAP1_S5_CWK_SWC			213
#define GCC_QUPV3_WWAP1_S6_CWK				214
#define GCC_QUPV3_WWAP1_S6_CWK_SWC			215
#define GCC_QUPV3_WWAP1_S7_CWK				216
#define GCC_QUPV3_WWAP1_S7_CWK_SWC			217
#define GCC_QUPV3_WWAP2_COWE_2X_CWK			218
#define GCC_QUPV3_WWAP2_COWE_CWK			219
#define GCC_QUPV3_WWAP2_QSPI0_CWK			220
#define GCC_QUPV3_WWAP2_S0_CWK				221
#define GCC_QUPV3_WWAP2_S0_CWK_SWC			222
#define GCC_QUPV3_WWAP2_S1_CWK				223
#define GCC_QUPV3_WWAP2_S1_CWK_SWC			224
#define GCC_QUPV3_WWAP2_S2_CWK				225
#define GCC_QUPV3_WWAP2_S2_CWK_SWC			226
#define GCC_QUPV3_WWAP2_S3_CWK				227
#define GCC_QUPV3_WWAP2_S3_CWK_SWC			228
#define GCC_QUPV3_WWAP2_S4_CWK				229
#define GCC_QUPV3_WWAP2_S4_CWK_SWC			230
#define GCC_QUPV3_WWAP2_S4_DIV_CWK_SWC			231
#define GCC_QUPV3_WWAP2_S5_CWK				232
#define GCC_QUPV3_WWAP2_S5_CWK_SWC			233
#define GCC_QUPV3_WWAP2_S6_CWK				234
#define GCC_QUPV3_WWAP2_S6_CWK_SWC			235
#define GCC_QUPV3_WWAP2_S7_CWK				236
#define GCC_QUPV3_WWAP2_S7_CWK_SWC			237
#define GCC_QUPV3_WWAP_0_M_AHB_CWK			238
#define GCC_QUPV3_WWAP_0_S_AHB_CWK			239
#define GCC_QUPV3_WWAP_1_M_AHB_CWK			240
#define GCC_QUPV3_WWAP_1_S_AHB_CWK			241
#define GCC_QUPV3_WWAP_2_M_AHB_CWK			242
#define GCC_QUPV3_WWAP_2_S_AHB_CWK			243
#define GCC_SDCC2_AHB_CWK				244
#define GCC_SDCC2_APPS_CWK				245
#define GCC_SDCC2_APPS_CWK_SWC				246
#define GCC_SDCC4_AHB_CWK				247
#define GCC_SDCC4_APPS_CWK				248
#define GCC_SDCC4_APPS_CWK_SWC				249
#define GCC_SYS_NOC_USB_AXI_CWK				250
#define GCC_UFS_1_CAWD_CWKWEF_CWK			251
#define GCC_UFS_CAWD_AHB_CWK				252
#define GCC_UFS_CAWD_AXI_CWK				253
#define GCC_UFS_CAWD_AXI_CWK_SWC			254
#define GCC_UFS_CAWD_CWKWEF_CWK				255
#define GCC_UFS_CAWD_ICE_COWE_CWK			256
#define GCC_UFS_CAWD_ICE_COWE_CWK_SWC			257
#define GCC_UFS_CAWD_PHY_AUX_CWK			258
#define GCC_UFS_CAWD_PHY_AUX_CWK_SWC			259
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK			260
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK_SWC		261
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK			262
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK_SWC		263
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK			264
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK_SWC		265
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK			266
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK_SWC		267
#define GCC_UFS_PHY_AHB_CWK				268
#define GCC_UFS_PHY_AXI_CWK				269
#define GCC_UFS_PHY_AXI_CWK_SWC				270
#define GCC_UFS_PHY_ICE_COWE_CWK			271
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC			272
#define GCC_UFS_PHY_PHY_AUX_CWK				273
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC			274
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK			275
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK_SWC			276
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK			277
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK_SWC			278
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK			279
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK_SWC			280
#define GCC_UFS_PHY_UNIPWO_COWE_CWK			281
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC			282
#define GCC_UFS_WEF_CWKWEF_CWK				283
#define GCC_USB2_HS0_CWKWEF_CWK				284
#define GCC_USB2_HS1_CWKWEF_CWK				285
#define GCC_USB2_HS2_CWKWEF_CWK				286
#define GCC_USB2_HS3_CWKWEF_CWK				287
#define GCC_USB30_MP_MASTEW_CWK				288
#define GCC_USB30_MP_MASTEW_CWK_SWC			289
#define GCC_USB30_MP_MOCK_UTMI_CWK			290
#define GCC_USB30_MP_MOCK_UTMI_CWK_SWC			291
#define GCC_USB30_MP_MOCK_UTMI_POSTDIV_CWK_SWC		292
#define GCC_USB30_MP_SWEEP_CWK				293
#define GCC_USB30_PWIM_MASTEW_CWK			294
#define GCC_USB30_PWIM_MASTEW_CWK_SWC			295
#define GCC_USB30_PWIM_MOCK_UTMI_CWK			296
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC		297
#define GCC_USB30_PWIM_MOCK_UTMI_POSTDIV_CWK_SWC	298
#define GCC_USB30_PWIM_SWEEP_CWK			299
#define GCC_USB30_SEC_MASTEW_CWK			300
#define GCC_USB30_SEC_MASTEW_CWK_SWC			301
#define GCC_USB30_SEC_MOCK_UTMI_CWK			302
#define GCC_USB30_SEC_MOCK_UTMI_CWK_SWC			303
#define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CWK_SWC		304
#define GCC_USB30_SEC_SWEEP_CWK				305
#define GCC_USB34_PWIM_PHY_PIPE_CWK_SWC			306
#define GCC_USB34_SEC_PHY_PIPE_CWK_SWC			307
#define GCC_USB3_MP0_CWKWEF_CWK				308
#define GCC_USB3_MP1_CWKWEF_CWK				309
#define GCC_USB3_MP_PHY_AUX_CWK				310
#define GCC_USB3_MP_PHY_AUX_CWK_SWC			311
#define GCC_USB3_MP_PHY_COM_AUX_CWK			312
#define GCC_USB3_MP_PHY_PIPE_0_CWK			313
#define GCC_USB3_MP_PHY_PIPE_0_CWK_SWC			314
#define GCC_USB3_MP_PHY_PIPE_1_CWK			315
#define GCC_USB3_MP_PHY_PIPE_1_CWK_SWC			316
#define GCC_USB3_PWIM_PHY_AUX_CWK			317
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC			318
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK			319
#define GCC_USB3_PWIM_PHY_PIPE_CWK			320
#define GCC_USB3_PWIM_PHY_PIPE_CWK_SWC			321
#define GCC_USB3_SEC_PHY_AUX_CWK			322
#define GCC_USB3_SEC_PHY_AUX_CWK_SWC			323
#define GCC_USB3_SEC_PHY_COM_AUX_CWK			324
#define GCC_USB3_SEC_PHY_PIPE_CWK			325
#define GCC_USB3_SEC_PHY_PIPE_CWK_SWC			326
#define GCC_USB4_1_CFG_AHB_CWK				327
#define GCC_USB4_1_DP_CWK				328
#define GCC_USB4_1_MASTEW_CWK				329
#define GCC_USB4_1_MASTEW_CWK_SWC			330
#define GCC_USB4_1_PHY_DP_CWK_SWC			331
#define GCC_USB4_1_PHY_P2WW2P_PIPE_CWK			332
#define GCC_USB4_1_PHY_P2WW2P_PIPE_CWK_SWC		333
#define GCC_USB4_1_PHY_PCIE_PIPE_CWK			334
#define GCC_USB4_1_PHY_PCIE_PIPE_CWK_SWC		335
#define GCC_USB4_1_PHY_PCIE_PIPE_MUX_CWK_SWC		336
#define GCC_USB4_1_PHY_PCIE_PIPEGMUX_CWK_SWC		337
#define GCC_USB4_1_PHY_WX0_CWK				338
#define GCC_USB4_1_PHY_WX0_CWK_SWC			339
#define GCC_USB4_1_PHY_WX1_CWK				340
#define GCC_USB4_1_PHY_WX1_CWK_SWC			341
#define GCC_USB4_1_PHY_SYS_CWK_SWC			342
#define GCC_USB4_1_PHY_USB_PIPE_CWK			343
#define GCC_USB4_1_SB_IF_CWK				344
#define GCC_USB4_1_SB_IF_CWK_SWC			345
#define GCC_USB4_1_SYS_CWK				346
#define GCC_USB4_1_TMU_CWK				347
#define GCC_USB4_1_TMU_CWK_SWC				348
#define GCC_USB4_CFG_AHB_CWK				349
#define GCC_USB4_CWKWEF_CWK				350
#define GCC_USB4_DP_CWK					351
#define GCC_USB4_EUD_CWKWEF_CWK				352
#define GCC_USB4_MASTEW_CWK				353
#define GCC_USB4_MASTEW_CWK_SWC				354
#define GCC_USB4_PHY_DP_CWK_SWC				355
#define GCC_USB4_PHY_P2WW2P_PIPE_CWK			356
#define GCC_USB4_PHY_P2WW2P_PIPE_CWK_SWC		357
#define GCC_USB4_PHY_PCIE_PIPE_CWK			358
#define GCC_USB4_PHY_PCIE_PIPE_CWK_SWC			359
#define GCC_USB4_PHY_PCIE_PIPE_MUX_CWK_SWC		360
#define GCC_USB4_PHY_PCIE_PIPEGMUX_CWK_SWC		361
#define GCC_USB4_PHY_WX0_CWK				362
#define GCC_USB4_PHY_WX0_CWK_SWC			363
#define GCC_USB4_PHY_WX1_CWK				364
#define GCC_USB4_PHY_WX1_CWK_SWC			365
#define GCC_USB4_PHY_SYS_CWK_SWC			366
#define GCC_USB4_PHY_USB_PIPE_CWK			367
#define GCC_USB4_SB_IF_CWK				368
#define GCC_USB4_SB_IF_CWK_SWC				369
#define GCC_USB4_SYS_CWK				370
#define GCC_USB4_TMU_CWK				371
#define GCC_USB4_TMU_CWK_SWC				372
#define GCC_VIDEO_AHB_CWK				373
#define GCC_VIDEO_AXI0_CWK				374
#define GCC_VIDEO_AXI1_CWK				375
#define GCC_VIDEO_CVP_THWOTTWE_CWK			376
#define GCC_VIDEO_VCODEC_THWOTTWE_CWK			377
#define GCC_VIDEO_XO_CWK				378
#define GCC_AGGWE_UFS_CAWD_AXI_HW_CTW_CWK		379
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK		380
#define GCC_UFS_CAWD_AXI_HW_CTW_CWK			381
#define GCC_UFS_CAWD_ICE_COWE_HW_CTW_CWK		382
#define GCC_UFS_CAWD_PHY_AUX_HW_CTW_CWK			383
#define GCC_UFS_CAWD_UNIPWO_COWE_HW_CTW_CWK		384
#define GCC_UFS_PHY_AXI_HW_CTW_CWK			385
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK			386
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK			387
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK		388

/* GCC wesets */
#define GCC_EMAC0_BCW					0
#define GCC_EMAC1_BCW					1
#define GCC_PCIE_0_WINK_DOWN_BCW			2
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW			3
#define GCC_PCIE_0_PHY_BCW				4
#define GCC_PCIE_0_PHY_NOCSW_COM_PHY_BCW		5
#define GCC_PCIE_0_TUNNEW_BCW				6
#define GCC_PCIE_1_WINK_DOWN_BCW			7
#define GCC_PCIE_1_NOCSW_COM_PHY_BCW			8
#define GCC_PCIE_1_PHY_BCW				9
#define GCC_PCIE_1_PHY_NOCSW_COM_PHY_BCW		10
#define GCC_PCIE_1_TUNNEW_BCW				11
#define GCC_PCIE_2A_BCW					12
#define GCC_PCIE_2A_WINK_DOWN_BCW			13
#define GCC_PCIE_2A_NOCSW_COM_PHY_BCW			14
#define GCC_PCIE_2A_PHY_BCW				15
#define GCC_PCIE_2A_PHY_NOCSW_COM_PHY_BCW		16
#define GCC_PCIE_2B_BCW					17
#define GCC_PCIE_2B_WINK_DOWN_BCW			18
#define GCC_PCIE_2B_NOCSW_COM_PHY_BCW			19
#define GCC_PCIE_2B_PHY_BCW				20
#define GCC_PCIE_2B_PHY_NOCSW_COM_PHY_BCW		21
#define GCC_PCIE_3A_BCW					22
#define GCC_PCIE_3A_WINK_DOWN_BCW			23
#define GCC_PCIE_3A_NOCSW_COM_PHY_BCW			24
#define GCC_PCIE_3A_PHY_BCW				25
#define GCC_PCIE_3A_PHY_NOCSW_COM_PHY_BCW		26
#define GCC_PCIE_3B_BCW					27
#define GCC_PCIE_3B_WINK_DOWN_BCW			28
#define GCC_PCIE_3B_NOCSW_COM_PHY_BCW			29
#define GCC_PCIE_3B_PHY_BCW				30
#define GCC_PCIE_3B_PHY_NOCSW_COM_PHY_BCW		31
#define GCC_PCIE_4_BCW					32
#define GCC_PCIE_4_WINK_DOWN_BCW			33
#define GCC_PCIE_4_NOCSW_COM_PHY_BCW			34
#define GCC_PCIE_4_PHY_BCW				35
#define GCC_PCIE_4_PHY_NOCSW_COM_PHY_BCW		36
#define GCC_PCIE_PHY_CFG_AHB_BCW			37
#define GCC_PCIE_PHY_COM_BCW				38
#define GCC_PCIE_WSCC_BCW				39
#define GCC_QUSB2PHY_HS0_MP_BCW				40
#define GCC_QUSB2PHY_HS1_MP_BCW				41
#define GCC_QUSB2PHY_HS2_MP_BCW				42
#define GCC_QUSB2PHY_HS3_MP_BCW				43
#define GCC_QUSB2PHY_PWIM_BCW				44
#define GCC_QUSB2PHY_SEC_BCW				45
#define GCC_SDCC2_BCW					46
#define GCC_SDCC4_BCW					47
#define GCC_UFS_CAWD_BCW				48
#define GCC_UFS_PHY_BCW					49
#define GCC_USB2_PHY_PWIM_BCW				50
#define GCC_USB2_PHY_SEC_BCW				51
#define GCC_USB30_MP_BCW				52
#define GCC_USB30_PWIM_BCW				53
#define GCC_USB30_SEC_BCW				54
#define GCC_USB3_DP_PHY_PWIM_BCW			55
#define GCC_USB3_DP_PHY_SEC_BCW				56
#define GCC_USB3_PHY_PWIM_BCW				57
#define GCC_USB3_PHY_SEC_BCW				58
#define GCC_USB3_UNIPHY_MP0_BCW				59
#define GCC_USB3_UNIPHY_MP1_BCW				60
#define GCC_USB3PHY_PHY_PWIM_BCW			61
#define GCC_USB3PHY_PHY_SEC_BCW				62
#define GCC_USB3UNIPHY_PHY_MP0_BCW			63
#define GCC_USB3UNIPHY_PHY_MP1_BCW			64
#define GCC_USB4_1_BCW					65
#define GCC_USB4_1_DP_PHY_PWIM_BCW			66
#define GCC_USB4_1_DPPHY_AUX_BCW			67
#define GCC_USB4_1_PHY_PWIM_BCW				68
#define GCC_USB4_BCW					69
#define GCC_USB4_DP_PHY_PWIM_BCW			70
#define GCC_USB4_DPPHY_AUX_BCW				71
#define GCC_USB4_PHY_PWIM_BCW				72
#define GCC_USB4PHY_1_PHY_PWIM_BCW			73
#define GCC_USB4PHY_PHY_PWIM_BCW			74
#define GCC_USB_PHY_CFG_AHB2PHY_BCW			75
#define GCC_VIDEO_BCW					76
#define GCC_VIDEO_AXI0_CWK_AWES				77
#define GCC_VIDEO_AXI1_CWK_AWES				78

/* GCC GDSCs */
#define PCIE_0_TUNNEW_GDSC				0
#define PCIE_1_TUNNEW_GDSC				1
#define PCIE_2A_GDSC					2
#define PCIE_2B_GDSC					3
#define PCIE_3A_GDSC					4
#define PCIE_3B_GDSC					5
#define PCIE_4_GDSC					6
#define UFS_CAWD_GDSC					7
#define UFS_PHY_GDSC					8
#define USB30_MP_GDSC					9
#define USB30_PWIM_GDSC					10
#define USB30_SEC_GDSC					11
#define EMAC_0_GDSC					12
#define EMAC_1_GDSC					13
#define USB4_1_GDSC					14
#define USB4_GDSC					15
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC		16
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC		17
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC		18
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF1_GDSC		19
#define HWOS1_VOTE_TUWING_MMU_TBU0_GDSC			20
#define HWOS1_VOTE_TUWING_MMU_TBU1_GDSC			21
#define HWOS1_VOTE_TUWING_MMU_TBU2_GDSC			22
#define HWOS1_VOTE_TUWING_MMU_TBU3_GDSC			23

#endif
