## Generated SDC file "SANDBOX.out.sdc"

## Copyright (C) 2017  Intel Corporation. All rights reserved.
## Your use of Intel Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Intel Program License 
## Subscription Agreement, the Intel Quartus Prime License Agreement,
## the Intel MegaCore Function License Agreement, or other 
## applicable license agreement, including, without limitation, 
## that your use is for the sole purpose of programming logic 
## devices manufactured by Intel and sold by Intel or its 
## authorized distributors.  Please refer to the applicable 
## agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus Prime"
## VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

## DATE    "Wed Jan 10 22:26:11 2018"

##
## DEVICE  "EP4CE22F17C6"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {ClockIn} -period 1.000 -waveform { 0.000 0.500 } [get_ports {ClockIn}]
create_clock -name {ID:inst5|EQ_LAT} -period 1.000 -waveform { 0.000 0.500 } [get_registers {ID:inst5|EQ_LAT}]
create_clock -name {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0} -period 1.000 -waveform { 0.000 0.500 } [get_registers {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]


#**************************************************************
# Create Generated Clock
#**************************************************************



#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ID:inst5|EQ_LAT}] -rise_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ID:inst5|EQ_LAT}] -fall_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ID:inst5|EQ_LAT}] -rise_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ID:inst5|EQ_LAT}] -fall_to [get_clocks {ClockIn}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -rise_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -fall_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -rise_to [get_clocks {ClockIn}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -fall_to [get_clocks {ClockIn}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -rise_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -fall_to [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -rise_to [get_clocks {ClockIn}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -fall_to [get_clocks {ClockIn}]  0.020  


#**************************************************************
# Set Input Delay
#**************************************************************



#**************************************************************
# Set Output Delay
#**************************************************************



#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************



#**************************************************************
# Set Multicycle Path
#**************************************************************



#**************************************************************
# Set Maximum Delay
#**************************************************************



#**************************************************************
# Set Minimum Delay
#**************************************************************



#**************************************************************
# Set Input Transition
#**************************************************************

