Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F19881F8927
	for <lists+qemu-devel@lfdr.de>; Sun, 14 Jun 2020 16:12:28 +0200 (CEST)
Received: from localhost ([::1]:38228 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jkTN5-0004Si-II
	for lists+qemu-devel@lfdr.de; Sun, 14 Jun 2020 10:12:27 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:43732)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <balaton@eik.bme.hu>)
 id 1jkTMC-0003sJ-Hi; Sun, 14 Jun 2020 10:11:33 -0400
Received: from zero.eik.bme.hu ([152.66.115.2]:50516)
 by eggs.gnu.org with esmtps (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <balaton@eik.bme.hu>)
 id 1jkTM8-0002GT-TT; Sun, 14 Jun 2020 10:11:31 -0400
Received: from zero.eik.bme.hu (blah.eik.bme.hu [152.66.115.182])
 by localhost (Postfix) with SMTP id 260E9746307;
 Sun, 14 Jun 2020 16:11:19 +0200 (CEST)
Received: by zero.eik.bme.hu (Postfix, from userid 432)
 id 01898745702; Sun, 14 Jun 2020 16:11:19 +0200 (CEST)
Received: from localhost (localhost [127.0.0.1])
 by zero.eik.bme.hu (Postfix) with ESMTP id 002A77456F8;
 Sun, 14 Jun 2020 16:11:18 +0200 (CEST)
Date: Sun, 14 Jun 2020 16:11:18 +0200 (CEST)
From: BALATON Zoltan <balaton@eik.bme.hu>
To: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Subject: Re: [PATCH v3] mac_oldworld: Add machine ID register
In-Reply-To: <2b07225f-1eaf-234d-a70b-b80ecefda70b@ilande.co.uk>
Message-ID: <alpine.BSF.2.22.395.2006141604380.56690@zero.eik.bme.hu>
References: <alpine.BSF.2.22.395.2006131955490.82630@zero.eik.bme.hu>
 <2b07225f-1eaf-234d-a70b-b80ecefda70b@ilande.co.uk>
User-Agent: Alpine 2.22 (BSF 395 2020-01-19)
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII; format=flowed
X-Spam-Probability: 8%
Received-SPF: pass client-ip=152.66.115.2; envelope-from=balaton@eik.bme.hu;
 helo=zero.eik.bme.hu
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/06/14 10:03:41
X-ACL-Warn: Detected OS   = FreeBSD 9.x or newer [fuzzy]
X-Spam_score_int: -41
X-Spam_score: -4.2
X-Spam_bar: ----
X-Spam_report: (-4.2 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_MED=-2.3,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Howard Spoelstra <hsp.cat7@gmail.com>, qemu-ppc@nongnu.org,
 qemu-devel@nongnu.org, David Gibson <david@gibson.dropbear.id.au>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Sun, 14 Jun 2020, Mark Cave-Ayland wrote:
> On 13/06/2020 18:57, BALATON Zoltan wrote:
>
>> The G3 beige machine has a machine ID register that is accessed by the
>> firmware to deternine the board config. Add basic emulation of it.
>>
>> Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
>> ---
>> v3: add empty write function in case anything tries to write reg
>>
>> hw/ppc/mac_oldworld.c | 21 +++++++++++++++++++++
>>  1 file changed, 21 insertions(+)
>>
>> diff --git a/hw/ppc/mac_oldworld.c b/hw/ppc/mac_oldworld.c
>> index 3812adc441..acaf468458 100644
>> --- a/hw/ppc/mac_oldworld.c
>> +++ b/hw/ppc/mac_oldworld.c
>> @@ -80,6 +80,22 @@ static void ppc_heathrow_reset(void *opaque)
>>      cpu_reset(CPU(cpu));
>>  }
>>
>> +static uint64_t machine_id_read(void *opaque, hwaddr addr, unsigned size)
>> +{
>> +    return (addr == 0 && size == 2 ? 0x3d8c : 0);
>> +}
>> +
>> +static void machine_id_write(void *opaque, hwaddr addr,
>> +                             uint64_t val, unsigned size)
>> +{
>> +    return;
>> +}
>> +
>> +const MemoryRegionOps machine_id_reg_ops = {
>> +    .read = machine_id_read,
>> +    .write = machine_id_write,
>> +};
>> +
>>  static void ppc_heathrow_init(MachineState *machine)
>>  {
>>      ram_addr_t ram_size = machine->ram_size;
>> @@ -93,6 +109,7 @@ static void ppc_heathrow_init(MachineState *machine)
>>      char *filename;
>>      int linux_boot, i;
>>      MemoryRegion *bios = g_new(MemoryRegion, 1);
>> +    MemoryRegion *machine_id = g_new(MemoryRegion, 1);
>>      uint32_t kernel_base, initrd_base, cmdline_base = 0;
>>      int32_t kernel_size, initrd_size;
>>      PCIBus *pci_bus;
>> @@ -227,6 +244,10 @@ static void ppc_heathrow_init(MachineState *machine)
>>          }
>>      }
>>
>> +    memory_region_init_io(machine_id, OBJECT(machine), &machine_id_reg_ops,
>> +                          NULL, "machine_id", 2);
>> +    memory_region_add_subregion(get_system_memory(), 0xff000004, machine_id);
>> +
>>      /* XXX: we register only 1 output pin for heathrow PIC */
>>      pic_dev = qdev_create(NULL, TYPE_HEATHROW);
>>      qdev_init_nofail(pic_dev);
>
> I'm guessing this supersedes the version from the v2 patchset? Given that you're

Yes, I've realized that a write method is needed otherwise it will crash 
if something writes the reg. I've assumed it would check for NULL but 
seems it doesn't. I've found that out when adding similar code for a (yet 
unsubmitted) dummy screamer reg which was written so I've corrected this 
and resent only this patch. I've added the screamer reg to see if it would 
go farther but it seems it's missing i2c so cannot find RAM. I have a 
sketch to implement i2c in cuda but it does not work yet.

> introducing a HeathrowMachineState in patch 5, I'd be inclined to store the
> MemoryRegions there to prevent these references leaking after init(). A constant for
> the address of the register would also be good here too.

Yes, this could be included in MachineState just I've done this before 
that and haven't thought about it. I might move it there. I'm not sure 
about the constant as this value is only used at this one place and for 
those I prefer writing the value directly as it's easier to read (no need 
to look up constant value) so I'd only use a constant for values needed 
more than once but could add one for this.

Regards,
BALATON Zoltan

