{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 08:36:04 2021 " "Info: Processing started: Mon Dec 06 08:36:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] S\[4\] 9.652 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"S\[4\]\" is 9.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns A\[2\] 1 PIN PIN_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 4; PIN Node = 'A\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "NHAN3BIT.bdf" "" { Schematic "D:/ctmt/NHAN3BIT/NHAN3BIT.bdf" { { 8 -16 152 24 "A\[2..0\]" "" } { 0 152 288 16 "A\[2..0\]" "" } { 16 952 968 64 "A\[0\]" "" } { 16 864 880 64 "A\[1\]" "" } { 16 784 800 64 "A\[0\]" "" } { 16 688 704 64 "A\[2\]" "" } { 16 600 616 64 "A\[1\]" "" } { 16 520 536 64 "A\[0\]" "" } { 16 448 464 64 "A\[2\]" "" } { 16 360 376 64 "A\[1\]" "" } { 16 272 288 64 "A\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.019 ns) + CELL(0.357 ns) 5.213 ns FA:inst5\|inst6~0 2 COMB LCCOMB_X17_Y4_N20 1 " "Info: 2: + IC(4.019 ns) + CELL(0.357 ns) = 5.213 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 1; COMB Node = 'FA:inst5\|inst6~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.376 ns" { A[2] FA:inst5|inst6~0 } "NODE_NAME" } } { "FA.bdf" "" { Schematic "D:/ctmt/NHAN3BIT/FA.bdf" { { 64 800 864 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.315 ns) + CELL(2.124 ns) 9.652 ns S\[4\] 3 PIN PIN_J5 0 " "Info: 3: + IC(2.315 ns) + CELL(2.124 ns) = 9.652 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'S\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { FA:inst5|inst6~0 S[4] } "NODE_NAME" } } { "NHAN3BIT.bdf" "" { Schematic "D:/ctmt/NHAN3BIT/NHAN3BIT.bdf" { { 424 1016 1192 440 "S\[5..0\]" "" } { 416 960 1016 432 "S\[5..0\]" "" } { 128 944 960 432 "S\[0\]" "" } { 288 856 872 432 "S\[1\]" "" } { 400 696 712 432 "S\[2\]" "" } { 400 472 488 432 "S\[3\]" "" } { 400 296 312 432 "S\[4\]" "" } { 400 280 296 432 "S\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.318 ns ( 34.38 % ) " "Info: Total cell delay = 3.318 ns ( 34.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.334 ns ( 65.62 % ) " "Info: Total interconnect delay = 6.334 ns ( 65.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.652 ns" { A[2] FA:inst5|inst6~0 S[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.652 ns" { A[2] {} A[2]~combout {} FA:inst5|inst6~0 {} S[4] {} } { 0.000ns 0.000ns 4.019ns 2.315ns } { 0.000ns 0.837ns 0.357ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 08:36:04 2021 " "Info: Processing ended: Mon Dec 06 08:36:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
