
	assign out_and = &in;
	assign out_or = |in;
	assign out_xor = ^in;
	
endmodule
