Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 06 21:15:13 2020
| Host         : DESKTOP-KD58MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |              33 |           10 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              55 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | clock/hoursOut                       | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | clock/milliseconds                   | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | clock/minutesOut[1][3]_i_1_n_0       | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | clock/seconds                        | rst_IBUF                    |                2 |              6 |
|  clk_IBUF_BUFG | clock/jiffys                         | rst_IBUF                    |                2 |              7 |
|  clk_IBUF_BUFG | clock/nolabel_line232/counter_octave |                             |                4 |              8 |
|  clk_IBUF_BUFG | clock/hoursOut[0][3]_i_1_n_0         | rst_IBUF                    |                3 |              9 |
|  clk_IBUF_BUFG | clock/minutesOut                     | rst_IBUF                    |                4 |             10 |
|  clk_IBUF_BUFG | ssg/sel[2]_i_1_n_0                   | rst_IBUF                    |                3 |             11 |
|  clk_IBUF_BUFG |                                      |                             |                9 |             19 |
|  clk_IBUF_BUFG |                                      | clock/nolabel_line232/clear |                8 |             30 |
|  clk_IBUF_BUFG |                                      | rst_IBUF                    |               10 |             33 |
+----------------+--------------------------------------+-----------------------------+------------------+----------------+


