{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480441374825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480441374829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 12:42:54 2016 " "Processing started: Tue Nov 29 12:42:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480441374829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441374829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441374829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480441375145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4-SYN " "Found design unit 1: shift_register_4-SYN" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384692 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4 " "Found entity 1: shift_register_4" {  } { { "shift_register_4.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xmittop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xmittop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xmitTop-rtl " "Found design unit 1: xmitTop-rtl" {  } { { "xmitTop.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384693 ""} { "Info" "ISGN_ENTITY_NAME" "1 xmitTop " "Found entity 1: xmitTop" {  } { { "xmitTop.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-arch " "Found design unit 1: in_FSM-arch" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384695 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384695 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main_FSM.v " "Can't analyze file -- file main_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480441384697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "fifo_8.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384698 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_8 " "Found entity 1: fifo_8" {  } { { "fifo_8.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "input_fsm.vhd " "Can't analyze file -- file input_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480441384700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_FSM-rtl " "Found design unit 1: out_FSM-rtl" {  } { { "out_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384701 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_FSM " "Found entity 1: out_FSM" {  } { { "out_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-SYN " "Found design unit 1: output_buffer-SYN" {  } { { "output_buffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384702 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fsm_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fsm_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_FSM_tester " "Found entity 1: out_FSM_tester" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pakstak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pakstak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pakstak-arch " "Found design unit 1: pakstak-arch" {  } { { "pakstak.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstak.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384704 ""} { "Info" "ISGN_ENTITY_NAME" "1 pakstak " "Found entity 1: pakstak" {  } { { "pakstak.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstak.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tren-arch " "Found design unit 1: tren-arch" {  } { { "tren.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/tren.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384706 ""} { "Info" "ISGN_ENTITY_NAME" "1 tren " "Found entity 1: tren" {  } { { "tren.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/tren.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pakstaktren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pakstaktren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pakstaktren-arch " "Found design unit 1: pakstaktren-arch" {  } { { "pakstaktren.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstaktren.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384707 ""} { "Info" "ISGN_ENTITY_NAME" "1 pakstaktren " "Found entity 1: pakstaktren" {  } { { "pakstaktren.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstaktren.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441384707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock out_FSM_tester.v(13) " "Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for \"clock\"" {  } { { "out_FSM_tester.v" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM_tester.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441384709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_FSM " "Elaborating entity \"in_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480441384753 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hi in_FSM.vhd(48) " "VHDL Signal Declaration warning at in_FSM.vhd(48): used explicit default value for signal \"hi\" because signal was never assigned a value" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyd in_FSM.vhd(49) " "Verilog HDL or VHDL warning at in_FSM.vhd(49): object \"emptyd\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "emptyc in_FSM.vhd(49) " "Verilog HDL or VHDL warning at in_FSM.vhd(49): object \"emptyc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_priority in_FSM.vhd(49) " "Verilog HDL or VHDL warning at in_FSM.vhd(49): object \"empty_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_stop in_FSM.vhd(49) " "Verilog HDL or VHDL warning at in_FSM.vhd(49): object \"empty_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fulld in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"fulld\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fullc in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"fullc\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_priority in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"full_priority\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_stop in_FSM.vhd(50) " "Verilog HDL or VHDL warning at in_FSM.vhd(50): object \"full_stop\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outcountdone in_FSM.vhd(52) " "Verilog HDL or VHDL warning at in_FSM.vhd(52): object \"outcountdone\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480441384755 "|in_FSM"}
{ "Warning" "WSGN_SEARCH_FILE" "inbuff.vhd 2 1 " "Using design file inbuff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuff-SYN " "Found design unit 1: inbuff-SYN" {  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384761 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuff " "Found entity 1: inbuff" {  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441384761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480441384761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuff inbuff:inbuff_comp " "Elaborating entity \"inbuff\" for hierarchy \"inbuff:inbuff_comp\"" {  } { { "in_FSM.vhd" "inbuff_comp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441384762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "dcfifo_component" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inbuff:inbuff_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385038 ""}  } { { "inbuff.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480441385038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s3q1 " "Found entity 1: dcfifo_s3q1" {  } { { "db/dcfifo_s3q1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s3q1 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated " "Elaborating entity \"dcfifo_s3q1\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "rdptr_g1p" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_s3q1.tdf" "wrptr_g1p" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3d1 " "Found entity 1: altsyncram_a3d1" {  } { { "db/altsyncram_a3d1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_a3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3d1 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram " "Elaborating entity \"altsyncram_a3d1\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|altsyncram_a3d1:fifo_ram\"" {  } { { "db/dcfifo_s3q1.tdf" "fifo_ram" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_s3q1.tdf" "rs_dgwp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe12" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_s3q1.tdf" "ws_dgrp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"inbuff:inbuff_comp\|dcfifo:dcfifo_component\|dcfifo_s3q1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_s3q1.tdf" "rdempty_eq_comp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inbuffcon.vhd 2 1 " "Using design file inbuffcon.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inbuffcon-SYN " "Found design unit 1: inbuffcon-SYN" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385266 ""} { "Info" "ISGN_ENTITY_NAME" "1 inbuffcon " "Found entity 1: inbuffcon" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480441385266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inbuffcon inbuffcon:inbuffcon_comp " "Elaborating entity \"inbuffcon\" for hierarchy \"inbuffcon:inbuffcon_comp\"" {  } { { "in_FSM.vhd" "inbuffcon_comp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "dcfifo_component" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\"" {  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component " "Instantiated megafunction \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441385525 ""}  } { { "inbuffcon.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480441385525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r6q1 " "Found entity 1: dcfifo_r6q1" {  } { { "db/dcfifo_r6q1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r6q1 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated " "Elaborating entity \"dcfifo_r6q1\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "rdptr_g1p" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_r6q1.tdf" "wrptr_g1p" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46d1 " "Found entity 1: altsyncram_46d1" {  } { { "db/altsyncram_46d1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_46d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46d1 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram " "Elaborating entity \"altsyncram_46d1\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|altsyncram_46d1:fifo_ram\"" {  } { { "db/dcfifo_r6q1.tdf" "fifo_ram" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_r6q1.tdf" "rs_dgwp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_r6q1.tdf" "ws_dgrp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441385746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"inbuffcon:inbuffcon_comp\|dcfifo:dcfifo_component\|dcfifo_r6q1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_r6q1.tdf" "rdempty_eq_comp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_1.vhd 2 1 " "Using design file fifo_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_1-SYN " "Found design unit 1: fifo_1-SYN" {  } { { "fifo_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385753 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_1 " "Found entity 1: FIFO_1" {  } { { "fifo_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441385753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480441385753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_1 FIFO_1:inbuff_priority " "Elaborating entity \"FIFO_1\" for hierarchy \"FIFO_1:inbuff_priority\"" {  } { { "in_FSM.vhd" "inbuff_priority" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441385754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "fifo_1.vhd" "dcfifo_component" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\"" {  } { { "fifo_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_1:inbuff_priority\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480441386011 ""}  } { { "fifo_1.vhd" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480441386011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_e3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_e3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_e3q1 " "Found entity 1: dcfifo_e3q1" {  } { { "db/dcfifo_e3q1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_e3q1 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated " "Elaborating entity \"dcfifo_e3q1\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2d1 " "Found entity 1: altsyncram_s2d1" {  } { { "db/altsyncram_s2d1.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_s2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2d1 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram " "Elaborating entity \"altsyncram_s2d1\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|altsyncram_s2d1:fifo_ram\"" {  } { { "db/dcfifo_e3q1.tdf" "fifo_ram" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_e3q1.tdf" "rs_dgwp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe6\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe6" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_e3q1.tdf" "ws_dgrp" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480441386116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441386116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"FIFO_1:inbuff_priority\|dcfifo:dcfifo_component\|dcfifo_e3q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe9\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe9" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pakstak pakstak:packetstack " "Elaborating entity \"pakstak\" for hierarchy \"pakstak:packetstack\"" {  } { { "in_FSM.vhd" "packetstack" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tren tren:transmitenable " "Elaborating entity \"tren\" for hierarchy \"tren:transmitenable\"" {  } { { "in_FSM.vhd" "transmitenable" { Text "C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441386381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480441387361 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480441387662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480441387843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480441387843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "741 " "Implemented 741 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480441387931 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480441387931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "599 " "Implemented 599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480441387931 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480441387931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480441387931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "967 " "Peak virtual memory: 967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480441387951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 12:43:07 2016 " "Processing ended: Tue Nov 29 12:43:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480441387951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480441387951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480441387951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480441387951 ""}
