library ieee;
use ieee.std_logic_1164.all;
 
entity wof is 
port( ssd0, ssd1, ssd2, ssd3: in std_logic_vector (7 downto 0); clk: in std_logic);
end wof;

architecture bvr of wof is
signal sclk, sclk_nxt: std_logic_vector(31 downto 0) := X"00000000";
Signal led: std_logic_vector (7 downto 0):= "0000 0001";
Signal ledclk, ssdclk: std_logic;
Signal scount, scount_nxt;
begin
Function pos_edge(clk: in std_logic)
return Boolean is
begin
if(clk'event and clk='1')
return true;
else 
return false;
end ifl
end pos_edge;
process(clk)
begin
if(pos_edge(clk)) then
sclk<=sclk_nxt;
end if;
end process;
sclk_nxt<=sclk_nxt+1;
ledclk<=sclk(9);
ssdclk<=sclk(24);
process(ledclk)
begin
if(pos_edge(ledclk)) then
led<=(6 downto 0) and led(7);
end if;
end process;
process(ssdclk)
begin
if(pos_edge(ssdclk))
scount<=scount_nxt;
end if;
end process;
sclk_next<=sclk_next+1;
scount_next<=scount_nxt+1;
end bvr;