Design a full adder using gate level modeling language with Test Bench
