/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [42:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_49z;
  reg [11:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_50z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[75] & in_data[93]);
  assign celloutsig_1_4z = ~(in_data[105] & in_data[179]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z & celloutsig_0_5z[3]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_19z & celloutsig_0_15z[2]);
  assign celloutsig_0_24z = ~(celloutsig_0_15z[2] & celloutsig_0_9z);
  assign celloutsig_0_30z = ~(celloutsig_0_9z & celloutsig_0_20z[14]);
  assign celloutsig_0_37z = !(celloutsig_0_34z ? celloutsig_0_24z : celloutsig_0_4z[8]);
  assign celloutsig_1_18z = !(celloutsig_1_8z[3] ? celloutsig_1_10z : celloutsig_1_15z);
  assign celloutsig_0_18z = !(celloutsig_0_5z[2] ? celloutsig_0_13z : in_data[13]);
  assign celloutsig_1_5z = celloutsig_1_4z | in_data[105];
  assign celloutsig_0_12z = celloutsig_0_8z[15] | in_data[13];
  assign celloutsig_0_14z = celloutsig_0_8z[13] | celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_15z[5] | celloutsig_0_2z[6];
  assign celloutsig_0_27z = celloutsig_0_19z | celloutsig_0_23z;
  assign celloutsig_0_50z = { celloutsig_0_49z[1:0], celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_12z } + celloutsig_0_2z;
  assign celloutsig_0_43z = { in_data[16:3], celloutsig_0_22z, celloutsig_0_18z } & { celloutsig_0_5z[3:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_32z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_5z = in_data[90:84] & in_data[12:6];
  assign celloutsig_1_8z = { in_data[182:177], celloutsig_1_5z } & { celloutsig_1_2z[15:14], in_data[105], in_data[105], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_5z[5:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } & { in_data[35:32], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[11:5], celloutsig_0_8z } == { in_data[54], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_8z[13:0], celloutsig_0_13z } == { celloutsig_0_20z[23:20], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[122:117] <= in_data[174:169];
  assign celloutsig_0_23z = celloutsig_0_5z[6:4] <= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_33z = celloutsig_0_28z[16:0] <= { celloutsig_0_20z[31:17], celloutsig_0_22z, celloutsig_0_27z };
  assign celloutsig_0_34z = ! { celloutsig_0_4z[5:1], celloutsig_0_29z, celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[133:132], celloutsig_1_5z, in_data[105], celloutsig_1_5z, in_data[105], celloutsig_1_5z } % { 1'h1, celloutsig_1_8z[5:0] };
  assign celloutsig_1_6z = | { celloutsig_1_1z, in_data[145:132] };
  assign celloutsig_1_14z = | { celloutsig_1_13z[6:3], celloutsig_1_8z };
  assign celloutsig_0_6z = | in_data[22:19];
  assign celloutsig_0_11z = | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z[10:7], celloutsig_0_0z };
  assign celloutsig_0_31z = | celloutsig_0_2z[6:2];
  assign celloutsig_0_32z = | celloutsig_0_2z[5:2];
  assign celloutsig_1_10z = ~^ { celloutsig_1_9z[2], in_data[105], in_data[105], celloutsig_1_5z };
  assign celloutsig_0_7z = ~^ { in_data[35:5], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_20z[34:28], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_20z[22:15], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_3z = { celloutsig_0_2z[7:5], celloutsig_0_0z } >> { celloutsig_0_2z[8:6], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_15z[1:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z } >> { in_data[55:46], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[95:94], celloutsig_0_1z, celloutsig_0_0z } >>> { celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[32:27], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >>> in_data[9:1];
  assign celloutsig_0_28z = { celloutsig_0_5z[6], celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_16z } >>> { celloutsig_0_5z[2], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[140:125] - { in_data[156:144], celloutsig_1_1z, in_data[105], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_9z[7:1] - celloutsig_1_12z;
  assign celloutsig_0_15z = { celloutsig_0_2z[5:1], celloutsig_0_1z } - celloutsig_0_4z[6:1];
  assign celloutsig_0_49z = { celloutsig_0_43z[13:12], celloutsig_0_32z, celloutsig_0_37z } ~^ { celloutsig_0_28z[9:8], celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[149:140], celloutsig_1_1z } ~^ in_data[158:148];
  assign celloutsig_1_15z = ~((celloutsig_1_3z[3] & celloutsig_1_8z[0]) | celloutsig_1_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_9z[2]) | celloutsig_1_13z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[8] & celloutsig_0_7z) | celloutsig_0_1z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_2z[7:6], celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = celloutsig_1_2z[11:6];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
