From f58835604e6e3498b5e40b372dd9ff8f8597d461 Mon Sep 17 00:00:00 2001
From: "/setup.sh" <support@vision-components.com>
Date: Tue, 26 Nov 2024 17:12:51 +0100
Subject: [PATCH] Changed Interrupt Mask for csi2 to emit CRC and multi-bit
 errors.

---
 .../drivers/media/platform/tegra/camera/csi/csi4_fops.c  | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c b/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
index 66557f1..4c1dc08 100644
--- a/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
+++ b/kernel/nvidia/drivers/media/platform/tegra/camera/csi/csi4_fops.c
@@ -91,6 +91,15 @@ static void csi4_stream_init(struct tegra_csi_channel *chan, int csi_port)
 	csi4_stream_write(chan, csi_port, ERROR_STATUS2VI_MASK, 0x0);
 	csi4_stream_write(chan, csi_port, INTR_MASK, 0x0);
 	csi4_stream_write(chan, csi_port, ERR_INTR_MASK, 0x0);
+	csi4_stream_write(chan, csi_port, INTR_MASK, PH_ECC_MULTI_BIT_ERR |
+					  PD_CRC_ERR_VC0 | PH_ECC_SINGLE_BIT_ERR_VC0);
+	csi4_stream_write(chan, csi_port, ERR_INTR_MASK, PH_ECC_MULTI_BIT_ERR |
+					  PD_CRC_ERR_VC0 | PH_ECC_SINGLE_BIT_ERR_VC0);
+	csi4_stream_write(chan, csi_port, ERROR_STATUS2VI_MASK,
+					  CFG_ERR_STATUS2VI_MASK_VC0 |
+					  CFG_ERR_STATUS2VI_MASK_VC1 |
+					  CFG_ERR_STATUS2VI_MASK_VC2 |
+					  CFG_ERR_STATUS2VI_MASK_VC3);
 }
 
 static void csi4_stream_config(struct tegra_csi_channel *chan, int port_idx)
-- 
2.34.1

