=====
SETUP
-1.228
19.191
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n843_s13
14.754
15.324
u_sdram/n843_s10
15.326
15.875
u_sdram/n843_s9
15.876
16.425
u_sdram/n843_s8
16.598
17.153
u_sdram/ff_sdr_address_3_s1
19.191
=====
SETUP
-0.946
18.908
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n830_s12
14.588
15.050
u_sdram/n830_s11
15.223
15.772
u_sdram/n830_s9
15.773
16.328
u_sdram/n830_s8
16.741
17.112
u_sdram/ff_sdr_address_10_s1
18.908
=====
SETUP
-0.657
18.619
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n836_s16
14.641
15.012
u_sdram/n836_s12
15.502
16.057
u_sdram/n836_s9
16.575
17.124
u_sdram/n836_s8
17.125
17.680
u_sdram/ff_sdr_address_7_s1
18.619
=====
SETUP
-0.510
18.472
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n772_s6
15.993
16.510
u_sdram/ff_sdr_command_1_s4
17.004
17.574
u_sdram/ff_sdr_command_1_s1
18.472
=====
SETUP
-0.181
18.144
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n838_s13
14.241
14.758
u_sdram/n838_s10
15.171
15.624
u_sdram/n838_s9
16.037
16.499
u_sdram/n838_s8
16.672
17.189
u_sdram/ff_sdr_address_6_s1
18.144
=====
SETUP
-0.151
18.114
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n834_s8
14.641
15.012
u_sdram/n834_s7
15.696
16.158
u_sdram/n834_s6
16.331
16.784
u_sdram/n834_s15
17.225
17.596
u_sdram/ff_sdr_address_8_s1
18.114
=====
SETUP
-0.113
18.076
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n841_s17
14.483
15.038
u_sdram/n841_s13
15.706
16.255
u_sdram/n841_s9
16.428
16.890
u_sdram/n841_s8
16.891
17.408
u_sdram/ff_sdr_address_4_s1
18.076
=====
SETUP
0.010
17.953
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot2/n510_s3
12.537
13.092
u_sdram/n832_s20
13.358
13.811
u_sdram/n839_s19
14.310
14.865
u_sdram/n839_s12
15.278
15.827
u_sdram/n839_s10
15.828
16.377
u_sdram/n839_s9
16.379
16.832
u_sdram/ff_sdr_address_5_s1
17.953
=====
SETUP
0.114
17.849
17.963
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_2_s7
15.029
15.584
w_sdram_d_2_s0
17.279
17.849
u_sdram/ff_cpu_wdata_2_s0
17.849
=====
SETUP
0.146
17.817
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n215_s2
16.103
16.556
u_sdram/n215_s0
17.124
17.673
u_sdram/ff_req_s1
17.817
=====
SETUP
0.196
17.766
17.963
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_4_s7
15.034
15.551
w_sdram_d_4_s0
17.196
17.766
u_sdram/ff_cpu_wdata_4_s0
17.766
=====
SETUP
0.201
17.762
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n215_s2
16.103
16.556
u_sdram/ff_is_write_s4
17.079
17.406
u_sdram/ff_is_write_s1
17.762
=====
SETUP
0.127
17.858
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_2_s7
15.029
15.584
u_z80/ff_dinst_2_s0
17.858
=====
SETUP
0.273
17.689
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n517_s11
16.103
16.556
u_sdram/ff_do_main_state_s4
16.975
17.545
u_sdram/ff_do_main_state_s2
17.689
=====
SETUP
0.295
17.668
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_exp_slot3/n28_s1
12.532
12.985
u_sdram/w_address_22_s3
12.998
13.451
u_sdram/w_address_21_s3
13.987
14.449
u_sdram/w_address_21_s2
14.450
15.005
u_sdram/n828_s8
15.258
15.629
u_sdram/ff_sdr_address_11_s1
17.668
=====
SETUP
0.332
17.631
17.963
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_6_s7
15.108
15.561
w_sdram_d_6_s0
17.082
17.631
u_sdram/ff_cpu_wdata_6_s0
17.631
=====
SETUP
0.376
17.587
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n772_s6
15.993
16.510
u_sdram/n767_s1
17.038
17.587
u_sdram/ff_sdr_command_2_s0
17.587
=====
SETUP
0.376
17.587
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n772_s6
15.993
16.510
u_sdram/n772_s5
17.038
17.587
u_sdram/ff_sdr_command_0_s0
17.587
=====
SETUP
0.394
17.569
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_megarom_slot1/n510_s4
12.532
13.087
u_sdram/n832_s16
13.595
14.048
u_sdram/n832_s12
14.483
14.854
u_sdram/n832_s9
15.510
16.080
u_sdram/n832_s8
16.253
16.808
u_sdram/ff_sdr_address_9_s1
17.569
=====
SETUP
0.208
17.777
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_7_s8
15.029
15.584
u_z80/ff_dinst_7_s0
17.777
=====
SETUP
0.438
17.524
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s9
9.740
10.289
u_exp_slot0/n28_s4
10.461
10.914
u_sdram/n839_s18
12.549
13.104
u_sdram/n19_s8
13.873
14.335
u_sdram/n19_s13
14.337
14.790
u_sdram/n19_s2
15.187
15.558
u_sdram/n517_s11
16.103
16.556
u_sdram/n517_s10
16.975
17.524
u_sdram/ff_main_state_0_s0
17.524
=====
SETUP
0.242
17.743
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_2_s7
15.029
15.584
u_z80/ff_di_reg_2_s0
17.743
=====
SETUP
0.256
17.729
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_6_s7
15.108
15.561
u_z80/ff_dinst_6_s0
17.729
=====
SETUP
0.420
17.565
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_4_s7
15.034
15.551
u_z80/ff_dinst_4_s0
17.565
=====
SETUP
0.430
17.554
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
8.666
9.183
u_z80/u_cz80/u_mcode/mcycles_d_1_s2
10.429
10.984
d_3_s15
11.777
12.326
d_3_s9
12.327
12.698
u_z80/n279_s5
13.125
13.680
d_7_s8
15.029
15.584
u_z80/ff_di_reg_7_s0
17.554
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.615
5.816
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_wdata_3_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_17_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_16_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_16_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_5_s0
5.615
5.816
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_12_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.076
5.940
5.864
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0
5.615
5.817
u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_3_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
