// Seed: 1248428814
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  xnor primCall (
      id_27,
      id_5,
      id_28,
      id_26,
      id_19,
      id_24,
      id_2,
      id_11,
      id_20,
      id_29,
      id_23,
      id_1,
      id_30,
      id_25,
      id_12,
      id_6,
      id_18
  );
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output logic [7:0] id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_27
  );
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_15[1] = id_27;
  always force id_9 = id_1[id_3];
endmodule
