Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: VGAT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGAT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGAT"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : VGAT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/vga_controller_640_60.vhd" in Library work.
Entity <vga_controller_640_60> compiled.
Entity <vga_controller_640_60> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/pintar.vhd" in Library work.
Entity <pintar> compiled.
Entity <pintar> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/VGAT.vhf" in Library work.
Entity <FTC_MXILINX_VGAT> compiled.
Entity <FTC_MXILINX_VGAT> (Architecture <BEHAVIORAL>) compiled.
Entity <VGAT> compiled.
Entity <VGAT> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGAT> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <vga_controller_640_60> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FTC_MXILINX_VGAT> in library <work> (architecture <BEHAVIORAL>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <pintar> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGAT> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_5_0" for instance <XLXI_5> in unit <VGAT>.
Entity <VGAT> analyzed. Unit <VGAT> generated.

Analyzing Entity <vga_controller_640_60> in library <work> (Architecture <Behavioral>).
Entity <vga_controller_640_60> analyzed. Unit <vga_controller_640_60> generated.

Analyzing generic Entity <FTC_MXILINX_VGAT> in library <work> (Architecture <BEHAVIORAL>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTC_MXILINX_VGAT>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTC_MXILINX_VGAT>.
Entity <FTC_MXILINX_VGAT> analyzed. Unit <FTC_MXILINX_VGAT> generated.

Analyzing Entity <pintar> in library <work> (Architecture <Behavioral>).
Entity <pintar> analyzed. Unit <pintar> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/vga_controller_640_60.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 177.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 177.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0000> created at line 202.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <VS$cmp_ge0000> created at line 193.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 193.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.


Synthesizing Unit <pintar>.
    Related source file is "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/pintar.vhd".
WARNING:Xst:647 - Input <numero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <B>.
    Found 3-bit register for signal <G>.
    Found 3-bit register for signal <R>.
    Found 16-bit updown counter for signal <a>.
    Found 16-bit comparator greatequal for signal <a$cmp_ge0000> created at line 174.
    Found 25-bit comparator greatequal for signal <a$cmp_ge0001> created at line 162.
    Found 16-bit comparator lessequal for signal <a$cmp_le0000> created at line 171.
    Found 25-bit comparator lessequal for signal <a$cmp_le0001> created at line 162.
    Found 25-bit comparator greater for signal <B$cmp_gt0000> created at line 137.
    Found 25-bit comparator greater for signal <B$cmp_gt0001> created at line 137.
    Found 25-bit comparator greater for signal <B$cmp_gt0002> created at line 123.
    Found 12-bit comparator greater for signal <B$cmp_gt0003> created at line 125.
    Found 12-bit comparator greater for signal <B$cmp_gt0004> created at line 125.
    Found 25-bit comparator greater for signal <B$cmp_gt0005> created at line 109.
    Found 25-bit comparator greater for signal <B$cmp_gt0006> created at line 95.
    Found 16-bit comparator greater for signal <B$cmp_gt0007> created at line 97.
    Found 16-bit comparator greater for signal <B$cmp_gt0008> created at line 97.
    Found 25-bit comparator greater for signal <B$cmp_gt0009> created at line 81.
    Found 16-bit comparator greater for signal <B$cmp_gt0010> created at line 83.
    Found 12-bit comparator greater for signal <B$cmp_gt0011> created at line 83.
    Found 12-bit comparator greater for signal <B$cmp_gt0012> created at line 66.
    Found 12-bit comparator greater for signal <B$cmp_gt0013> created at line 66.
    Found 12-bit comparator greater for signal <B$cmp_gt0014> created at line 66.
    Found 12-bit comparator greater for signal <B$cmp_gt0015> created at line 66.
    Found 25-bit comparator lessequal for signal <B$cmp_le0000> created at line 137.
    Found 25-bit comparator lessequal for signal <B$cmp_le0001> created at line 123.
    Found 25-bit comparator lessequal for signal <B$cmp_le0002> created at line 109.
    Found 25-bit comparator lessequal for signal <B$cmp_le0003> created at line 95.
    Found 25-bit comparator lessequal for signal <B$cmp_le0004> created at line 81.
    Found 12-bit comparator less for signal <B$cmp_lt0000> created at line 125.
    Found 12-bit comparator less for signal <B$cmp_lt0001> created at line 125.
    Found 16-bit comparator less for signal <B$cmp_lt0002> created at line 97.
    Found 16-bit comparator less for signal <B$cmp_lt0003> created at line 97.
    Found 16-bit comparator less for signal <B$cmp_lt0004> created at line 83.
    Found 12-bit comparator less for signal <B$cmp_lt0005> created at line 83.
    Found 12-bit comparator less for signal <B$cmp_lt0006> created at line 66.
    Found 12-bit comparator less for signal <B$cmp_lt0007> created at line 66.
    Found 12-bit comparator less for signal <B$cmp_lt0008> created at line 66.
    Found 12-bit comparator less for signal <B$cmp_lt0009> created at line 66.
    Found 16-bit register for signal <be>.
    Found 16-bit adder for signal <be$add0000> created at line 170.
    Found 25-bit up counter for signal <contador>.
    Found 25-bit comparator greatequal for signal <contador$cmp_ge0000> created at line 151.
    Found 25-bit up counter for signal <contador1>.
    Found 25-bit comparator greatequal for signal <contador1$cmp_ge0000> created at line 177.
    Found 25-bit up counter for signal <contador2>.
    Found 25-bit comparator greatequal for signal <contador2$cmp_ge0000> created at line 206.
    Found 25-bit up counter for signal <contador3>.
    Found 25-bit comparator greatequal for signal <contador3$cmp_ge0000> created at line 272.
    Found 1-bit register for signal <cua1>.
    Found 16-bit comparator greatequal for signal <cua1$cmp_ge0000> created at line 243.
    Found 16-bit comparator greatequal for signal <cua1$cmp_ge0001> created at line 243.
    Found 16-bit comparator greater for signal <cua1$cmp_gt0000> created at line 243.
    Found 16-bit comparator greater for signal <cua1$cmp_gt0001> created at line 243.
    Found 16-bit comparator lessequal for signal <cua1$cmp_le0000> created at line 243.
    Found 16-bit comparator lessequal for signal <cua1$cmp_le0001> created at line 243.
    Found 16-bit comparator less for signal <cua1$cmp_lt0000> created at line 243.
    Found 16-bit comparator less for signal <cua1$cmp_lt0001> created at line 243.
    Found 1-bit register for signal <cua2>.
    Found 16-bit comparator greatequal for signal <cua2$cmp_ge0000> created at line 253.
    Found 16-bit comparator greater for signal <cua2$cmp_gt0000> created at line 253.
    Found 16-bit comparator lessequal for signal <cua2$cmp_le0000> created at line 253.
    Found 16-bit comparator less for signal <cua2$cmp_lt0000> created at line 253.
    Found 1-bit register for signal <cua3>.
    Found 16-bit comparator greatequal for signal <cua3$cmp_ge0000> created at line 263.
    Found 16-bit comparator greater for signal <cua3$cmp_gt0000> created at line 263.
    Found 16-bit comparator lessequal for signal <cua3$cmp_le0000> created at line 263.
    Found 16-bit comparator less for signal <cua3$cmp_lt0000> created at line 263.
    Found 12-bit comparator greater for signal <G$cmp_gt0000> created at line 139.
    Found 12-bit comparator greater for signal <G$cmp_gt0001> created at line 111.
    Found 12-bit comparator less for signal <G$cmp_lt0000> created at line 139.
    Found 12-bit comparator less for signal <G$cmp_lt0001> created at line 111.
    Found 1-bit register for signal <sin>.
    Found 1-bit register for signal <sin1>.
    Found 1-bit register for signal <sin2>.
    Found 16-bit comparator greater for signal <sin2$cmp_gt0000> created at line 228.
    Found 16-bit comparator less for signal <sin2$cmp_lt0000> created at line 228.
    Found 1-bit register for signal <sin3>.
    Found 16-bit register for signal <x2>.
    Found 16-bit adder for signal <x2$add0000> created at line 195.
    Found 25-bit comparator greater for signal <x2$cmp_gt0000> created at line 187.
    Found 25-bit comparator less for signal <x2$cmp_lt0000> created at line 187.
    Found 16-bit updown counter for signal <xe>.
    Found 16-bit comparator greatequal for signal <xe$cmp_ge0000> created at line 192.
    Found 25-bit comparator greatequal for signal <xe$cmp_ge0001> created at line 187.
    Found 16-bit comparator lessequal for signal <xe$cmp_le0000> created at line 189.
    Found 25-bit comparator lessequal for signal <xe$cmp_le0001> created at line 187.
    Found 16-bit comparator less for signal <xe$cmp_lt0000> created at line 192.
    Found 16-bit register for signal <y2>.
    Found 16-bit adder for signal <y2$add0000> created at line 218.
    Found 25-bit comparator greater for signal <y2$cmp_gt0000> created at line 211.
    Found 25-bit comparator less for signal <y2$cmp_lt0000> created at line 211.
    Found 16-bit updown counter for signal <ye>.
    Found 16-bit comparator greatequal for signal <ye$cmp_ge0000> created at line 215.
    Found 25-bit comparator greatequal for signal <ye$cmp_ge0001> created at line 211.
    Found 16-bit comparator lessequal for signal <ye$cmp_le0000> created at line 212.
    Found 25-bit comparator lessequal for signal <ye$cmp_le0001> created at line 211.
    Found 16-bit comparator less for signal <ye$cmp_lt0000> created at line 215.
    Summary:
	inferred   7 Counter(s).
	inferred  63 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  75 Comparator(s).
Unit <pintar> synthesized.


Synthesizing Unit <FTC_MXILINX_VGAT>.
    Related source file is "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/VGAT.vhf".
Unit <FTC_MXILINX_VGAT> synthesized.


Synthesizing Unit <VGAT>.
    Related source file is "/home/alex-pc/Documentos/ProyectosAlex/ElJuegoVida/VGA-FPGA/VGAT.vhf".
Unit <VGAT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 3
# Counters                                             : 9
 11-bit up counter                                     : 2
 16-bit updown counter                                 : 3
 25-bit up counter                                     : 4
# Registers                                            : 16
 1-bit register                                        : 10
 16-bit register                                       : 3
 2-bit register                                        : 1
 3-bit register                                        : 2
# Comparators                                          : 81
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 9
 16-bit comparator greatequal                          : 7
 16-bit comparator greater                             : 8
 16-bit comparator less                                : 10
 16-bit comparator lessequal                           : 7
 25-bit comparator greatequal                          : 7
 25-bit comparator greater                             : 8
 25-bit comparator less                                : 2
 25-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 3
# Counters                                             : 9
 11-bit up counter                                     : 2
 16-bit updown counter                                 : 3
 25-bit up counter                                     : 4
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 81
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4
 12-bit comparator greater                             : 9
 12-bit comparator less                                : 9
 16-bit comparator greatequal                          : 7
 16-bit comparator greater                             : 8
 16-bit comparator less                                : 10
 16-bit comparator lessequal                           : 7
 25-bit comparator greatequal                          : 7
 25-bit comparator greater                             : 8
 25-bit comparator less                                : 2
 25-bit comparator lessequal                           : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <G_0> in Unit <pintar> is equivalent to the following FF/Latch, which will be removed : <G_1> 

Optimizing unit <VGAT> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <pintar> ...

Optimizing unit <FTC_MXILINX_VGAT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGAT, actual ratio is 46.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 236
 Flip-Flops                                            : 236

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGAT.ngr
Top Level Output File Name         : VGAT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 1601
#      GND                         : 1
#      INV                         : 61
#      LUT1                        : 200
#      LUT2                        : 175
#      LUT2_D                      : 2
#      LUT2_L                      : 6
#      LUT3                        : 104
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 183
#      LUT4_D                      : 10
#      LUT4_L                      : 11
#      MULT_AND                    : 15
#      MUXCY                       : 605
#      MUXF5                       : 2
#      VCC                         : 1
#      XOR2                        : 1
#      XORCY                       : 215
# FlipFlops/Latches                : 236
#      FD                          : 18
#      FDC                         : 1
#      FDCE                        : 7
#      FDE                         : 60
#      FDR                         : 89
#      FDRE                        : 43
#      FDS                         : 2
#      FDSE                        : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      409  out of    960    42%  
 Number of Slice Flip Flops:            236  out of   1920    12%  
 Number of 4 input LUTs:                761  out of   1920    39%  
 Number of IOs:                          18
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_5/Q_DUMMY1                    | BUFG                   | 25    |
clk                                | BUFGP                  | 211   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.075ns (Maximum Frequency: 110.193MHz)
   Minimum input arrival time before clock: 5.817ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_5/Q_DUMMY1'
  Clock period: 7.722ns (frequency: 129.500MHz)
  Total number of paths / destination ports: 656 / 58
-------------------------------------------------------------------------
Delay:               7.722ns (Levels of Logic = 4)
  Source:            XLXI_1/hcounter_2 (FF)
  Destination:       XLXI_1/vcounter_10 (FF)
  Source Clock:      XLXI_5/Q_DUMMY1 rising
  Destination Clock: XLXI_5/Q_DUMMY1 rising

  Data Path: XLXI_1/hcounter_2 to XLXI_1/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.591   1.192  XLXI_1/hcounter_2 (XLXI_1/hcounter_2)
     LUT4:I0->O            2   0.704   0.526  XLXI_1/vcounter_cmp_eq000020 (XLXI_1/vcounter_cmp_eq000020)
     LUT3:I1->O           12   0.704   1.136  XLXI_1/vcounter_cmp_eq000041 (XLXI_1/vcounter_cmp_eq0000)
     LUT4:I0->O            1   0.704   0.000  XLXI_1/vcounter_or0000691 (XLXI_1/vcounter_or000069)
     MUXF5:I1->O          11   0.321   0.933  XLXI_1/vcounter_or000069_f5 (XLXI_1/vcounter_or0000)
     FDRE:R                    0.911          XLXI_1/vcounter_0
    ----------------------------------------
    Total                      7.722ns (3.935ns logic, 3.787ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.075ns (frequency: 110.193MHz)
  Total number of paths / destination ports: 32462 / 426
-------------------------------------------------------------------------
Delay:               9.075ns (Levels of Logic = 24)
  Source:            XLXI_7/a_2 (FF)
  Destination:       XLXI_7/a_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_7/a_2 to XLXI_7/a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  XLXI_7/a_2 (XLXI_7/a_2)
     LUT2:I0->O            1   0.704   0.000  XLXI_7/Mcompar_a_cmp_le0000_lut<0> (XLXI_7/Mcompar_a_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_7/Mcompar_a_cmp_le0000_cy<0> (XLXI_7/Mcompar_a_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcompar_a_cmp_le0000_cy<1> (XLXI_7/Mcompar_a_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcompar_a_cmp_le0000_cy<2> (XLXI_7/Mcompar_a_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcompar_a_cmp_le0000_cy<3> (XLXI_7/Mcompar_a_cmp_le0000_cy<3>)
     MUXCY:CI->O           3   0.459   0.531  XLXI_7/Mcompar_a_cmp_le0000_cy<4> (XLXI_7/a_cmp_le0000)
     INV:I->O             16   0.704   1.034  XLXI_7/a_cmp_le0000_inv1_INV_0 (XLXI_7/a_cmp_le0000_inv)
     MULT_AND:I1->LO       0   0.741   0.000  XLXI_7/Mcount_a_mand (XLXI_7/Mcount_a_mand)
     MUXCY:DI->O           1   0.888   0.000  XLXI_7/Mcount_a_cy<0> (XLXI_7/Mcount_a_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<1> (XLXI_7/Mcount_a_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<2> (XLXI_7/Mcount_a_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<3> (XLXI_7/Mcount_a_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<4> (XLXI_7/Mcount_a_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<5> (XLXI_7/Mcount_a_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<6> (XLXI_7/Mcount_a_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<7> (XLXI_7/Mcount_a_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<8> (XLXI_7/Mcount_a_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<9> (XLXI_7/Mcount_a_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<10> (XLXI_7/Mcount_a_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<11> (XLXI_7/Mcount_a_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<12> (XLXI_7/Mcount_a_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_7/Mcount_a_cy<13> (XLXI_7/Mcount_a_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_7/Mcount_a_cy<14> (XLXI_7/Mcount_a_cy<14>)
     XORCY:CI->O           1   0.804   0.000  XLXI_7/Mcount_a_xor<15> (XLXI_7/Mcount_a16)
     FDRE:D                    0.308          XLXI_7/a_15
    ----------------------------------------
    Total                      9.075ns (6.666ns logic, 2.409ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_5/Q_DUMMY1'
  Total number of paths / destination ports: 33 / 22
-------------------------------------------------------------------------
Offset:              5.052ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       XLXI_1/vcounter_10 (FF)
  Destination Clock: XLXI_5/Q_DUMMY1 rising

  Data Path: reset to XLXI_1/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.965  reset_IBUF (reset_IBUF)
     LUT4:I3->O            1   0.704   0.000  XLXI_1/vcounter_or0000691 (XLXI_1/vcounter_or000069)
     MUXF5:I1->O          11   0.321   0.933  XLXI_1/vcounter_or000069_f5 (XLXI_1/vcounter_or0000)
     FDRE:R                    0.911          XLXI_1/vcounter_0
    ----------------------------------------
    Total                      5.052ns (3.154ns logic, 1.898ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 209 / 57
-------------------------------------------------------------------------
Offset:              5.817ns (Levels of Logic = 3)
  Source:            bder (PAD)
  Destination:       XLXI_7/a_15 (FF)
  Destination Clock: clk rising

  Data Path: bder to XLXI_7/a_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.147  bder_IBUF (bder_IBUF)
     LUT2:I1->O            1   0.704   0.455  XLXI_7/a_not0001_SW0 (N2)
     LUT4:I2->O           16   0.704   1.034  XLXI_7/a_not0001 (XLXI_7/a_not0001)
     FDRE:CE                   0.555          XLXI_7/a_0
    ----------------------------------------
    Total                      5.817ns (3.181ns logic, 2.636ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_5/Q_DUMMY1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            XLXI_1/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      XLXI_5/Q_DUMMY1 rising

  Data Path: XLXI_1/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  XLXI_1/HS (XLXI_1/HS)
     OBUF:I->O                 3.272          HS_OBUF (HS)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            XLXI_7/G_0 (FF)
  Destination:       G<1> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_7/G_0 to G<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  XLXI_7/G_0 (XLXI_7/G_0)
     OBUF:I->O                 3.272          G_1_OBUF (G<1>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 17.02 secs
 
--> 


Total memory usage is 548784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

