--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -filter
/home/raphael/Desktop/Mojo-Base-VHDL/ise_files/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o
mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 789 paths analyzed, 349 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.331ns.
--------------------------------------------------------------------------------

Paths for end point avr_interface/sample_q_6 (SLICE_X11Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/sample_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.247ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.626 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/sample_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.CQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D6      net (fanout=7)        1.126   avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D       Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X11Y28.SR      net (fanout=11)       2.107   avr_interface/n_rdy
    SLICE_X11Y28.CLK     Trck                  0.325   avr_interface/sample_q<6>
                                                       avr_interface/sample_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.247ns (1.014ns logic, 3.233ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/sample_q_7 (SLICE_X11Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/sample_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.219ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.626 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/sample_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.CQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D6      net (fanout=7)        1.126   avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D       Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X11Y28.SR      net (fanout=11)       2.107   avr_interface/n_rdy
    SLICE_X11Y28.CLK     Trck                  0.297   avr_interface/sample_q<6>
                                                       avr_interface/sample_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.219ns (0.986ns logic, 3.233ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/sample_q_3 (SLICE_X10Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/sample_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.626 - 0.675)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/sample_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.CQ       Tcko                  0.430   avr_interface/cclk_detector/ready_q
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D6      net (fanout=7)        1.126   avr_interface/cclk_detector/ready_q
    SLICE_X11Y14.D       Tilo                  0.259   avr_interface/n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X10Y28.SR      net (fanout=11)       2.107   avr_interface/n_rdy
    SLICE_X10Y28.CLK     Trck                  0.265   avr_interface/sample_q<4>
                                                       avr_interface/sample_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.954ns logic, 3.233ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/bit_ctr_q_1 (SLICE_X6Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/serial_tx/bit_ctr_q_1 (FF)
  Destination:          avr_interface/serial_tx/bit_ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/serial_tx/bit_ctr_q_1 to avr_interface/serial_tx/bit_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y4.AQ        Tcko                  0.200   avr_interface/serial_tx/bit_ctr_q<0>
                                                       avr_interface/serial_tx/bit_ctr_q_1
    SLICE_X6Y4.A6        net (fanout=3)        0.030   avr_interface/serial_tx/bit_ctr_q<1>
    SLICE_X6Y4.CLK       Tah         (-Th)    -0.190   avr_interface/serial_tx/bit_ctr_q<0>
                                                       avr_interface/serial_tx/bit_ctr_q_1_rstpot
                                                       avr_interface/serial_tx/bit_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/bit_ct_q_0 (SLICE_X10Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/bit_ct_q_0 (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/bit_ct_q_0 to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.AQ      Tcko                  0.200   avr_interface/spi_slave/bit_ct_q<1>
                                                       avr_interface/spi_slave/bit_ct_q_0
    SLICE_X10Y20.A6      net (fanout=7)        0.041   avr_interface/spi_slave/bit_ct_q<0>
    SLICE_X10Y20.CLK     Tah         (-Th)    -0.190   avr_interface/spi_slave/bit_ct_q<1>
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_xor<0>11
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/bit_ctr_q_2 (SLICE_X7Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/serial_tx/bit_ctr_q_2 (FF)
  Destination:          avr_interface/serial_tx/bit_ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/serial_tx/bit_ctr_q_2 to avr_interface/serial_tx/bit_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.AQ        Tcko                  0.198   avr_interface/serial_tx/bit_ctr_q<2>
                                                       avr_interface/serial_tx/bit_ctr_q_2
    SLICE_X7Y4.A6        net (fanout=2)        0.025   avr_interface/serial_tx/bit_ctr_q<2>
    SLICE_X7Y4.CLK       Tah         (-Th)    -0.215   avr_interface/serial_tx/bit_ctr_q<2>
                                                       avr_interface/serial_tx/bit_ctr_q_2_rstpot
                                                       avr_interface/serial_tx/bit_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gen_led_pwm[0].pwm_output_leds/pwm_q/CLK0
  Logical resource: gen_led_pwm[0].pwm_output_leds/pwm_q/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gen_led_pwm[1].pwm_output_leds/pwm_q/CLK0
  Logical resource: gen_led_pwm[1].pwm_output_leds/pwm_q/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 789 paths, 0 nets, and 398 connections

Design statistics:
   Minimum period:   4.331ns{1}   (Maximum frequency: 230.894MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar  5 19:06:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



