Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep 22 13:09:27 2025
| Host         : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command      : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/anomaly_detection/models/20250920_183600/firmware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (747)
6. checking no_output_delay (768)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (747)
--------------------------------
 There are 747 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (768)
---------------------------------
 There are 768 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.358    -7818.763                   5334                 5866        0.100        0.000                      0                 5866        0.100        0.000                       0                  7059  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.600}        1.200           833.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.358    -7818.763                   5334                 5866        0.100        0.000                      0                 5866        0.100        0.000                       0                  7059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         5334  Failing Endpoints,  Worst Slack       -2.358ns,  Total Violation    -7818.763ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.358ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c5.s1_13_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Destination:            kan_inst/gen_l0c5.s2_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.200ns  (clk rise@1.200ns - clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.553ns (43.924%)  route 1.983ns (56.076%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 2.124 - 1.200 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7058, unset)         0.973     0.973    kan_inst/clk
    SLICE_X33Y52         FDRE                                         r  kan_inst/gen_l0c5.s1_13_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  kan_inst/gen_l0c5.s1_13_reg[2]/Q
                         net (fo=3, routed)           0.726     2.155    kan_inst/gen_l0c5.s1_13[2]
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.124     2.279 r  kan_inst/gen_l0c5.s2_3[3]_i_9/O
                         net (fo=3, routed)           0.510     2.789    kan_inst/gen_l0c5.s2_3[3]_i_9_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.913 r  kan_inst/gen_l0c5.s2_3[3]_i_3/O
                         net (fo=1, routed)           0.746     3.659    kan_inst/gen_l0c5.s2_3[3]_i_3_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.057 r  kan_inst/gen_l0c5.s2_3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.057    kan_inst/gen_l0c5.s2_3_reg[3]_i_1_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.171 r  kan_inst/gen_l0c5.s2_3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.172    kan_inst/gen_l0c5.s2_3_reg[7]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.286 r  kan_inst/gen_l0c5.s2_3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.286    kan_inst/gen_l0c5.s2_3_reg[11]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.509 r  kan_inst/gen_l0c5.s2_3_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.509    kan_inst/gen_l0c5.s2_3_reg[12]_i_1_n_7
    SLICE_X35Y51         FDRE                                         r  kan_inst/gen_l0c5.s2_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.200     1.200 r  
                                                      0.000     1.200 r  clk (IN)
                         net (fo=7058, unset)         0.924     2.124    kan_inst/clk
    SLICE_X35Y51         FDRE                                         r  kan_inst/gen_l0c5.s2_3_reg[12]/C
                         clock pessimism              0.000     2.124    
                         clock uncertainty           -0.035     2.089    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062     2.151    kan_inst/gen_l0c5.s2_3_reg[12]
  -------------------------------------------------------------------
                         required time                          2.151    
                         arrival time                          -4.509    
  -------------------------------------------------------------------
                         slack                                 -2.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 kan_inst/gen_l3c106.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Destination:            kan_inst/gen_l3c106.s1_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.600ns period=1.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7058, unset)         0.410     0.410    kan_inst/gen_l3c106.i04/rom_i/xpm_memory_base_inst/clka
    SLICE_X49Y90         FDRE                                         r  kan_inst/gen_l3c106.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  kan_inst/gen_l3c106.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    kan_inst/act_3_7_106[1]
    SLICE_X49Y90         FDRE                                         r  kan_inst/gen_l3c106.s1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7058, unset)         0.432     0.432    kan_inst/clk
    SLICE_X49Y90         FDRE                                         r  kan_inst/gen_l3c106.s1_1_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.075     0.507    kan_inst/gen_l3c106.s1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.600 }
Period(ns):         1.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         1.200       0.200      SLICE_X80Y64  kan_inst/gen_l0c1.s1_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.600       0.100      SLICE_X80Y64  kan_inst/gen_l0c1.s1_0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.600       0.100      SLICE_X80Y64  kan_inst/gen_l0c1.s1_0_reg[0]/C



