<root><simulation><result_generated_time />2023-05-12 16:37:08<layer><layer_spec />{'B': 1, 'K': 32, 'C': 144, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 4608, 'I': 112896, 'O': 25088}<total_data_reuse />{'W': 784, 'I': 32.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7), ('OY', 4)]], [[('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 7), ('OY', 4)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OX', 7), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('OX', 2)], [('C', 4), ('C', 36), ('OX', 2)], []]<I />[[('K', 2), ('K', 4), ('OX', 2)], [('C', 4), ('C', 36), ('OX', 2)], []]<O />[[('K', 2), ('K', 4), ('OX', 2), ('C', 4), ('C', 36)], [('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [196.0, 2, 2, 1], 'I': [4.0, 8.0, 1.0, 1.0], 'O': [1.0, 144, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 36864, 36864], 'I': [16, 903168, 903168], 'O': [128, 200704, 200704], 'O_partial': [128, 0, 0], 'O_final': [0, 200704, 200704]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.25, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.03, 0.0], 'I': [0.03, 0.03, 0.0], 'O': [0.25, 0.03, 0.0]}<effective_mem_size_bit />{'W': [64, 36864, 36864], 'I': [16, 903168, 903168], 'O': [128, 100352, 200704], 'O_partial': [128, 0, 0], 'O_final': [0, 100352, 200704]}<total_unit_count />{'W': [784, 4, 1, 1], 'I': [784, 196, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [196.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432, 9216], [9216, 4608], [4608, 0]]<I />[[112896, 112896], [112896, 112896], [112896, 0]]<O />[[(3587584, 3612672), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(3587584, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (25088, 0)], [(0, 25088), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304, 1152], [144, 72], [18, 0]]<I />[[14112, 14112], [1764, 1764], [441, 0]]<O />[[(448448, 451584), (3136, 0)], [(0, 392), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([448448, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [3136, 0]), ([0, 392], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />1105920</mac_count></basic_info><energy><total_energy />7954115.4<mem_energy_breakdown><W />[1.2, 21.8, 24.0]<I />[9.9, 349.6, 587.3]<O />[316.4, 77.7, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />55296.0<total />7952597.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5474<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.715<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6445<latency_cycle_without_data_loading />4608<ideal_computing_cycle />4608<data_loading><load_cycle_total />1837<load_cycle_individual />{'W': [1, 72, 0], 'I': [7, 1764, 0]}<load_cycle_combined />{'W': 72, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-4607], [-4305, -4592], [-4608, -4608]], 'I': [[-4607], [-4592, -2870], [-4608, -4608]], 'O': [[-4608], [-4604, -4216], [-4216, -4510]]}<mem_stall_cycle_shared />{'W': [[-4607], [-4305, 0], [0, 0]], 'I': [[-4607], [-4592, 0], [0, 0]], 'O': [[-4608], [-4604, -4216], [-4216, -4510]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 36864, 36864], 'I': [16, 903168, 903168], 'O': [128, 200704, 200704], 'O_partial': [128, 0, 0], 'O_final': [0, 200704, 200704]}<data_size_each_level_total />{'W': [256, 36864, 36864], 'I': [3136, 903168, 903168], 'O': [100352, 200704, 200704]}<loop_cycles_each_level />{'W': [16, 4608, 4608], 'I': [16, 4608, 4608], 'O': [2304, 4608, 4608]}<top_ir_loop_size />{'W': [2, 2, 1], 'I': [1, 1, 1], 'O': [144, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [16.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 1.0], [196.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 0.1], [43.6, 43.6], [43.6, 43.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 16.0], [16.0, 8.0]], 'I': [[8.0, 1.0], [196.0, 196.0], [196.0, 196.0]], 'O': [[8.0, 8.0], [6272.0, 43.6], [43.6, 43.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [16.0, 8.0], [8.0, 0]], 'I': [[8.0, 1.0], [196.0, 196.0], [196.0, 0]], 'O': [[8.0, 0.1], [43.6, 43.6], [43.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [255.6, 247.6], [204.0, 43.6]], 'I': [[8.0, 1.0], [255.6, 247.6], [204.0, 43.6]], 'O': [[8.0, 0.1], [255.6, 247.6], [204.0, 43.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 4608], [16, 16, 288], [4608, 4608, 1]], 'I': [[1, 1, 4608], [16, 16, 288], [4608, 4608, 1]], 'O': [[1, 1, 4608], [2304, 2304, 2], [4608, 4608, 1]]}<trans_time_real />{'W': [[0, 1, 4608], [[1, 16, 288], [0, 16, 288]], [[72, 4608, 1], [18, 4608, 1]]], 'I': [[0, 1, 4608], [[0, 16, 288], [6, 16, 288]], [[1764, 4608, 1], [441, 4608, 1]]], 'O': [[0, 1, 4608], [[2, 2304, 2], [196, 2304, 2]], [[392, 4608, 1], [98, 4608, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -16], [-4536, -4590]], 'I': [[-1], [-16, -10], [-2844, -4167]], 'O': [[-1], [-2302, -2108], [-4216, -4510]]}<single_stall_count />{'W': [4607, 287, 0], 'I': [4607, 287, 0], 'O': [4608, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [287, 0], 'I': [1722, 0], 'O': [392, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2599, -4608], [-4216, -4216]], 1: [[-4608, -4608], [-4216, -4608]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>