# Full Adder in Verilog HDL

This project contains the implementation of a Full Adder using two Half Adders in Verilog HDL. It includes the main module and a testbench for validation.

## Files
- `full_adder.v`: Verilog code for the Full Adder module.
- `full_adder_tb.v`: Testbench for verifying the Full Adder.

## Features
- Designed using structural modeling.
- Tested all 3-bit input combinations successfully.

## How to Run
1. Clone the repository:
