<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('functions_vars_e.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all variables with links to the structures/unions they belong to:</div>

<h3><a id="index_e" name="index_e"></a>- e -</h3><ul>
<li>e_alpha&#160;:&#160;<a class="el" href="structhpm__hfi__para.html#accf2c82bd17d5fb1cb5ec330acc9d54a">hpm_hfi_para</a></li>
<li>e_beta&#160;:&#160;<a class="el" href="structhpm__hfi__para.html#a04d43ae5d59f14483361c1b6695f034c">hpm_hfi_para</a></li>
<li>e_theta&#160;:&#160;<a class="el" href="structhpm__hfi__para.html#a05125626232672211662f944d4340dc9">hpm_hfi_para</a></li>
<li>EADC_CURR&#160;:&#160;<a class="el" href="structCLC__Type.html#ac7e1201811681334ff34e05b855f8b97">CLC_Type</a></li>
<li>EADC_HIGHTH&#160;:&#160;<a class="el" href="structCLC__Type.html#a7ad2a86c0db7577e98ed723a9725fdc1">CLC_Type</a></li>
<li>eadc_highth&#160;:&#160;<a class="el" href="structclc__param__config__t.html#aa5c2682b19cb675a2224320bc3201817">clc_param_config_t</a></li>
<li>EADC_LOWTH&#160;:&#160;<a class="el" href="structCLC__Type.html#aeb46a1fcdad33aadbd3571b496889cea">CLC_Type</a></li>
<li>eadc_lowth&#160;:&#160;<a class="el" href="structclc__param__config__t.html#a3bf64c67a2ab1774470d235145a19ae4">clc_param_config_t</a></li>
<li>eadc_mid_highth&#160;:&#160;<a class="el" href="structclc__param__config__t.html#aa31b4bd6d52a0b65e22dde629c561669">clc_param_config_t</a></li>
<li>eadc_mid_lowth&#160;:&#160;<a class="el" href="structclc__param__config__t.html#accad65f3d202b0c496cd73309aea9de1">clc_param_config_t</a></li>
<li>EADC_MIDHIGHTH&#160;:&#160;<a class="el" href="structCLC__Type.html#ac117b083a8fc883b0ae8775db47926df">CLC_Type</a></li>
<li>EADC_MIDLOWTH&#160;:&#160;<a class="el" href="structCLC__Type.html#a0528dea1e50de95e4baddcd252a8fb07">CLC_Type</a></li>
<li>EADC_PRE0&#160;:&#160;<a class="el" href="structCLC__Type.html#a4afe65433fb375ff34922a6c13725813">CLC_Type</a></li>
<li>EADC_PRE1&#160;:&#160;<a class="el" href="structCLC__Type.html#a6ea15407f066149a9860209491ecd5b9">CLC_Type</a></li>
<li>EALCAP&#160;:&#160;<a class="el" href="structCAN__Type.html#a73aff82bfb2668f04ba604134566d318">CAN_Type</a></li>
<li>ebs_in_bits&#160;:&#160;<a class="el" href="structtsw__psfp__flow__meter__config__t.html#a7fa25ffe5097192dedc37076de20514f">tsw_psfp_flow_meter_config_t</a></li>
<li>ec&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a4d81a08d5516fd82d663a3bef9ff596b">enet_tx_desc_t</a></li>
<li>ECAT_BUF_CET&#160;:&#160;<a class="el" href="structESC__Type.html#a22411a54e5bf0ecae1922d691ac72400">ESC_Type</a></li>
<li>ECAT_EVT_MSK&#160;:&#160;<a class="el" href="structESC__Type.html#ada49818d42e9d1ef5624984e19b69a38">ESC_Type</a></li>
<li>ECAT_EVT_REQ&#160;:&#160;<a class="el" href="structESC__Type.html#af0804fd9add5c86db929931699fd9614">ESC_Type</a></li>
<li>ECAT_PU_ERR_CNT&#160;:&#160;<a class="el" href="structESC__Type.html#ad6bc250c49efae2774eee5a40656012f">ESC_Type</a></li>
<li>ECC&#160;:&#160;<a class="el" href="structBKEY__Type.html#a07bd01c589953a9d805592de799758f3">BKEY_Type</a></li>
<li>ecc_type&#160;:&#160;<a class="el" href="structemmc__csd__t.html#aea11d974a98fa05478c8bbc2bce207a1">emmc_csd_t</a></li>
<li>ECCUADDR0&#160;:&#160;<a class="el" href="structDDRCTL__Type.html#ac42b9bef6bc89dad8d74d31fd9a94496">DDRCTL_Type</a></li>
<li>ECR&#160;:&#160;<a class="el" href="structMCAN__Type.html#a6123313259c399727c5297a2eb5561fd">MCAN_Type</a></li>
<li>ecs&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a88d73672b68805e577b192c82f2dbca8">hpm_jpeg_jpeg_info</a></li>
<li>ecs_len&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a3679b1b6c079709a8e325043af642512">hpm_jpeg_jpeg_info</a></li>
<li>ed&#160;:&#160;<a class="el" href="structenet__tx__desc__t.html#a3f1366baacb6af73a74740a84ae4ad6a">enet_tx_desc_t</a></li>
<li>EDG_DET_CTL&#160;:&#160;<a class="el" href="structRDC__Type.html#ae34adaf604b82259ca619afa63260775">RDC_Type</a></li>
<li>edge_dect_en&#160;:&#160;<a class="el" href="unionpla__filter__cfg.html#a9c6ef751f908daf7f1a6eeba5c77aa79">pla_filter_cfg</a></li>
<li>edge_distance&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#a23011036e72293ecce782e41f7921f95">rdc_acc_cfg</a></li>
<li>EEPROM_ADDR&#160;:&#160;<a class="el" href="structESC__Type.html#a18557b6a7d6ac63ca08863dbff239f2c">ESC_Type</a></li>
<li>EEPROM_CFG&#160;:&#160;<a class="el" href="structESC__Type.html#a4f7643a75fb0fb906f4477cea6c479a0">ESC_Type</a></li>
<li>EEPROM_CTRL_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a2b08aa2b8f7764365aa929aec457d51b">ESC_Type</a></li>
<li>EEPROM_DATA&#160;:&#160;<a class="el" href="structESC__Type.html#a4cba9cdab3d68631032aaaff4380ff08">ESC_Type</a></li>
<li>eeprom_emulation&#160;:&#160;<a class="el" href="structesc__eeprom__clock__config__t.html#ac1cce6a72ca2c0862d239018ea9215cb">esc_eeprom_clock_config_t</a></li>
<li>EEPROM_PDI_ACC_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a7221cbd1cff747b8998da0357afee15e">ESC_Type</a></li>
<li>eeprom_size_over_16kbit&#160;:&#160;<a class="el" href="structesc__eeprom__clock__config__t.html#aaa3f55115c82684d66b374ff6f8fbb02">esc_eeprom_clock_config_t</a></li>
<li>effect&#160;:&#160;<a class="el" href="structov5640__special__effect__config__t.html#a25b7fc2d89e1c099c259345c3911193a">ov5640_special_effect_config_t</a></li>
<li>egess_frame_count&#160;:&#160;<a class="el" href="structtsw__cb__frer__frame__count__egress__t.html#a4ec74e453ec93880305ee6f764509bbc">tsw_cb_frer_frame_count_egress_t</a></li>
<li>EGFRCNT&#160;:&#160;<a class="el" href="structTSW__Type.html#adb5e058d9f2c8a51a3204cabbe7e2836">TSW_Type</a></li>
<li>eir&#160;:&#160;<a class="el" href="structtsw__psfp__flow__meter__config__t.html#a71d478a08b9f068d18d248f0ef811a0a">tsw_psfp_flow_meter_config_t</a></li>
<li>electric_angle&#160;:&#160;<a class="el" href="structbldc__contrl__foc__par.html#abff28641a2ef3aa01a993df4164b3aac">bldc_contrl_foc_par</a></li>
<li>elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a92d6aa6c0a29a174399a0dc5e87cb9b0">mcan_ram_config_struct</a></li>
<li>embedded_8_bit_support&#160;:&#160;<a class="el" href="structsdxc__capabilities__t.html#a4de3024f7513295afe28b79abdbc31c2">sdxc_capabilities_t</a></li>
<li>EMMC_BOOT_CTRL&#160;:&#160;<a class="el" href="structSDXC__Type.html#ac9d5b07e845b0eca9899996d4b76332c">SDXC_Type</a></li>
<li>emmc_boot_partition_mode&#160;:&#160;<a class="el" href="structemmc__boot__setting__t.html#a2241db3e80bb6efd8d72adce3f04ed38">emmc_boot_setting_t</a></li>
<li>EMR&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a9800fbc4933a9cfb9852e8116c44accb">DDRPHY_Type</a></li>
<li>EMR2&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#a0eb73605588f409acb85146622878014">DDRPHY_Type</a></li>
<li>EMR3&#160;:&#160;<a class="el" href="structDDRPHY__Type.html#ac0291c63c3d15fb1024741f686ac3651">DDRPHY_Type</a></li>
<li>en_af_int&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#a3081f3255b3f0995ad8339c3a0657617">sdm_filter_config_t</a></li>
<li>en_cic_data_saturation_int&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#a00fca3caceb7aeb14deec8c5095a4826">sdm_filter_config_t</a></li>
<li>en_clock_invalid_int&#160;:&#160;<a class="el" href="structsdm__comparator__config__t.html#a87163f440856739d46aa09a919670304">sdm_comparator_config_t</a></li>
<li>en_data_overflow_int&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#ac34065cad6bce8f93e71392e7db108ab">sdm_filter_config_t</a></li>
<li>en_data_ready_int&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#abc2afca6644d1425f42855586f84f6f8">sdm_filter_config_t</a></li>
<li>en_ddr_mode&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a550f5b5c4e4706e97b3af90c9d392332">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a5f1f376d604e92332fc0762cb069cc7e">xpi_ram_info_t</a></li>
<li>en_dev_mode_cfg&#160;:&#160;<a class="el" href="structhpm__serial__nor__info__t.html#a6d2c6f7520f6da37356d181cb4bce235">hpm_serial_nor_info_t</a>, <a class="el" href="structxpi__device__info__t.html#a548d2d0fd956e55674f8d2f278ca0b50">xpi_device_info_t</a></li>
<li>en_diff_clk&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#af5bb7fbd71c195f118d8c13ef8bbfa7c">xpi_device_info_t</a>, <a class="el" href="structxpi__ram__info__t.html#a9b2ed012ec2ea6f95552d29ae5d030dd">xpi_ram_info_t</a></li>
<li>en_dmamux&#160;:&#160;<a class="el" href="structhpm__dma__mgr__chn__conf.html#a02caa298cdd484fca1177cf515c3f1fb">hpm_dma_mgr_chn_conf</a></li>
<li>en_dst_burst_in_fixed_trans&#160;:&#160;<a class="el" href="structhpm__dma__mgr__chn__conf.html#afb2e0cd2035026def78f75f569b5a1f5">hpm_dma_mgr_chn_conf</a></li>
<li>en_fifo_threshold_int&#160;:&#160;<a class="el" href="structsdm__filter__config__t.html#a873d04bbd61a301ee9982784396107b4">sdm_filter_config_t</a></li>
<li>en_half_clk_for_non_read_cmd&#160;:&#160;<a class="el" href="structxpi__device__info__t.html#a3a6f6b450791889bab28a7d794e855a2">xpi_device_info_t</a></li>
<li>en_high_threshold_int&#160;:&#160;<a class="el" href="structsdm__comparator__config__t.html#ae93fa532bb30151abb97f987206a010b">sdm_comparator_config_t</a></li>
<li>en_infiniteloop&#160;:&#160;<a class="el" href="structdma__channel__config.html#a4a371981ba581b91dd6013833a7a2e10">dma_channel_config</a>, <a class="el" href="structdma__handshake__config.html#a7a9432422fc4893a7092feba84195d58">dma_handshake_config</a>, <a class="el" href="structhpm__dma__mgr__chn__conf.html#a64e3e4df8e52f27dd7ae8818b3b72f12">hpm_dma_mgr_chn_conf</a></li>
<li>en_low_threshold_int&#160;:&#160;<a class="el" href="structsdm__comparator__config__t.html#a4708be039813851967e5894b77a39b18">sdm_comparator_config_t</a></li>
<li>en_lv&#160;:&#160;<a class="el" href="unionopamp__cfg__preset1.html#a7ab9958eff871c6138cbf7853437c252">opamp_cfg_preset1</a></li>
<li>en_ms_coef&#160;:&#160;<a class="el" href="structmmc__track__mode__t.html#adf98194151824c2e7bdb5efdc508f2e5">mmc_track_mode_t</a></li>
<li>en_src_burst_in_fixed_trans&#160;:&#160;<a class="el" href="structhpm__dma__mgr__chn__conf.html#a5c592914ff72baa7bfd738dcf13e14f5">hpm_dma_mgr_chn_conf</a></li>
<li>en_stop_bit_insert&#160;:&#160;<a class="el" href="structuart__trig__config__t.html#a0c5410b477f9f13dd9c66af8e535259b">uart_trig_config_t</a></li>
<li>en_submodule_detect&#160;:&#160;<a class="el" href="structmcl__detect__cfg__t.html#a19f8e2898a640a60b9e26b4036061073">mcl_detect_cfg_t</a></li>
<li>en_zero_cross_threshold_int&#160;:&#160;<a class="el" href="structsdm__comparator__config__t.html#a5d941b9fdd54b094492975bcc4904766">sdm_comparator_config_t</a></li>
<li>enable&#160;:&#160;<a class="el" href="structcan__filter__config__t.html#a0ccae370067d88ec8e9b03b0e75f0549">can_filter_config_t</a>, <a class="el" href="structdisplay__rgb2yuv__config.html#a3a14fc4f3cf5892deb11fbfb9e25ccca">display_rgb2yuv_config</a>, <a class="el" href="structdisplay__yuv2rgb__config.html#ab92eeddbc2ada424c5c53d1bf7dd5970">display_yuv2rgb_config</a>, <a class="el" href="structexip__driver__interface__t.html#ad0180091326efd114f9a15a4d97b02ec">exip_driver_interface_t</a>, <a class="el" href="structexip__region__context__t.html#a8608d570c5dd3c07f22333abfd70c38f">exip_region_context_t</a>, <a class="el" href="structfemc__axi__q__weight__t.html#ad3c38e39fd4f696bf21f0094e136e19f">femc_axi_q_weight_t</a>, <a class="el" href="structhpm__serial__nor__transfer__seq__t.html#a04e97120b7ba722574a6798fc863892e">hpm_serial_nor_transfer_seq_t</a>, <a class="el" href="structmcan__ram__config__struct.html#ae860950b53ebc77727916ff44fa73df6">mcan_ram_config_struct</a>, <a class="el" href="structmcl__encoder__t.html#a7f1892d84b694757b0bce7c05addb958">mcl_encoder_t</a>, <a class="el" href="structmcl__loop__t.html#acf75024bc4c709a4aecbac3dba3876de">mcl_loop_t</a>, <a class="el" href="structmcl__user__value__t.html#abbb68a18f8ba945c402a8d34792639fc">mcl_user_value_t</a>, <a class="el" href="structmmc__pos__trig__t.html#afbc899c10228db0fdd77384888a30207">mmc_pos_trig_t</a>, <a class="el" href="structmmc__speed__trig__t.html#a2f81448a5bd51fe7773d49902668475d">mmc_speed_trig_t</a>, <a class="el" href="structmtg__event__param.html#a350d3b34cd450c7ab496d261fd424fd5">mtg_event_param</a>, <a class="el" href="structmtg__filter__param.html#aa0c505c807c2e08ec917968fcf132287">mtg_filter_param</a>, <a class="el" href="structmtg__time__init__param.html#a9993b87ad84efdc54350ebc8f7c86c8e">mtg_time_init_param</a>, <a class="el" href="structmtg__timeout__param.html#a7234651c44108facfea68dd11681fe4e">mtg_timeout_param</a>, <a class="el" href="structsdm__comparator__config__t.html#a3fbeb91992859a0d6df1f4757b62e9f8">sdm_comparator_config_t</a>, <a class="el" href="structsdm__filter__config__t.html#a1f21b9a135bf2b75b7f3df59796e84ae">sdm_filter_config_t</a>, <a class="el" href="structsei__state__transition__latch__config__t.html#afe2d38d4f1923978780cad1b510dcdf4">sei_state_transition_latch_config_t</a>, <a class="el" href="structtamper__ch__config__t.html#a80582ef406393a71f0ee57e7fffb1ee8">tamper_ch_config_t</a>, <a class="el" href="structtsw__cb__stmid__entry__t.html#a46f7cbdc505e350daeb9063f809013e7">tsw_cb_stmid_entry_t</a>, <a class="el" href="structxpi__nor__config__t.html#a89454ad665814574a21318650b93d48e">xpi_nor_config_t</a>, <a class="el" href="structxpi__ram__config__t.html#a06b0f6314377e3f8102beaf1e28a9941">xpi_ram_config_t</a></li>
<li>enable_64bit_timestamp&#160;:&#160;<a class="el" href="structmcan__tsu__config__struct.html#a954c127d22f73085fbe86fbd566111b8">mcan_tsu_config_struct</a></li>
<li>enable_a_current&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#a65d6771db72fa49e67f182dae8ef10a5">mcl_analog_cfg_t</a></li>
<li>enable_a_voltage&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#a1e38b2aeeb84ea9b7a6a756b2dddab03">mcl_analog_cfg_t</a></li>
<li>enable_all_drivers&#160;:&#160;<a class="el" href="structmcl__drivers__callback__t.html#acc050c7b8fb01cb53a8b134109bcdc3e">mcl_drivers_callback_t</a></li>
<li>enable_async_fault&#160;:&#160;<a class="el" href="structpwmv2__config.html#a34fa6ffaee9e7d8577329db2a321ae72">pwmv2_config</a></li>
<li>enable_b_current&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#a5774d874a70c61ddd5de66316befafd3">mcl_analog_cfg_t</a></li>
<li>enable_b_voltage&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#af8b51421185c124474268d5d07198020">mcl_analog_cfg_t</a></li>
<li>enable_block_gap_interrupt&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#abd80079d118ad57c5467a6637fdcaacb">sdio_cccr_t</a></li>
<li>enable_blocking&#160;:&#160;<a class="el" href="structtsw__psfp__filter__config__t.html#a3453fa42d9bdbde4de0669ea783216a7">tsw_psfp_filter_config_t</a></li>
<li>enable_boot_ack&#160;:&#160;<a class="el" href="structemmc__boot__setting__t.html#a18a9bc9e568518e0d50f51e549197777">emmc_boot_setting_t</a>, <a class="el" href="structemmc__config__partition__option__t.html#a22da133490c7fdec4993873cf70ed2ee">emmc_config_partition_option_t</a></li>
<li>enable_boot_config_protection_permanently&#160;:&#160;<a class="el" href="structemmc__boot__setting__t.html#a2f6ad7745533edde12a055e1e38d95bc">emmc_boot_setting_t</a></li>
<li>enable_boot_config_protection_until_next_power_cycle&#160;:&#160;<a class="el" href="structemmc__boot__setting__t.html#a089e5786188eed3d15ad76d563cfbc81">emmc_boot_setting_t</a></li>
<li>enable_buffer&#160;:&#160;<a class="el" href="structvad__config.html#a93f8369a7591e9393467093b6eb8d817">vad_config</a></li>
<li>enable_c_current&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#a43111017c3b3bd2732ac5da058b3e9c6">mcl_analog_cfg_t</a></li>
<li>enable_c_voltage&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#aae25dec9d00a20a097bb335b318b8cec">mcl_analog_cfg_t</a></li>
<li>enable_can_fd_iso_mode&#160;:&#160;<a class="el" href="structcan__config__t.html#a5326dd1b36dfc6efe18dd07fc6a26e4d">can_config_t</a></li>
<li>enable_canfd&#160;:&#160;<a class="el" href="structcan__config__t.html#a19af4b7bca348e7dab6a6fab042dd8ec">can_config_t</a>, <a class="el" href="structmcan__config__struct.html#a0008f6c80f12cc7e2c2cdcf69c55d120">mcan_config_struct</a></li>
<li>enable_cmp_output&#160;:&#160;<a class="el" href="structacmp__channel__config.html#ab4682cfa00e127abd6b32cc222d64189">acmp_channel_config</a>, <a class="el" href="structgptmr__channel__config.html#ab9f0788db17d11cf4a6567f184a668c3">gptmr_channel_config</a></li>
<li>enable_config_lock&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#a0f415b7f6425110c40f8feb2dbdc0a14">ewdg_func_ctrl_config_t</a></li>
<li>enable_crcr&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#a4ee284362399c7aa0c9584b6b006d4bf">enet_tx_control_config_t</a></li>
<li>enable_ctrl_parity_fail_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a7214a535421e6ad7ef7db85883c0de39">ewdg_interrupt_reset_config_t</a></li>
<li>enable_ctrl_parity_fail_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#ae69e5be46e27dac732f8800094707109">ewdg_interrupt_reset_config_t</a></li>
<li>enable_ctrl_unlock_fail_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a008bbac29b84b6df6219029088d2bdab">ewdg_interrupt_reset_config_t</a></li>
<li>enable_ctrl_unlock_fail_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a33d0139bdf5c478590bf75b6e5302b19">ewdg_interrupt_reset_config_t</a></li>
<li>enable_ctrl_update_violation_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#adb41674c1895d122496a5ea075767635">ewdg_interrupt_reset_config_t</a></li>
<li>enable_ctrl_update_violation_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a19ef5f2a537f27ee9ed54792137de388">ewdg_interrupt_reset_config_t</a></li>
<li>enable_dac&#160;:&#160;<a class="el" href="structacmp__channel__config.html#a4c78538561e368e5f307266c5a1604e1">acmp_channel_config</a></li>
<li>enable_data_ready_interrupt&#160;:&#160;<a class="el" href="structsdm__channel__common__config__t.html#a66bba8cb4f33b8f2f3078c792ed59c45">sdm_channel_common_config_t</a></li>
<li>enable_ddr&#160;:&#160;<a class="el" href="unionxpi__clk__config__t.html#a19f9421c7c4a19d1e2f683b82bc467a5">xpi_clk_config_t</a></li>
<li>enable_detect&#160;:&#160;<a class="el" href="structmcl__detect__cfg__t.html#a53b93335c4bc38cadf9747aa128eec3b">mcl_detect_cfg_t</a></li>
<li>enable_detection&#160;:&#160;<a class="el" href="structtsw__cb__frer__latent__error__dectecton__config__t.html#a70465c24c9ab34a381f10f46bdb15ad5">tsw_cb_frer_latent_error_dectecton_config_t</a></li>
<li>enable_diff_clk&#160;:&#160;<a class="el" href="structxpi__io__config__t.html#a2606a306c0531f0b0df69f5d3aad9ddb">xpi_io_config_t</a></li>
<li>enable_differential_clk&#160;:&#160;<a class="el" href="structxpi__config__t.html#a7756d4e71b6569ec07fbf03e18f7aece">xpi_config_t</a></li>
<li>enable_dqs&#160;:&#160;<a class="el" href="structxpi__io__config__t.html#a4c082de97acaddca9209b84c7b5916a9">xpi_io_config_t</a></li>
<li>enable_drivers&#160;:&#160;<a class="el" href="structmcl__drivers__callback__t.html#a3a6ad2f2aa0387164f0c593753a60c3f">mcl_drivers_callback_t</a></li>
<li>enable_edge_filtering&#160;:&#160;<a class="el" href="structmcan__config__struct.html#ac65911843274788dad0af70288b22430">mcan_config_struct</a></li>
<li>enable_err_interrupt&#160;:&#160;<a class="el" href="structsdm__channel__common__config__t.html#a1a24823aa7b99b7bcd21bd0963ab5a28">sdm_channel_common_config_t</a></li>
<li>enable_ex_cmp&#160;:&#160;<a class="el" href="structpwm__cmp__config.html#a0f38e068bdd01420acfba38d960c9441">pwm_cmp_config</a></li>
<li>enable_ext_filter&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#ab882c0053db6a0e74f4c6e675ad1b727">mcan_ram_config_struct</a>, <a class="el" href="structmcan__ram__flexible__config__struct.html#a3528ad98699a02494326d3c18c585d2e">mcan_ram_flexible_config_struct</a></li>
<li>enable_extern_filter_cap&#160;:&#160;<a class="el" href="structopamp__cfg.html#a100638b305f35051e5570a4cdd941676">opamp_cfg</a></li>
<li>enable_filter&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#ad7b962346d96bcdc53d8f7162280f506">mcl_analog_cfg_t</a></li>
<li>enable_flow_meter&#160;:&#160;<a class="el" href="structtsw__psfp__filter__config__t.html#afbb5609c3e0a038c4155f5032f68e5e8">tsw_psfp_filter_config_t</a></li>
<li>enable_four_cmp&#160;:&#160;<a class="el" href="structpwmv2__config.html#a7ff72dd3369e1acd74e8f55ea371d4e0">pwmv2_config</a></li>
<li>enable_half_cmp&#160;:&#160;<a class="el" href="structpwmv2__cmp__config.html#a49cac5678dfabb578092b4d8087e1834">pwmv2_cmp_config</a></li>
<li>enable_hpf&#160;:&#160;<a class="el" href="structpdm__config.html#ac11b0bb89aeb945ea54cb5b2242f6945">pdm_config</a></li>
<li>enable_hpmode&#160;:&#160;<a class="el" href="structacmp__channel__config.html#aaf7d923bfa5c37cec759f0723c9e75af">acmp_channel_config</a></li>
<li>enable_hrcmp&#160;:&#160;<a class="el" href="structpwmv2__cmp__config.html#aece90e24f7f18deeb56981efe9f4f9c1">pwmv2_cmp_config</a></li>
<li>enable_hybrid_xpi&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a6f8012fe57a13511e3a8416261190423">xpi_nor_driver_interface_t</a></li>
<li>enable_ioc&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#a5f19ff27583e478a0a0b554fe17185ae">enet_tx_control_config_t</a></li>
<li>enable_master_pwr_ctrl&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a394193496514fff24f6349d342cce668">sdio_cccr_t</a></li>
<li>enable_mclk_out&#160;:&#160;<a class="el" href="structi2s__config.html#ae2bfbbddb3d94646506fddd0b346cf49">i2s_config</a></li>
<li>enable_mono_output&#160;:&#160;<a class="el" href="structdao__config.html#a7f63e6327691408d24b6ed562cfd32a8">dao_config</a></li>
<li>enable_non_iso_mode&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a2d45408c6eee4a952c31d154797c9b1e">mcan_config_struct</a></li>
<li>enable_offline_param_detection&#160;:&#160;<a class="el" href="structmcl__loop__cfg__t.html#acc4c329d8d1b3431c774b60ddd109be2">mcl_loop_cfg_t</a></li>
<li>enable_output&#160;:&#160;<a class="el" href="structmonitor__config.html#ae3cdab26bfd2bf50b3b88b078ed75858">monitor_config</a>, <a class="el" href="structpwm__config.html#adecec5ff16bff6341bb27fc62fba2010">pwm_config</a>, <a class="el" href="structpwmv2__config.html#adf654990ea48fc7e3dc161f5cb44edf0">pwmv2_config</a></li>
<li>enable_pdm_clk_out&#160;:&#160;<a class="el" href="structpdm__config.html#a29676d2663d757dafe5e50c9bd913686">pdm_config</a></li>
<li>enable_pdm_clock_out&#160;:&#160;<a class="el" href="structvad__config.html#a6df2417fd7860c1c928fffe019a60187">vad_config</a></li>
<li>enable_phase&#160;:&#160;<a class="el" href="structplb__qei__encoder__cfg__t.html#ae1ee5a17320c2a07f7a79b3b7fca1781">plb_qei_encoder_cfg_t</a></li>
<li>enable_phase_margin_cap&#160;:&#160;<a class="el" href="structopamp__cfg.html#afa903b98f32403f73a6d5f70e830bd7f">opamp_cfg</a></li>
<li>enable_plane&#160;:&#160;<a class="el" href="structpdma__config.html#ad439be0f952f195a7973ca8e50501c8f">pdma_config</a></li>
<li>enable_position_loop&#160;:&#160;<a class="el" href="structmcl__loop__cfg__t.html#a509a5a5ff82aeb53692e0676801b6666">mcl_loop_cfg_t</a></li>
<li>enable_prefetch&#160;:&#160;<a class="el" href="structxpi__ahb__buffer__cfg__t.html#a8d95ad3b59d7b47fed9d193876767931">xpi_ahb_buffer_cfg_t</a></li>
<li>enable_process_by_user&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#ae0a0e6da2292ca048082ef1f44328581">mcl_analog_cfg_t</a></li>
<li>enable_pwr_sel&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#aaf6114c3ba39cc96a2ced9e251a5fafc">sdio_fbr_t</a></li>
<li>enable_refresh_lock&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#abfa68346a0223c890df8a05af875f3df">ewdg_func_ctrl_config_t</a></li>
<li>enable_refresh_period&#160;:&#160;<a class="el" href="structewdg__func__ctrl__config__t.html#ac32ce920f29f6e7f45122c7bedaa0f96">ewdg_func_ctrl_config_t</a></li>
<li>enable_refresh_unlock_fail_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a113024504c4f10411d0a439928490510">ewdg_interrupt_reset_config_t</a></li>
<li>enable_refresh_unlock_fail_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#ad7eacb80834b7db61c661739ec3cc86d">ewdg_interrupt_reset_config_t</a></li>
<li>enable_refresh_violation_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a3f62f972063d654e319dee0c21572dce">ewdg_interrupt_reset_config_t</a></li>
<li>enable_refresh_violation_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#a942d7622f0d9dcc23cb3c76bdbf637e2">ewdg_interrupt_reset_config_t</a></li>
<li>enable_restricted_operation_mode&#160;:&#160;<a class="el" href="structmcan__config__struct.html#aaad7bcd6d2ba4e41b23bcd92904cc83e">mcan_config_struct</a></li>
<li>enable_rxbuf&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#abc3249ae3465ecfbdb64d4fb336a78ac">mcan_ram_config_struct</a>, <a class="el" href="structmcan__ram__flexible__config__struct.html#a1b5e088482285241548d4187956a4e8a">mcan_ram_flexible_config_struct</a></li>
<li>enable_rxfifo0&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#adaaeb5a31cc176a94fbebad3fc57e069">mcan_ram_flexible_config_struct</a></li>
<li>enable_rxfifo1&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#aeeecde928e842d4c436fb4eb2b12fee6">mcan_ram_flexible_config_struct</a></li>
<li>enable_self_ack&#160;:&#160;<a class="el" href="structcan__config__t.html#a5bbbb8061d661470534c4c161f85aecb">can_config_t</a></li>
<li>enable_size_checking&#160;:&#160;<a class="el" href="structtsw__psfp__filter__config__t.html#a2c98e1436138273b4eeeb7b66910ca4a">tsw_psfp_filter_config_t</a></li>
<li>enable_software_sync&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#a2f1490ec6091d59206cee639860b119c">gptmr_channel_config</a></li>
<li>enable_speaker&#160;:&#160;<a class="el" href="structwm8960__config.html#ab3e66efa6fe376598be1eaf32512dae8">wm8960_config</a></li>
<li>enable_speed_loop&#160;:&#160;<a class="el" href="structmcl__loop__cfg__t.html#a26358ad9f9747be4041edd2136de7fe0">mcl_loop_cfg_t</a></li>
<li>enable_std_filter&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a2db993b8cd7c36c592ea79d912474beb">mcan_ram_config_struct</a>, <a class="el" href="structmcan__ram__flexible__config__struct.html#a8e944f811537804e9eb44a19fd8d6afa">mcan_ram_flexible_config_struct</a></li>
<li>enable_sync_fault&#160;:&#160;<a class="el" href="structpwmv2__config.html#ad5e07dff6ce2c19cc50a96633a06b4ba">pwmv2_config</a></li>
<li>enable_sync_follow_previous_channel&#160;:&#160;<a class="el" href="structgptmr__channel__config.html#aae5fe02485e88a8719d962bc9458fe50">gptmr_channel_config</a></li>
<li>enable_tdc&#160;:&#160;<a class="el" href="structcan__config__t.html#a07b274815a5956ebe5247027fdd604de">can_config_t</a>, <a class="el" href="structmcan__bit__timing__param__struct.html#af92ee5ec94fb20b986c61451fd0bf26b">mcan_bit_timing_param_struct</a>, <a class="el" href="structmcan__config__struct.html#a4ecbc06003e6e2518508cebc7bd4097f">mcan_config_struct</a></li>
<li>enable_tdm_mode&#160;:&#160;<a class="el" href="structi2s__multiline__transfer__config.html#aec9879c02e8fec0f4ddc3aa081a5d12e">i2s_multiline_transfer_config</a>, <a class="el" href="structi2s__transfer__config.html#a7a17ae58e315664c862ba8ed793d1732">i2s_transfer_config</a></li>
<li>enable_timeout_counter&#160;:&#160;<a class="el" href="structmcan__timeout__config__struct.html#ab70d2d61eb344bb4bf7e3fb8ecb16f8e">mcan_timeout_config_struct</a>, <a class="el" href="structmcan__timeout__counter__config__struct.html#a14535d499dac32d6b3353cf0b3f7e6f9">mcan_timeout_counter_config_struct</a></li>
<li>enable_timeout_interrupt&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#ab745fed65b0f2cd507915993a64b73dd">ewdg_interrupt_reset_config_t</a></li>
<li>enable_timeout_reset&#160;:&#160;<a class="el" href="structewdg__interrupt__reset__config__t.html#ab3eb6fc3a6e81cc2eeed06af84d90eb0">ewdg_interrupt_reset_config_t</a></li>
<li>enable_timeout_val&#160;:&#160;<a class="el" href="structATTR__PACKED.html#a7b90ede1e8f786c36b257f576dbadf8b">ATTR_PACKED</a></li>
<li>enable_transmit_pause&#160;:&#160;<a class="el" href="structmcan__config__struct.html#af3b754b114bc151eb8141e5403ad62fa">mcan_config_struct</a></li>
<li>enable_tsu&#160;:&#160;<a class="el" href="structmcan__tsu__config__struct.html#a9c75c6c99a7d2d16ac9c5c94e90d41a9">mcan_tsu_config_struct</a></li>
<li>enable_ttse&#160;:&#160;<a class="el" href="structenet__tx__control__config__t.html#ae7fa041bc30ea842338531d5ed2dd455">enet_tx_control_config_t</a></li>
<li>enable_two_channels&#160;:&#160;<a class="el" href="structvad__config.html#ab7e41e3301b398f00aa53d8bf969bd05">vad_config</a></li>
<li>enable_tx_buffer_priority_mode&#160;:&#160;<a class="el" href="structcan__config__t.html#aa0da6fd6a6d9956a8ffd57f33ffe5b44">can_config_t</a></li>
<li>enable_tx_evt_fifo&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a5cd46c9bb1dee840f76e6d207cf4124b">mcan_ram_config_struct</a>, <a class="el" href="structmcan__ram__flexible__config__struct.html#a0e5d67e63cd97b6bcb26f033b158c0c8">mcan_ram_flexible_config_struct</a></li>
<li>enable_txbuf&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a2b8a44e572f2720f547f1d074ee82df9">mcan_ram_config_struct</a>, <a class="el" href="structmcan__ram__flexible__config__struct.html#a1a9adbf71432b665745474c04354aeb5">mcan_ram_flexible_config_struct</a></li>
<li>enable_up_limit&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#a416c256e4c5d44af1e4b3228dc9ba0c6">pwmv2_cmp_calculate_cfg</a></li>
<li>enable_vbus&#160;:&#160;<a class="el" href="structmcl__analog__cfg__t.html#af981fe53cf8766f98b9f2ee59eedd91d">mcl_analog_cfg_t</a></li>
<li>enable_watchdog&#160;:&#160;<a class="el" href="structewdg__config__t.html#aa1bc518de58392d669dcfbc7651eec51">ewdg_config_t</a></li>
<li>enable_wdog&#160;:&#160;<a class="el" href="structqeo__abz__mode__t.html#ab0f707de23d7c04e9e11c5d3ecc404a2">qeo_abz_mode_t</a></li>
<li>enable_wide_message_marker&#160;:&#160;<a class="el" href="structmcan__config__struct.html#a053c3a92fc5b024774a8c3d2e5f5f525">mcan_config_struct</a></li>
<li>enable_window_mode&#160;:&#160;<a class="el" href="structacmp__channel__config.html#af277d14d71a417e8c5a0e238266f48e9">acmp_channel_config</a>, <a class="el" href="structewdg__func__ctrl__config__t.html#a55fcb03334de27a5baf2f103df45d7f0">ewdg_func_ctrl_config_t</a></li>
<li>enable_word_addr&#160;:&#160;<a class="el" href="structxpi__ram__config__t.html#a08ced7f6faa4412d74f454069d501d8c">xpi_ram_config_t</a></li>
<li>enable_word_address&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#aecc96d8764a9cfd3e33b5172f152a531">xpi_device_config_t</a></li>
<li>enable_write&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a8cca6d3af3ecf2ee1bc8f03621c04a0f">xpi_nor_driver_interface_t</a></li>
<li>enable_write_mask&#160;:&#160;<a class="el" href="structxpi__device__config__t.html#a9a8f84bef16885df1f9631ffd907d058">xpi_device_config_t</a></li>
<li>enable_ycbcr&#160;:&#160;<a class="el" href="structjpeg__job__config__t.html#aee133b41cc4d3053bb711663148bbcfb">jpeg_job_config_t</a></li>
<li>enable_z_pin&#160;:&#160;<a class="el" href="structplb__qei__encoder__cfg__t.html#a2eeb1fe887650eae5896d3916265774b">plb_qei_encoder_cfg_t</a></li>
<li>enbale_low_limit&#160;:&#160;<a class="el" href="structpwmv2__cmp__calculate__cfg.html#ad193f137012a082c493ae7f8d260b7b4">pwmv2_cmp_calculate_cfg</a></li>
<li>encoder&#160;:&#160;<a class="el" href="structmcl__detect__cfg__t.html#a6587a3a51e6ac6b5f0e58d615a7de951">mcl_detect_cfg_t</a>, <a class="el" href="structmcl__detect__status.html#acc9f4e22c476428a6d2f218694a19e75">mcl_detect_status</a>, <a class="el" href="structmcl__loop__t.html#a14665ea3fa6925884bc464710c3f3979">mcl_loop_t</a></li>
<li>encoder_process_ts&#160;:&#160;<a class="el" href="structphysical__time__t.html#ae90c88744ade8024b23d3c4f13169e9c">physical_time_t</a></li>
<li>end_addr&#160;:&#160;<a class="el" href="structlobs__ctrl__config__t.html#ac4c36504450ad3cd8e99c725e2ddb125">lobs_ctrl_config_t</a></li>
<li>end_col&#160;:&#160;<a class="el" href="structgwc__ch__config.html#a5ab5d841044a47a60704cbfbf3610b2d">gwc_ch_config</a></li>
<li>end_id&#160;:&#160;<a class="el" href="structmcan__std__id__filter__elem__struct.html#ab93f71c0e4291f49de098a99bc86a812">mcan_std_id_filter_elem_struct</a></li>
<li>end_line&#160;:&#160;<a class="el" href="structqeo__z__output__mode__t.html#a59110cca865c3e11a9db3b9ea20fee8e">qeo_z_output_mode_t</a></li>
<li>end_point&#160;:&#160;<a class="el" href="structdac__step__config__t.html#a600bc4aa0767f508bf2664588ed43561">dac_step_config_t</a></li>
<li>end_row&#160;:&#160;<a class="el" href="structgwc__ch__config.html#a382b2f43c16378083f2ad04bebd90363">gwc_ch_config</a></li>
<li>end_step&#160;:&#160;<a class="el" href="structqeo__z__output__mode__t.html#aed308bb7571dce7384fc49a179b81f50">qeo_z_output_mode_t</a></li>
<li>ENDADDR&#160;:&#160;<a class="el" href="structLOBS__Type.html#ace5d69463b4b4b86b843236557b8f882">LOBS_Type</a></li>
<li>ENDN&#160;:&#160;<a class="el" href="structMCAN__Type.html#a67ae7ade3a9bfb7de83b85ebe691ffbe">MCAN_Type</a></li>
<li>ENDPTCOMPLETE&#160;:&#160;<a class="el" href="structUSB__Type.html#a7a2d175afaa850fe26f0715db3e30ebd">USB_Type</a></li>
<li>ENDPTCTRL&#160;:&#160;<a class="el" href="structUSB__Type.html#aa7fb6c35cf9b2ffd5bdc0f8ccf5eaf6b">USB_Type</a></li>
<li>ENDPTFLUSH&#160;:&#160;<a class="el" href="structUSB__Type.html#a599f270b7cfb34a97d9d9cb4f7cce2d8">USB_Type</a></li>
<li>ENDPTLISTADDR&#160;:&#160;<a class="el" href="structUSB__Type.html#a55e8d2714e247269d4f16e05e9214679">USB_Type</a></li>
<li>ENDPTNAK&#160;:&#160;<a class="el" href="structUSB__Type.html#a65137edf51659776e33cd63f8abf907c">USB_Type</a></li>
<li>ENDPTNAKEN&#160;:&#160;<a class="el" href="structUSB__Type.html#a5429038064b07b1edae4e66b982922e9">USB_Type</a></li>
<li>ENDPTPRIME&#160;:&#160;<a class="el" href="structUSB__Type.html#a6813945eaeef28902174ecd782a48614">USB_Type</a></li>
<li>ENDPTSETUPSTAT&#160;:&#160;<a class="el" href="structUSB__Type.html#a97f6f20451067095757353a077fe7eb1">USB_Type</a></li>
<li>ENDPTSTAT&#160;:&#160;<a class="el" href="structUSB__Type.html#ad8b6db1912774bd27cfe097085ce1d5d">USB_Type</a></li>
<li>enet_phy_duplex&#160;:&#160;<a class="el" href="structenet__phy__status__t.html#a6d93a07053824c70cb07e93edc82584b">enet_phy_status_t</a></li>
<li>enet_phy_link&#160;:&#160;<a class="el" href="structenet__phy__status__t.html#a346809fcc03275ac2cc1529abd1d3007">enet_phy_status_t</a></li>
<li>enet_phy_speed&#160;:&#160;<a class="el" href="structenet__phy__status__t.html#ade70e80626263b994249ca221b2e8708">enet_phy_status_t</a></li>
<li>ENGINE&#160;:&#160;<a class="el" href="structSEI__Type.html#afb040213e92b4c8b64e326dff8da56d9">SEI_Type</a></li>
<li>enhance_checksum&#160;:&#160;<a class="el" href="structuart__lin__data__t.html#a16ecbd14dd724c33176c18d106115e3a">uart_lin_data_t</a></li>
<li>enhanced_checksum&#160;:&#160;<a class="el" href="structlin__trans__config__t.html#a18d4a624aefdf1837bc24f8884c5fcef">lin_trans_config_t</a></li>
<li>enhanced_user_data_area_size&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a78712dc3c0b23fc0d147c5d0abe0aeb3">emmc_ext_csd_t</a></li>
<li>enhanced_user_data_start_address&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a19f166b8f863a6f4cfea8ee5219143c6">emmc_ext_csd_t</a></li>
<li>entry&#160;:&#160;<a class="el" href="structtsw__psfer__gate__control__list__config__t.html#a70f2d60c6372529728b19d1883e12d8b">tsw_psfer_gate_control_list_config_t</a>, <a class="el" href="structtsw__tas__config__t.html#a0a90abad4ff1860acd833f2d108d653d">tsw_tas_config_t</a>, <a class="el" href="structxpi__ahb__buffer__cfg__t.html#af063d7548348482403cd403ad8ef5dd4">xpi_ahb_buffer_cfg_t</a>, <a class="el" href="structxpi__device__info__t.html#a49394dadbffaa5b7838827e6a5d8f22f">xpi_device_info_t</a>, <a class="el" href="structxpi__instr__seq__t.html#a7c151a3161a8160c6fb0d8ec678e3835">xpi_instr_seq_t</a></li>
<li>entry_addr_matching_mode&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#a8b79d57fb7f4b886db8cb33a89642b0f">pmp_entry_struct</a></li>
<li>entry_count&#160;:&#160;<a class="el" href="structtsw__tas__config__t.html#abb07bf5006b50bbccf0fc8a4e8e5a154">tsw_tas_config_t</a></li>
<li>entry_point&#160;:&#160;<a class="el" href="structfw__info__table__t.html#a57e57f775182ea2adf117ad909ae6fb0">fw_info_table_t</a></li>
<li>eoi&#160;:&#160;<a class="el" href="structhpm__jpeg__jpeg__info.html#a998df0267476930baa4213ba66431363">hpm_jpeg_jpeg_info</a></li>
<li>ep_addr&#160;:&#160;<a class="el" href="structusb__endpoint__config__t.html#a1992fc20d489e4121247d915354d352d">usb_endpoint_config_t</a></li>
<li>erase&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a81add651854d8ee9fc0c702059e79722">xpi_nor_driver_interface_t</a></li>
<li>erase_block&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#aa69676f4fd81345ea1273f750c959c65">xpi_nor_driver_interface_t</a></li>
<li>erase_block_nonblocking&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#ab69c4a69d051a4e79781ac8cac6606bf">xpi_nor_driver_interface_t</a></li>
<li>erase_chip&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a52c3094bb3347c2ba6a54bbdf5b56f35">xpi_nor_driver_interface_t</a></li>
<li>erase_chip_nonblocking&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#aafce31912c6793d3323305842226d40f">xpi_nor_driver_interface_t</a></li>
<li>erase_group_def&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a0eda96cca923422e738f1bd47fab550a">emmc_ext_csd_t</a></li>
<li>erase_group_size&#160;:&#160;<a class="el" href="structemmc__csd__t.html#a8c80e083b101fe1af44f0d9928e94c4c">emmc_csd_t</a>, <a class="el" href="structemmc__device__attribute__t.html#a83722499b415db7fd74c8621ff414ade">emmc_device_attribute_t</a></li>
<li>erase_offset&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a6cd27ca1a29d06a34a486ee557109bd4">sd_raw_status_t</a>, <a class="el" href="structsd__status__t.html#aa4db4c82bcad4437e6c526beeed800ab">sd_status_t</a></li>
<li>erase_param&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a36c72a8207ef7cf10c379ee76f5548eb">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a99f2acee7539ce946cba85c3d8f5682b">sdmmc_r1_status_t</a></li>
<li>erase_reset&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a3858f9494b01035f09bd76845c874ff2">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a94d3ad0aa8758fe00b420851d7f3260e">sdmmc_r1_status_t</a></li>
<li>erase_sector&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#aa1cdfc280247379bfdcdc2453180f4f0">xpi_nor_driver_interface_t</a></li>
<li>erase_sector_nonblocking&#160;:&#160;<a class="el" href="structxpi__nor__driver__interface__t.html#a211dc3dbc24a001a8703688fa16e85fd">xpi_nor_driver_interface_t</a></li>
<li>erase_seq_error&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#af5e6d65dff179c055c9055ba9b915b5b">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#aed95d9905cc8de92e9eaa3e9af334922">sdmmc_r1_status_t</a></li>
<li>erase_size&#160;:&#160;<a class="el" href="structe2p__config__t.html#a37d3fe4abe392d12fa3126f88fdaefdb">e2p_config_t</a>, <a class="el" href="unionsd__raw__status__t.html#a7753358786f11704cacc0fb0abac2e14">sd_raw_status_t</a>, <a class="el" href="structsd__status__t.html#a801f7943504aa9b16ccc3c1fda3009f9">sd_status_t</a></li>
<li>erase_timeout&#160;:&#160;<a class="el" href="unionsd__raw__status__t.html#a344bbd6e44c00120669efe640cbe5a40">sd_raw_status_t</a>, <a class="el" href="structsd__status__t.html#a9ed8c31b24fa36e700e76c236996153a">sd_status_t</a></li>
<li>erase_timeout_ms&#160;:&#160;<a class="el" href="structemmc__device__attribute__t.html#a20e9b88fa257ec90bf0b65decd797937">emmc_device_attribute_t</a></li>
<li>erase_timeout_mult&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a102f8995735fcb0274308944a598a786">emmc_ext_csd_t</a></li>
<li>erased_mem_content&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a4f9d72da484e23d61f4eba879ee807c6">emmc_ext_csd_t</a></li>
<li>ERR&#160;:&#160;<a class="el" href="structRNG__Type.html#a94b0b3fad1aa95ed5e208695648ea8e6">RNG_Type</a></li>
<li>err&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#a35fba8fee6481136d50976249cc44fa6">hpm_hfi_pll_para</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#a1041cb5e1c47e8be66906fc2d2a14742">hpm_mcl_over_zero_spd_par</a>, <a class="el" href="structhpm__smc__pll__para.html#ad3b3fb7c1d46d278ccabbc7f6e7804a6">hpm_smc_pll_para</a></li>
<li>err_bypass_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a90fc0205628a7862da07d053d9446b23">mtg_filter_param</a></li>
<li>err_bypass_f_i_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#ad547eae66d4aa2c779f4f4097c3ffd9b">mtg_filter_param</a></li>
<li>err_bypass_i_f_en&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a2547a541d497ba9364e384a9a0b7d03e">mtg_filter_param</a></li>
<li>err_bypass_mode&#160;:&#160;<a class="el" href="structmtg__filter__param.html#a9e99859211d6757c9b790d811731ddb1">mtg_filter_param</a></li>
<li>err_com_crc&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a375a4d68a52f4ac341e9d5643fef3959">sdio_resp_r5_t</a></li>
<li>err_count&#160;:&#160;<a class="el" href="structtsw__cb__frer__latent__error__dectecton__config__t.html#ac1b11933e18fc59ccd4032f14628f841">tsw_cb_frer_latent_error_dectecton_config_t</a></li>
<li>err_general&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a5698fad0b879d603ccdba63a5f73ad5d">sdio_resp_r5_t</a></li>
<li>err_illegal_cmd&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#af0ed24624e8725b99c673cca178293dc">sdio_resp_r5_t</a></li>
<li>err_init&#160;:&#160;<a class="el" href="structmtg__filter__param.html#ab32618b5686488948e8895d03616f7e4">mtg_filter_param</a></li>
<li>err_last&#160;:&#160;<a class="el" href="structhpm__hfi__pll__para.html#a27fe672fffe6371258cea7f387f54cde">hpm_hfi_pll_para</a>, <a class="el" href="structhpm__mcl__over__zero__spd__par.html#acdfb7160274d1861b4d2755bd56ca518">hpm_mcl_over_zero_spd_par</a></li>
<li>ERR_LED_OVRD&#160;:&#160;<a class="el" href="structESC__Type.html#a1c312472ce56c685573d6b4ca5df3649">ESC_Type</a></li>
<li>err_num_func&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a9dd9f1c7a739ebe019b1e06fa41ab8f4">sdio_resp_r5_t</a></li>
<li>err_out_of_range&#160;:&#160;<a class="el" href="unionsdio__resp__r5__t.html#a3fb8a2d535a5573a7aa3ae00ee0adb45">sdio_resp_r5_t</a></li>
<li>ERR_THR&#160;:&#160;<a class="el" href="structMMC__Type.html#a063e5cbc2cdd7b691a890d5800a70066">MMC_Type</a></li>
<li>err_thr&#160;:&#160;<a class="el" href="structmmc__coef__trig__config__t.html#a54ad34bee07f1c8629b6e65c342c72d1">mmc_coef_trig_config_t</a></li>
<li>ERRINT&#160;:&#160;<a class="el" href="structCAN__Type.html#af137ad7c77d28f55ac71ffee8cc79dc8">CAN_Type</a></li>
<li>ERROR&#160;:&#160;<a class="el" href="structLIN__Type.html#af3f255d1f4ca305741ed4986d1b2265a">LIN_Type</a></li>
<li>error&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#a9603612f8d4f38b0dd6c99ce5050963a">emmc_card_status_t</a>, <a class="el" href="unionsdmmc__r1__status__t.html#a067da762ffe1118e9330e980d7d9d44e">sdmmc_r1_status_t</a></li>
<li>error_data_remove&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#ab999e0bdaf97dc2ce901dc318a156b2e">rdc_acc_cfg</a></li>
<li>error_int_en&#160;:&#160;<a class="el" href="structsmix__dma__ch__config__t.html#a120971a0f242759721edafd0992959f3">smix_dma_ch_config_t</a></li>
<li>error_limit&#160;:&#160;<a class="el" href="structmtg__event__param.html#a0fba30e29a53effac802bad6b1c1904b">mtg_event_param</a></li>
<li>error_n1&#160;:&#160;<a class="el" href="structmcl__control__pid__t.html#a938bfdf4c69d0b91fde5eed08d91284d">mcl_control_pid_t</a></li>
<li>error_n2&#160;:&#160;<a class="el" href="structmcl__control__pid__t.html#a26fca7ddaa257188874ebc932df82d18">mcl_control_pid_t</a></li>
<li>error_state_indicator&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#afcb3334c969ce7223bb626f69e8a8065">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a1d3b8cd92264be2b4d56a4d512c6adc3">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#a90caff0e4e5deff300b0e259a7b9ab1f">mcan_tx_message_struct</a></li>
<li>es&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#ab6475c99f9412f90becd98a0f8528f37">enet_rx_desc_t</a>, <a class="el" href="structenet__tx__desc__t.html#a6cbfe0f9c6b702f93564119bed151c39">enet_tx_desc_t</a></li>
<li>ESC_CFG&#160;:&#160;<a class="el" href="structESC__Type.html#ae48c2575a0f11ff83ffe0ab650ead5a0">ESC_Type</a></li>
<li>ESC_DL_CTRL&#160;:&#160;<a class="el" href="structESC__Type.html#ac4f541a58b217707b4850153045d87d4">ESC_Type</a></li>
<li>ESC_DL_STAT&#160;:&#160;<a class="el" href="structESC__Type.html#a125258f4a59329b76544539b127f64dc">ESC_Type</a></li>
<li>ESC_RST_ECAT&#160;:&#160;<a class="el" href="structESC__Type.html#a47de5d794ae441f827472dda31a80bd2">ESC_Type</a></li>
<li>ESC_RST_PDI&#160;:&#160;<a class="el" href="structESC__Type.html#a2060c0a6a80cac0d8dabb0897864d1dc">ESC_Type</a></li>
<li>ESC_WEN&#160;:&#160;<a class="el" href="structESC__Type.html#a5a12882ca925e6fa7446fd9df127f9ab">ESC_Type</a></li>
<li>ESC_WP&#160;:&#160;<a class="el" href="structESC__Type.html#ae0168f391d817e40cb2a0cdca9c49ffc">ESC_Type</a></li>
<li>ESCALATE_CONFIG&#160;:&#160;<a class="el" href="structBSEC__Type.html#a7f3a9e38654047cb70467c3779c8045c">BSEC_Type</a>, <a class="el" href="structPSEC__Type.html#a2187ffc8bcb92a1c701790b101600341">PSEC_Type</a>, <a class="el" href="structSEC__Type.html#a600515683033aa477b0e6fb7090687c9">SEC_Type</a></li>
<li>esi_flag_set_in_last_rcv_canfd_msg&#160;:&#160;<a class="el" href="structmcan__protocol__status.html#a92d253a83d38c423d090c94e3054879d">mcan_protocol_status</a></li>
<li>ESTM_ACCEL&#160;:&#160;<a class="el" href="structMMC__Type.html#a87f19a48f45a6b78b1f0742b03cb41eb">MMC_Type</a></li>
<li>ESTM_POS&#160;:&#160;<a class="el" href="structMMC__Type.html#ace5a3ea2adc6d9e76bf6b72df5446e7d">MMC_Type</a></li>
<li>ESTM_REV&#160;:&#160;<a class="el" href="structMMC__Type.html#af385805c3f2efd1f2256e9d10daf2119">MMC_Type</a></li>
<li>ESTM_SPEED&#160;:&#160;<a class="el" href="structMMC__Type.html#a24de997251bb6e0735d4a4248f34b04f">MMC_Type</a></li>
<li>ESTM_TIM&#160;:&#160;<a class="el" href="structMMC__Type.html#afc4d2924f16eb388420dc3f99c2734c5">MMC_Type</a></li>
<li>eui_clock_freq&#160;:&#160;<a class="el" href="structsegment__led__disp__config__t.html#a703a0b0994bafed92a4fd2c65717eb8b">segment_led_disp_config_t</a></li>
<li>eui_instance&#160;:&#160;<a class="el" href="structsegment__led__disp__config__t.html#a03e4c76286d627ea11915bf9f9678567">segment_led_disp_config_t</a></li>
<li>EVENT&#160;:&#160;<a class="el" href="structBSEC__Type.html#ab0e02ac6dc0ab33ccea169b6b9320aae">BSEC_Type</a>, <a class="el" href="structMTG__Type.html#ac65c9b98572f1ce34c29168ae3ff61ea">MTG_Type</a>, <a class="el" href="structMTGV2__Type.html#a8194a7348cac02ea2860d2145c1fe6f4">MTGV2_Type</a>, <a class="el" href="structPSEC__Type.html#a40adf7e7833e40bcafe0e0735da8c8af">PSEC_Type</a>, <a class="el" href="structSEC__Type.html#a0b7533d49446e4a0fc54157ad120df29">SEC_Type</a></li>
<li>event_fifo_control&#160;:&#160;<a class="el" href="structmcan__tx__message__struct.html#a311cb6394d9d113bfcda904791a6291f">mcan_tx_message_struct</a></li>
<li>event_type&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a86c23845ffceda715a45e2725370de04">mcan_tx_event_fifo_elem_struct</a></li>
<li>ex_cmp&#160;:&#160;<a class="el" href="structpwm__cmp__config.html#ae45aebab5ea282a4c89efaa58ccd02b7">pwm_cmp_config</a></li>
<li>ex_security&#160;:&#160;<a class="el" href="unionsd__scr__t.html#a72197204787897c2cef47497455535b6">sd_scr_t</a></li>
<li>ex_sta_rx_addr&#160;:&#160;<a class="el" href="structenet__rx__desc__t.html#a1a89df7279203d57cba7222b5256b764">enet_rx_desc_t</a></li>
<li>exc_carrier_period&#160;:&#160;<a class="el" href="structrdc__acc__cfg.html#a44968960137e908dbc42caf10d2c827a">rdc_acc_cfg</a></li>
<li>EXC_OFFSET&#160;:&#160;<a class="el" href="structRDC__Type.html#a73cd5507b26bda937ae6fe114311945e">RDC_Type</a></li>
<li>EXC_PERIOD&#160;:&#160;<a class="el" href="structRDC__Type.html#a0c337dcac16ac9914588955e076dfc96">RDC_Type</a></li>
<li>EXC_SCALING&#160;:&#160;<a class="el" href="structRDC__Type.html#ae437b66668840cb4d9f27661bb0caf36">RDC_Type</a></li>
<li>EXC_SYNC_DLY&#160;:&#160;<a class="el" href="structRDC__Type.html#a26b677206b1f37ca4afe890c04241b69">RDC_Type</a></li>
<li>EXC_TIMMING&#160;:&#160;<a class="el" href="structRDC__Type.html#a4d0b8201e8fbf88773d9bc323d3cc6ef">RDC_Type</a></li>
<li>exception_event&#160;:&#160;<a class="el" href="unionemmc__card__status__t.html#ade2a5afec89eb2948da8cc99d243ed4d">emmc_card_status_t</a></li>
<li>exception_events_control&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ae3cc2a33e56bd74bbf334d810dce0791">emmc_ext_csd_t</a></li>
<li>exception_events_status&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ab7abdbd3cbd0a303c54edc191abf7697">emmc_ext_csd_t</a></li>
<li>exchange_xy&#160;:&#160;<a class="el" href="structgt9xx__context__t.html#a951b13676bd73b1e26a06a63c7c04eaf">gt9xx_context_t</a></li>
<li>excitation_period_cycle&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#ad482b39867d604319b93ccee60523e0c">rdc_output_cfg</a></li>
<li>excitation_precision&#160;:&#160;<a class="el" href="structrdc__output__cfg.html#a9acb75a08b5a18dd09263ef63283a61d">rdc_output_cfg</a></li>
<li>EXE_INST&#160;:&#160;<a class="el" href="structSEI__Type.html#a852bb5c2fb760af05f45679a067722b2">SEI_Type</a></li>
<li>EXE_PTR&#160;:&#160;<a class="el" href="structSEI__Type.html#a88b36cb5f95583fc39576614a7cc024d">SEI_Type</a></li>
<li>EXE_STA&#160;:&#160;<a class="el" href="structSEI__Type.html#a3feb12f92fedeb053fc6e089b3c705cd">SEI_Type</a></li>
<li>exec_flags&#160;:&#160;<a class="el" href="structsdio__cccr__t.html#a04a8fcd1d547449d0db5ef1ed8840040">sdio_cccr_t</a></li>
<li>exec_ref&#160;:&#160;<a class="el" href="structmcl__loop__t.html#ac2be37ac7be243f5136aa5b70526003f">mcl_loop_t</a></li>
<li>execution_ctrl&#160;:&#160;<a class="el" href="structpmp__entry__struct.html#a3205ea09192995c563c9e691917138d0">pmp_entry_struct</a></li>
<li>exip_api_if&#160;:&#160;<a class="el" href="structbootloader__api__table__t.html#ae59104a7766b804cfe2ff76b3a3e0313">bootloader_api_table_t</a></li>
<li>exip_region_config&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#a14809833ddb5a16965e8d10d1e905926">exip_driver_interface_t</a></li>
<li>exip_region_disable&#160;:&#160;<a class="el" href="structexip__driver__interface__t.html#ab67f31c130b37dd47c69dfce21ceeea8">exip_driver_interface_t</a></li>
<li>exit_no_cmd_sequence&#160;:&#160;<a class="el" href="unionflash__run__context__t.html#a65ea4e7813281a069e812485212a747e">flash_run_context_t</a></li>
<li>expect_high_level&#160;:&#160;<a class="el" href="structtamper__ch__config__t.html#aa94012ecfd779d61c578fab480b76148">tamper_ch_config_t</a></li>
<li>expected_bytes&#160;:&#160;<a class="el" href="structdcd__qtd__t.html#a8ab966c980a57ab66ddb13267ea010c2">dcd_qtd_t</a></li>
<li>ext_csd_rev&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#aa74c3730b8423a977753416493812f26">emmc_ext_csd_t</a></li>
<li>ext_filter_config&#160;:&#160;<a class="el" href="structmcan__ram__flexible__config__struct.html#acddc92a506ba0337241363e4b164ce91">mcan_ram_flexible_config_struct</a></li>
<li>ext_filter_elem_count&#160;:&#160;<a class="el" href="structmcan__ram__config__struct.html#a4dfb5ba95abe3a463e2b489c963826f3">mcan_ram_config_struct</a></li>
<li>ext_id&#160;:&#160;<a class="el" href="structmcan__rx__message__struct.html#a45d484850446f74ab5b7077181c78d50">mcan_rx_message_struct</a>, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a987d261bf24485822723a4a849a5f508">mcan_tx_event_fifo_elem_struct</a>, <a class="el" href="structmcan__tx__message__struct.html#aea7c06a4a664457ddc5a97c057ca2303">mcan_tx_message_struct</a></li>
<li>ext_id_filter_list&#160;:&#160;<a class="el" href="structmcan__all__filters__config__struct.html#a84ea0e9f7a12194c90effb457acbff1f">mcan_all_filters_config_struct</a></li>
<li>ext_id_mask&#160;:&#160;<a class="el" href="structmcan__all__filters__config__struct.html#acd37a5772a3955749c07a769b17fbfdd">mcan_all_filters_config_struct</a></li>
<li>ext_std_sdio_func_if_code&#160;:&#160;<a class="el" href="structsdio__fbr__t.html#acafaf54acf3edfd48068743736e48878">sdio_fbr_t</a></li>
<li>ext_timebase_src&#160;:&#160;<a class="el" href="structmcan__tsu__config__struct.html#a58a0fe547dbb28f1d1e8f160cc152078">mcan_tsu_config_struct</a></li>
<li>EXTCOMP&#160;:&#160;<a class="el" href="structLOBS__Type.html#a1bf800156f8e4c52755ca39b093adb1d">LOBS_Type</a></li>
<li>extend_id&#160;:&#160;<a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a9e9ff1d32425708321cc56ce034924bf">mcan_tx_event_fifo_elem_struct</a></li>
<li>extended_partitions_attribute&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#a93c3c84c570356f71a6acd27d4948e07">emmc_ext_csd_t</a></li>
<li>extended_partitions_attribute_support&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ad0bd1b09ed1e22fa0b562be2c8014c5b">emmc_ext_csd_t</a></li>
<li>extended_security_error&#160;:&#160;<a class="el" href="structemmc__ext__csd__t.html#ae97140293a221f73a18ac043e6d01460">emmc_ext_csd_t</a></li>
<li>EXTMASK&#160;:&#160;<a class="el" href="structLOBS__Type.html#a7340e8de402b0aba8005f671ac3d9bd8">LOBS_Type</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:12 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
