// Seed: 3233311829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg  id_7;
  wire id_8;
  assign module_1.type_5 = 0;
  always
    if (id_1) id_7 <= 1 - id_5;
    else id_6 <= 1'h0;
  wire id_9;
endmodule
module module_1 (
    input logic id_0,
    output tri0 id_1,
    input uwire id_2
    , id_10,
    output tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wor void id_7,
    input tri1 id_8
);
  always id_10 = 1;
  always id_10 <= 1'b0 ? id_0 : 1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
endmodule
