# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Module_9.srcs/sources_1/new/Multiplier.v" \
"../../../../../Parts/PIPO.v" \
"../../../../Module_9.srcs/sources_1/new/Comparator.v" \
"../../../../Module_9.ip_user_files/bd/CMP/ip/CMP_Multiplier_0_1/sim/CMP_Multiplier_0_1.v" \
"../../../../Module_9.ip_user_files/bd/CMP/ip/CMP_PIPO_0_1/sim/CMP_PIPO_0_1.v" \
"../../../../Module_9.ip_user_files/bd/CMP/ip/CMP_PIPO_1_0/sim/CMP_PIPO_1_0.v" \
"../../../../Module_9.ip_user_files/bd/CMP/ip/CMP_PIPO_1_1/sim/CMP_PIPO_1_1.v" \
"../../../../Module_9.ip_user_files/bd/CMP/ip/CMP_Comparator_0_0/sim/CMP_Comparator_0_0.v" \
"../../../../Module_9.ip_user_files/bd/CMP/sim/CMP.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
