# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 11:59:27  December 20, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		HDMI_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name TOP_LEVEL_ENTITY HDMI_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:59:27  DECEMBER 20, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF

set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name DEVICE EP4CE6E22C7
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF
set_global_assignment -name SIMULATION_MODE TIMING
set_global_assignment -name ENABLE_OCT_DONE OFF
#set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
#set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
#set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
#set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
#set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
#set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to TMDS_CLK_p
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to TMDS_p[2]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to TMDS_p[1]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to TMDS_p[0]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to TMDS_p
set_location_assignment PIN_23 -to CLK50
set_location_assignment PIN_59 -to TMDS_p[2]
set_location_assignment PIN_60 -to "TMDS_p[2](n)"
set_location_assignment PIN_54 -to TMDS_p[1]
set_location_assignment PIN_55 -to "TMDS_p[1](n)"
set_location_assignment PIN_52 -to TMDS_p[0]
set_location_assignment PIN_53 -to "TMDS_p[0](n)"
set_location_assignment PIN_49 -to TMDS_CLK_p
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TMDS_CLK_p
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TMDS_p[2]
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TMDS_p[1]
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TMDS_p[0]
set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to TMDS_p
#set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to CLK50
set_location_assignment PIN_66 -to DE
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name TIMING_ANALYZER_DO_CCPP_REMOVAL ON
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE HDMI_test.vwf
set_global_assignment -name BDF_FILE HDMI_test.bdf
set_global_assignment -name SYSTEMVERILOG_FILE src/altera_gpio_lite.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_clock_regeneration_packet.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/audio_sample_packet.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/auxiliary_video_information_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/hdmi.sv
set_global_assignment -name VERILOG_FILE src/OBUFDS.v
set_global_assignment -name SYSTEMVERILOG_FILE src/packet_assembler.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/packet_picker.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/source_product_description_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE src/tmds_channel.sv
set_global_assignment -name SDC_FILE SDC1.sdc
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_global_assignment -name QIP_FILE CLK50_27.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top