INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.sim/sim_1/synth/timing/xsim/data_buffer_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD2816
INFO: [VRFC 10-311] analyzing module IBUF_HD2817
INFO: [VRFC 10-311] analyzing module IBUF_HD2818
INFO: [VRFC 10-311] analyzing module IBUF_HD2819
INFO: [VRFC 10-311] analyzing module IBUF_HD2820
INFO: [VRFC 10-311] analyzing module IBUF_HD2821
INFO: [VRFC 10-311] analyzing module IBUF_HD2822
INFO: [VRFC 10-311] analyzing module IBUF_HD2823
INFO: [VRFC 10-311] analyzing module IBUF_HD2824
INFO: [VRFC 10-311] analyzing module IBUF_HD2825
INFO: [VRFC 10-311] analyzing module IBUF_HD2826
INFO: [VRFC 10-311] analyzing module IBUF_HD2827
INFO: [VRFC 10-311] analyzing module IBUF_HD2828
INFO: [VRFC 10-311] analyzing module IBUF_HD2829
INFO: [VRFC 10-311] analyzing module IBUF_HD2830
INFO: [VRFC 10-311] analyzing module IBUF_HD2831
INFO: [VRFC 10-311] analyzing module IBUF_HD2832
INFO: [VRFC 10-311] analyzing module IBUF_HD2833
INFO: [VRFC 10-311] analyzing module IBUF_HD2834
INFO: [VRFC 10-311] analyzing module IBUF_HD2835
INFO: [VRFC 10-311] analyzing module IBUF_HD2836
INFO: [VRFC 10-311] analyzing module IBUF_HD2837
INFO: [VRFC 10-311] analyzing module IBUF_HD2838
INFO: [VRFC 10-311] analyzing module IBUF_HD2839
INFO: [VRFC 10-311] analyzing module IBUF_HD2840
INFO: [VRFC 10-311] analyzing module IBUF_HD2841
INFO: [VRFC 10-311] analyzing module IBUF_HD2842
INFO: [VRFC 10-311] analyzing module IBUF_HD2843
INFO: [VRFC 10-311] analyzing module IBUF_HD2844
INFO: [VRFC 10-311] analyzing module IBUF_HD2845
INFO: [VRFC 10-311] analyzing module IBUF_HD2846
INFO: [VRFC 10-311] analyzing module IBUF_HD2847
INFO: [VRFC 10-311] analyzing module IBUF_HD2848
INFO: [VRFC 10-311] analyzing module IBUF_HD2849
INFO: [VRFC 10-311] analyzing module IBUF_HD2850
INFO: [VRFC 10-311] analyzing module data_buffer
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/sim_1/imports/new/data_buffer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buffer_tb
