// Seed: 495574594
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  specify
    (id_3 => id_4) = (1  : 1  : 1, 1  : 1 - 1  : id_1);
    if (1 && id_3) (posedge id_5 => (id_6 +: 1)) = (1'b0, id_3);
    specparam id_7 = 1'h0;
  endspecify
  not (id_2, id_3);
  module_0(
      id_4, id_6, id_7
  );
endmodule
