{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668014738334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668014738346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 14:25:38 2022 " "Processing started: Wed Nov 09 14:25:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668014738346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014738346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014738346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668014739005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668014739005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2_fd-tx_serial_8N2_fd_arch " "Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756245 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2_fd " "Found entity 1: tx_serial_8N2_fd" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2-tx_serial_8N2_arch " "Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756251 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2 " "Found entity 1: tx_serial_8N2" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_8N2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2_fd-rx_serial_8N2_fd_arch " "Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756256 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2_fd " "Found entity 1: rx_serial_8N2_fd" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2_fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2-rx_serial_8N2_arch " "Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756260 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2 " "Found entity 1: rx_serial_8N2" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_8N2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756265 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/tx_serial_tick_uc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-behavioral " "Found design unit 1: sr_ff-behavioral" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756270 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sr_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_uc-sonar_uc_arch " "Found design unit 1: sonar_uc-sonar_uc_arch" {  } { { "sonar_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756274 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_uc " "Found entity 1: sonar_uc" {  } { { "sonar_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_fd-sonar_fd_arch " "Found design unit 1: sonar_fd-sonar_fd_arch" {  } { { "sonar_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756280 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_fd " "Found entity 1: sonar_fd" {  } { { "sonar_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar-sonar_arch " "Found design unit 1: sonar-sonar_arch" {  } { { "sonar.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sonar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_uc-rx_serial_uc_arch " "Found design unit 1: rx_serial_uc-rx_serial_uc_arch" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756289 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rx_serial_tick_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_8x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_angulos_8x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_8x24-rom_arch " "Found design unit 1: rom_angulos_8x24-rom_arch" {  } { { "rom_angulos_8x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756293 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_8x24 " "Found entity 1: rom_angulos_8x24" {  } { { "rom_angulos_8x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/rom_angulos_8x24.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756298 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_n-behav " "Found design unit 1: mux_8x1_n-behav" {  } { { "mux_8x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756303 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_n " "Found entity 1: mux_8x1_n" {  } { { "mux_8x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_8x1_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756311 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756315 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/gerador_pulso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_descida-Behavioral " "Found design unit 1: edge_detector_descida-Behavioral" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756319 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_descida " "Found entity 1: edge_detector_descida" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector_descida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756323 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/edge_detector.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756328 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/deslocador_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-controle_servo_3_arch " "Found design unit 1: controle_servo_3-controle_servo_3_arch" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756332 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756336 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756341 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_m.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_uc-contador_cm_uc_arch " "Found design unit 1: contador_cm_uc-contador_cm_uc_arch" {  } { { "contador_cm_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756346 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_fd-contador_cm_fd_arch " "Found design unit 1: contador_cm_fd-contador_cm_fd_arch" {  } { { "contador_cm_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756351 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm-contador_cm_arch " "Found design unit 1: contador_cm-contador_cm_arch" {  } { { "contador_cm.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756355 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_cm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bcd_3digitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_3digitos-comportamental " "Found design unit 1: contador_bcd_3digitos-comportamental" {  } { { "contador_bcd_3digitos.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756359 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/contador_bcd_3digitos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analisa_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analisa_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analisa_m-comportamental " "Found design unit 1: analisa_m-comportamental" {  } { { "analisa_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756364 ""} { "Info" "ISGN_ENTITY_NAME" "1 analisa_m " "Found entity 1: analisa_m" {  } { { "analisa_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/analisa_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_uc-sagarana_uc_arch " "Found design unit 1: sagarana_uc-sagarana_uc_arch" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756368 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_uc " "Found entity 1: sagarana_uc" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_fd-sagarana_fd_arch " "Found design unit 1: sagarana_fd-sagarana_fd_arch" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756373 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_fd " "Found entity 1: sagarana_fd" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/sagarana_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32-interface_esp32_arch " "Found design unit 1: interface_esp32-interface_esp32_arch" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756377 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32 " "Found entity 1: interface_esp32" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_fd-arch_interface_esp32_fd " "Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756382 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_fd " "Found entity 1: interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_uc-fsm_arch " "Found design unit 1: interface_esp32_uc-fsm_arch" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756387 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_uc " "Found entity 1: interface_esp32_uc" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/interface_esp32_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668014756387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756387 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "projeto_sagarana " "Top-level design entity \"projeto_sagarana\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1668014756516 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668014756735 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 09 14:25:56 2022 " "Processing ended: Wed Nov 09 14:25:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668014756735 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668014756735 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668014756735 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668014756735 ""}
