<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clockdomains44xx_data.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clockdomains44xx_data.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP4 Clock domains framework</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2009-2011 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Abhijit Pagare (abhijitpagare@ti.com)</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> * Paul Walmsley (paul@pwsan.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &quot;clockdomain.h&quot;</span>
<span class="cp">#include &quot;cm1_44xx.h&quot;</span>
<span class="cp">#include &quot;cm2_44xx.h&quot;</span>

<span class="cp">#include &quot;cm-regbits-44xx.h&quot;</span>
<span class="cp">#include &quot;prm44xx.h&quot;</span>
<span class="cp">#include &quot;prcm44xx.h&quot;</span>
<span class="cp">#include &quot;prcm_mpu44xx.h&quot;</span>

<span class="cm">/* Static Dependencies for OMAP4 Clock Domains */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">d2d_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">ducati_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_gfx_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;tesla_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">iss_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">ivahd_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">l3_dma_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ducati_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">l3_dss_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">l3_gfx_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">l3_init_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">l4_secure_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">mpu_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ducati_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_gfx_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;tesla_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clkdm_dep</span> <span class="n">tesla_wkup_sleep_deps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">clkdm_name</span> <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="nb">NULL</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_cefuse_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_cefuse_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cefuse_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CEFUSE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CEFUSE_CEFUSE_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_cfg_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_cfg_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_L4CFG_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L4CFG_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">tesla_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;tesla_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tesla_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_TESLA_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_TESLA_TESLA_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_TESLA_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">tesla_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">tesla_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_gfx_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_gfx_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gfx_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_GFX_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_GFX_GFX_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_GFX_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_gfx_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_gfx_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">ivahd_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;ivahd_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ivahd_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_IVAHD_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_IVAHD_IVAHD_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_IVAHD_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">ivahd_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">ivahd_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_secure_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_secure_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;l4per_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L4PER_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L4PER_L4SEC_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L4SEC_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">l4_secure_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">l4_secure_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_per_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_per_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;l4per_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L4PER_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L4PER_L4PER_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L4PER_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">abe_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;abe_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;abe_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_ABE_ABE_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_ABE_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_instr_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_instr_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_L3INSTR_CDOFFS</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_init_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_init_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;l3init_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L3INIT_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_L3INIT_L3INIT_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L3INIT_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_init_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_init_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">d2d_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;d2d_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_D2D_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">d2d_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">d2d_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">mpu0_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;mpu0_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cpu0_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU0_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU0_CPU0_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">mpu1_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;mpu1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cpu1_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU1_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRCM_MPU_CPU1_CPU1_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_emif_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_emif_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_MEMIF_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_MEMIF_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_ao_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_ao_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;always_on_core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_ALWAYS_ON_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_ALWAYS_ON_ALWON_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">ducati_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;ducati_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_DUCATI_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_DUCATI_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">ducati_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">ducati_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">mpu_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;mpuss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mpu_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_MPU_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM1_MPU_MPU_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">mpu_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">mpu_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_2_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_2_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_L3_2_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L3_2_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_1_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_1_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_L3_1_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L3_1_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">iss_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;iss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cam_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CAM_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CAM_CAM_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">iss_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">iss_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_dss_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_dss_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;dss_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_DSS_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_DSS_DSS_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_DSS_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_dss_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_dss_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP_SWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l4_wkup_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l4_wkup_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;wkup_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_WKUP_CM_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_WKUP_CM_WKUP_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dep_bit</span>	  <span class="o">=</span> <span class="n">OMAP4430_L4WKUP_STATDEP_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">emu_sys_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;emu_sys_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emu_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_EMU_CM_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_PRM_EMU_CM_EMU_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_ENABLE_AUTO</span> <span class="o">|</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="n">l3_dma_44xx_clkdm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		  <span class="o">=</span> <span class="s">&quot;l3_dma_clkdm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pwrdm</span>		  <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core_pwrdm&quot;</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">prcm_partition</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_PARTITION</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cm_inst</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_INST</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clkdm_offs</span>	  <span class="o">=</span> <span class="n">OMAP4430_CM2_CORE_SDMA_CDOFFS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wkdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_dma_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleepdep_srcs</span>	  <span class="o">=</span> <span class="n">l3_dma_wkup_sleep_deps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		  <span class="o">=</span> <span class="n">CLKDM_CAN_FORCE_WAKEUP</span> <span class="o">|</span> <span class="n">CLKDM_CAN_HWSUP</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* As clockdomains are added or removed above, this list must also be changed */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clockdomain</span> <span class="o">*</span><span class="n">clockdomains_omap44xx</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">l4_cefuse_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4_cfg_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tesla_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_gfx_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ivahd_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4_secure_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4_per_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">abe_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_instr_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_init_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">d2d_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mpu0_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mpu1_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_emif_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4_ao_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ducati_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mpu_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_2_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_1_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iss_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_dss_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l4_wkup_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emu_sys_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">l3_dma_44xx_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">prm_common_clkdm</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cm_common_clkdm</span><span class="p">,</span>
	<span class="nb">NULL</span>
<span class="p">};</span>


<span class="kt">void</span> <span class="n">__init</span> <span class="nf">omap44xx_clockdomains_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clkdm_register_platform_funcs</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap4_clkdm_operations</span><span class="p">);</span>
	<span class="n">clkdm_register_clkdms</span><span class="p">(</span><span class="n">clockdomains_omap44xx</span><span class="p">);</span>
	<span class="n">clkdm_complete_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
