0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/AESL_axi_master_A_BUS.v,1591259271,systemVerilog,,,,AESL_axi_master_A_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/AESL_axi_slave_CFG.v,1591259271,systemVerilog,,,,AESL_axi_slave_CFG,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/skipprefetch_Nelebkb.v,1591259224,systemVerilog,,,,skipprefetch_Nelebkb;skipprefetch_Nelebkb_ram,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/skipprefetch_Nelem.autotb.v,1591259271,systemVerilog,,,,apatb_skipprefetch_Nelem_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/skipprefetch_Nelem.v,1591259222,systemVerilog,,,,skipprefetch_Nelem,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/skipprefetch_Nelem_A_BUS_m_axi.v,1591259224,systemVerilog,,,,skipprefetch_Nelem_A_BUS_m_axi;skipprefetch_Nelem_A_BUS_m_axi_buffer;skipprefetch_Nelem_A_BUS_m_axi_decoder;skipprefetch_Nelem_A_BUS_m_axi_fifo;skipprefetch_Nelem_A_BUS_m_axi_read;skipprefetch_Nelem_A_BUS_m_axi_reg_slice;skipprefetch_Nelem_A_BUS_m_axi_throttl;skipprefetch_Nelem_A_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_15_skiplist_prefetch_N_elements/skipprefetch_Nelem/solution1/sim/verilog/skipprefetch_Nelem_CFG_s_axi.v,1591259224,systemVerilog,,,,skipprefetch_Nelem_CFG_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
