-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmul_hls is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    stream_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC;
    stream_out_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matmul_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmul_hls_matmul_hls,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.923000,HLS_SYN_LAT=114718,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=14002,HLS_SYN_LUT=12205,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal A_ce0 : STD_LOGIC;
    signal A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_ce1 : STD_LOGIC;
    signal A_we1 : STD_LOGIC;
    signal A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_1_ce0 : STD_LOGIC;
    signal A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_1_ce1 : STD_LOGIC;
    signal A_1_we1 : STD_LOGIC;
    signal A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_2_ce0 : STD_LOGIC;
    signal A_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_2_ce1 : STD_LOGIC;
    signal A_2_we1 : STD_LOGIC;
    signal A_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_3_ce0 : STD_LOGIC;
    signal A_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_3_ce1 : STD_LOGIC;
    signal A_3_we1 : STD_LOGIC;
    signal A_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_4_ce0 : STD_LOGIC;
    signal A_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_4_ce1 : STD_LOGIC;
    signal A_4_we1 : STD_LOGIC;
    signal A_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_5_ce0 : STD_LOGIC;
    signal A_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_5_ce1 : STD_LOGIC;
    signal A_5_we1 : STD_LOGIC;
    signal A_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_6_ce0 : STD_LOGIC;
    signal A_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_6_ce1 : STD_LOGIC;
    signal A_6_we1 : STD_LOGIC;
    signal A_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_7_ce0 : STD_LOGIC;
    signal A_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_7_ce1 : STD_LOGIC;
    signal A_7_we1 : STD_LOGIC;
    signal A_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_8_ce0 : STD_LOGIC;
    signal A_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_8_ce1 : STD_LOGIC;
    signal A_8_we1 : STD_LOGIC;
    signal A_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_9_ce0 : STD_LOGIC;
    signal A_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_9_ce1 : STD_LOGIC;
    signal A_9_we1 : STD_LOGIC;
    signal A_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_10_ce0 : STD_LOGIC;
    signal A_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_10_ce1 : STD_LOGIC;
    signal A_10_we1 : STD_LOGIC;
    signal A_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_11_ce0 : STD_LOGIC;
    signal A_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_11_ce1 : STD_LOGIC;
    signal A_11_we1 : STD_LOGIC;
    signal A_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_12_ce0 : STD_LOGIC;
    signal A_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_12_ce1 : STD_LOGIC;
    signal A_12_we1 : STD_LOGIC;
    signal A_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_13_ce0 : STD_LOGIC;
    signal A_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_13_ce1 : STD_LOGIC;
    signal A_13_we1 : STD_LOGIC;
    signal A_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_14_ce0 : STD_LOGIC;
    signal A_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_14_ce1 : STD_LOGIC;
    signal A_14_we1 : STD_LOGIC;
    signal A_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_15_ce0 : STD_LOGIC;
    signal A_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_15_ce1 : STD_LOGIC;
    signal A_15_we1 : STD_LOGIC;
    signal A_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_ce0 : STD_LOGIC;
    signal B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_ce1 : STD_LOGIC;
    signal B_we1 : STD_LOGIC;
    signal B_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_ce0 : STD_LOGIC;
    signal B_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_1_ce1 : STD_LOGIC;
    signal B_1_we1 : STD_LOGIC;
    signal B_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_2_ce0 : STD_LOGIC;
    signal B_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_2_ce1 : STD_LOGIC;
    signal B_2_we1 : STD_LOGIC;
    signal B_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_3_ce0 : STD_LOGIC;
    signal B_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_3_ce1 : STD_LOGIC;
    signal B_3_we1 : STD_LOGIC;
    signal B_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_4_ce0 : STD_LOGIC;
    signal B_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_4_ce1 : STD_LOGIC;
    signal B_4_we1 : STD_LOGIC;
    signal B_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_5_ce0 : STD_LOGIC;
    signal B_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_5_ce1 : STD_LOGIC;
    signal B_5_we1 : STD_LOGIC;
    signal B_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_6_ce0 : STD_LOGIC;
    signal B_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_6_ce1 : STD_LOGIC;
    signal B_6_we1 : STD_LOGIC;
    signal B_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_7_ce0 : STD_LOGIC;
    signal B_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_7_ce1 : STD_LOGIC;
    signal B_7_we1 : STD_LOGIC;
    signal B_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_8_ce0 : STD_LOGIC;
    signal B_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_8_ce1 : STD_LOGIC;
    signal B_8_we1 : STD_LOGIC;
    signal B_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_9_ce0 : STD_LOGIC;
    signal B_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_9_ce1 : STD_LOGIC;
    signal B_9_we1 : STD_LOGIC;
    signal B_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_10_ce0 : STD_LOGIC;
    signal B_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_10_ce1 : STD_LOGIC;
    signal B_10_we1 : STD_LOGIC;
    signal B_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_11_ce0 : STD_LOGIC;
    signal B_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_11_ce1 : STD_LOGIC;
    signal B_11_we1 : STD_LOGIC;
    signal B_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_12_ce0 : STD_LOGIC;
    signal B_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_12_ce1 : STD_LOGIC;
    signal B_12_we1 : STD_LOGIC;
    signal B_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_13_ce0 : STD_LOGIC;
    signal B_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_13_ce1 : STD_LOGIC;
    signal B_13_we1 : STD_LOGIC;
    signal B_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_14_ce0 : STD_LOGIC;
    signal B_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_14_ce1 : STD_LOGIC;
    signal B_14_we1 : STD_LOGIC;
    signal B_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_15_ce0 : STD_LOGIC;
    signal B_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal B_15_ce1 : STD_LOGIC;
    signal B_15_we1 : STD_LOGIC;
    signal B_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_ce0 : STD_LOGIC;
    signal C_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_ce1 : STD_LOGIC;
    signal C_we1 : STD_LOGIC;
    signal C_1_ce0 : STD_LOGIC;
    signal C_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_1_ce1 : STD_LOGIC;
    signal C_1_we1 : STD_LOGIC;
    signal C_2_ce0 : STD_LOGIC;
    signal C_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_2_ce1 : STD_LOGIC;
    signal C_2_we1 : STD_LOGIC;
    signal C_3_ce0 : STD_LOGIC;
    signal C_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_3_ce1 : STD_LOGIC;
    signal C_3_we1 : STD_LOGIC;
    signal C_4_ce0 : STD_LOGIC;
    signal C_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_4_ce1 : STD_LOGIC;
    signal C_4_we1 : STD_LOGIC;
    signal C_5_ce0 : STD_LOGIC;
    signal C_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_5_ce1 : STD_LOGIC;
    signal C_5_we1 : STD_LOGIC;
    signal C_6_ce0 : STD_LOGIC;
    signal C_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_6_ce1 : STD_LOGIC;
    signal C_6_we1 : STD_LOGIC;
    signal C_7_ce0 : STD_LOGIC;
    signal C_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_7_ce1 : STD_LOGIC;
    signal C_7_we1 : STD_LOGIC;
    signal C_8_ce0 : STD_LOGIC;
    signal C_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_8_ce1 : STD_LOGIC;
    signal C_8_we1 : STD_LOGIC;
    signal C_9_ce0 : STD_LOGIC;
    signal C_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_9_ce1 : STD_LOGIC;
    signal C_9_we1 : STD_LOGIC;
    signal C_10_ce0 : STD_LOGIC;
    signal C_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_10_ce1 : STD_LOGIC;
    signal C_10_we1 : STD_LOGIC;
    signal C_11_ce0 : STD_LOGIC;
    signal C_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_11_ce1 : STD_LOGIC;
    signal C_11_we1 : STD_LOGIC;
    signal C_12_ce0 : STD_LOGIC;
    signal C_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_12_ce1 : STD_LOGIC;
    signal C_12_we1 : STD_LOGIC;
    signal C_13_ce0 : STD_LOGIC;
    signal C_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_13_ce1 : STD_LOGIC;
    signal C_13_we1 : STD_LOGIC;
    signal C_14_ce0 : STD_LOGIC;
    signal C_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_14_ce1 : STD_LOGIC;
    signal C_14_we1 : STD_LOGIC;
    signal C_15_ce0 : STD_LOGIC;
    signal C_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_15_ce1 : STD_LOGIC;
    signal C_15_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_idle : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_ready : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_stream_in_TREADY : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_idle : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_ready : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_stream_in_TREADY : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_idle : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_ready : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_ce1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_we1 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_idle : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_ready : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_ce0 : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID : STD_LOGIC;
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal regslice_both_stream_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_stream_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_stream_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_stream_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_stream_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_in_V_last_V_U_ack_in : STD_LOGIC;
    signal stream_out_TVALID_int_regslice : STD_LOGIC;
    signal stream_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_stream_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_stream_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_stream_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_TVALID : IN STD_LOGIC;
        A_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_we1 : OUT STD_LOGIC;
        A_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_1_ce1 : OUT STD_LOGIC;
        A_1_we1 : OUT STD_LOGIC;
        A_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_2_ce1 : OUT STD_LOGIC;
        A_2_we1 : OUT STD_LOGIC;
        A_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_3_ce1 : OUT STD_LOGIC;
        A_3_we1 : OUT STD_LOGIC;
        A_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_4_ce1 : OUT STD_LOGIC;
        A_4_we1 : OUT STD_LOGIC;
        A_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_5_ce1 : OUT STD_LOGIC;
        A_5_we1 : OUT STD_LOGIC;
        A_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_6_ce1 : OUT STD_LOGIC;
        A_6_we1 : OUT STD_LOGIC;
        A_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_7_ce1 : OUT STD_LOGIC;
        A_7_we1 : OUT STD_LOGIC;
        A_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_8_ce1 : OUT STD_LOGIC;
        A_8_we1 : OUT STD_LOGIC;
        A_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_9_ce1 : OUT STD_LOGIC;
        A_9_we1 : OUT STD_LOGIC;
        A_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_10_ce1 : OUT STD_LOGIC;
        A_10_we1 : OUT STD_LOGIC;
        A_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_11_ce1 : OUT STD_LOGIC;
        A_11_we1 : OUT STD_LOGIC;
        A_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_12_ce1 : OUT STD_LOGIC;
        A_12_we1 : OUT STD_LOGIC;
        A_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_13_ce1 : OUT STD_LOGIC;
        A_13_we1 : OUT STD_LOGIC;
        A_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_14_ce1 : OUT STD_LOGIC;
        A_14_we1 : OUT STD_LOGIC;
        A_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_15_ce1 : OUT STD_LOGIC;
        A_15_we1 : OUT STD_LOGIC;
        A_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_in_TREADY : OUT STD_LOGIC;
        stream_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_TVALID : IN STD_LOGIC;
        B_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_ce1 : OUT STD_LOGIC;
        B_we1 : OUT STD_LOGIC;
        B_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_1_ce1 : OUT STD_LOGIC;
        B_1_we1 : OUT STD_LOGIC;
        B_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_2_ce1 : OUT STD_LOGIC;
        B_2_we1 : OUT STD_LOGIC;
        B_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_3_ce1 : OUT STD_LOGIC;
        B_3_we1 : OUT STD_LOGIC;
        B_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_4_ce1 : OUT STD_LOGIC;
        B_4_we1 : OUT STD_LOGIC;
        B_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_5_ce1 : OUT STD_LOGIC;
        B_5_we1 : OUT STD_LOGIC;
        B_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_6_ce1 : OUT STD_LOGIC;
        B_6_we1 : OUT STD_LOGIC;
        B_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_7_ce1 : OUT STD_LOGIC;
        B_7_we1 : OUT STD_LOGIC;
        B_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_8_ce1 : OUT STD_LOGIC;
        B_8_we1 : OUT STD_LOGIC;
        B_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_9_ce1 : OUT STD_LOGIC;
        B_9_we1 : OUT STD_LOGIC;
        B_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_10_ce1 : OUT STD_LOGIC;
        B_10_we1 : OUT STD_LOGIC;
        B_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_11_ce1 : OUT STD_LOGIC;
        B_11_we1 : OUT STD_LOGIC;
        B_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_12_ce1 : OUT STD_LOGIC;
        B_12_we1 : OUT STD_LOGIC;
        B_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_13_ce1 : OUT STD_LOGIC;
        B_13_we1 : OUT STD_LOGIC;
        B_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_14_ce1 : OUT STD_LOGIC;
        B_14_we1 : OUT STD_LOGIC;
        B_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_15_ce1 : OUT STD_LOGIC;
        B_15_we1 : OUT STD_LOGIC;
        B_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_in_TREADY : OUT STD_LOGIC;
        stream_in_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        stream_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_1_ce1 : OUT STD_LOGIC;
        A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_2_ce1 : OUT STD_LOGIC;
        A_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_3_ce1 : OUT STD_LOGIC;
        A_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_4_ce1 : OUT STD_LOGIC;
        A_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_5_ce1 : OUT STD_LOGIC;
        A_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_6_ce1 : OUT STD_LOGIC;
        A_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_7_ce1 : OUT STD_LOGIC;
        A_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_8_ce0 : OUT STD_LOGIC;
        A_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_8_ce1 : OUT STD_LOGIC;
        A_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_9_ce0 : OUT STD_LOGIC;
        A_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_9_ce1 : OUT STD_LOGIC;
        A_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_10_ce0 : OUT STD_LOGIC;
        A_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_10_ce1 : OUT STD_LOGIC;
        A_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_11_ce0 : OUT STD_LOGIC;
        A_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_11_ce1 : OUT STD_LOGIC;
        A_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_12_ce0 : OUT STD_LOGIC;
        A_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_12_ce1 : OUT STD_LOGIC;
        A_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_13_ce0 : OUT STD_LOGIC;
        A_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_13_ce1 : OUT STD_LOGIC;
        A_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_14_ce0 : OUT STD_LOGIC;
        A_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_14_ce1 : OUT STD_LOGIC;
        A_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_15_ce0 : OUT STD_LOGIC;
        A_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_15_ce1 : OUT STD_LOGIC;
        A_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_ce0 : OUT STD_LOGIC;
        B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_ce1 : OUT STD_LOGIC;
        B_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_1_ce1 : OUT STD_LOGIC;
        B_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_2_ce1 : OUT STD_LOGIC;
        B_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_3_ce1 : OUT STD_LOGIC;
        B_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_4_ce0 : OUT STD_LOGIC;
        B_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_4_ce1 : OUT STD_LOGIC;
        B_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_5_ce0 : OUT STD_LOGIC;
        B_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_5_ce1 : OUT STD_LOGIC;
        B_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_6_ce0 : OUT STD_LOGIC;
        B_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_6_ce1 : OUT STD_LOGIC;
        B_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_7_ce0 : OUT STD_LOGIC;
        B_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_7_ce1 : OUT STD_LOGIC;
        B_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_8_ce0 : OUT STD_LOGIC;
        B_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_8_ce1 : OUT STD_LOGIC;
        B_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_9_ce0 : OUT STD_LOGIC;
        B_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_9_ce1 : OUT STD_LOGIC;
        B_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_10_ce0 : OUT STD_LOGIC;
        B_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_10_ce1 : OUT STD_LOGIC;
        B_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_11_ce0 : OUT STD_LOGIC;
        B_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_11_ce1 : OUT STD_LOGIC;
        B_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_12_ce0 : OUT STD_LOGIC;
        B_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_12_ce1 : OUT STD_LOGIC;
        B_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_13_ce0 : OUT STD_LOGIC;
        B_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_13_ce1 : OUT STD_LOGIC;
        B_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_14_ce0 : OUT STD_LOGIC;
        B_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_14_ce1 : OUT STD_LOGIC;
        B_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_15_ce0 : OUT STD_LOGIC;
        B_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        B_15_ce1 : OUT STD_LOGIC;
        B_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_ce1 : OUT STD_LOGIC;
        C_we1 : OUT STD_LOGIC;
        C_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_1_ce1 : OUT STD_LOGIC;
        C_1_we1 : OUT STD_LOGIC;
        C_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_2_ce1 : OUT STD_LOGIC;
        C_2_we1 : OUT STD_LOGIC;
        C_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_3_ce1 : OUT STD_LOGIC;
        C_3_we1 : OUT STD_LOGIC;
        C_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_4_ce1 : OUT STD_LOGIC;
        C_4_we1 : OUT STD_LOGIC;
        C_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_5_ce1 : OUT STD_LOGIC;
        C_5_we1 : OUT STD_LOGIC;
        C_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_6_ce1 : OUT STD_LOGIC;
        C_6_we1 : OUT STD_LOGIC;
        C_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_7_ce1 : OUT STD_LOGIC;
        C_7_we1 : OUT STD_LOGIC;
        C_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_8_ce1 : OUT STD_LOGIC;
        C_8_we1 : OUT STD_LOGIC;
        C_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_9_ce1 : OUT STD_LOGIC;
        C_9_we1 : OUT STD_LOGIC;
        C_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_10_ce1 : OUT STD_LOGIC;
        C_10_we1 : OUT STD_LOGIC;
        C_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_11_ce1 : OUT STD_LOGIC;
        C_11_we1 : OUT STD_LOGIC;
        C_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_12_ce1 : OUT STD_LOGIC;
        C_12_we1 : OUT STD_LOGIC;
        C_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_13_ce1 : OUT STD_LOGIC;
        C_13_we1 : OUT STD_LOGIC;
        C_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_14_ce1 : OUT STD_LOGIC;
        C_14_we1 : OUT STD_LOGIC;
        C_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_15_ce1 : OUT STD_LOGIC;
        C_15_we1 : OUT STD_LOGIC;
        C_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_out_TREADY : IN STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_1_ce0 : OUT STD_LOGIC;
        C_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_2_ce0 : OUT STD_LOGIC;
        C_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_3_ce0 : OUT STD_LOGIC;
        C_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_4_ce0 : OUT STD_LOGIC;
        C_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_5_ce0 : OUT STD_LOGIC;
        C_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_6_ce0 : OUT STD_LOGIC;
        C_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_7_ce0 : OUT STD_LOGIC;
        C_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_8_ce0 : OUT STD_LOGIC;
        C_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_9_ce0 : OUT STD_LOGIC;
        C_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_10_ce0 : OUT STD_LOGIC;
        C_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_11_ce0 : OUT STD_LOGIC;
        C_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_12_ce0 : OUT STD_LOGIC;
        C_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_13_ce0 : OUT STD_LOGIC;
        C_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_14_ce0 : OUT STD_LOGIC;
        C_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        C_15_ce0 : OUT STD_LOGIC;
        C_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        stream_out_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        stream_out_TVALID : OUT STD_LOGIC;
        stream_out_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        stream_out_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        stream_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component matmul_hls_A_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hls_C_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmul_hls_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component matmul_hls_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    A_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address0,
        ce0 => A_ce0,
        q0 => A_q0,
        address1 => A_address1,
        ce1 => A_ce1,
        we1 => A_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_d1,
        q1 => A_q1);

    A_1_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address0,
        ce0 => A_1_ce0,
        q0 => A_1_q0,
        address1 => A_1_address1,
        ce1 => A_1_ce1,
        we1 => A_1_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_d1,
        q1 => A_1_q1);

    A_2_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address0,
        ce0 => A_2_ce0,
        q0 => A_2_q0,
        address1 => A_2_address1,
        ce1 => A_2_ce1,
        we1 => A_2_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_d1,
        q1 => A_2_q1);

    A_3_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address0,
        ce0 => A_3_ce0,
        q0 => A_3_q0,
        address1 => A_3_address1,
        ce1 => A_3_ce1,
        we1 => A_3_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_d1,
        q1 => A_3_q1);

    A_4_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address0,
        ce0 => A_4_ce0,
        q0 => A_4_q0,
        address1 => A_4_address1,
        ce1 => A_4_ce1,
        we1 => A_4_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_d1,
        q1 => A_4_q1);

    A_5_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address0,
        ce0 => A_5_ce0,
        q0 => A_5_q0,
        address1 => A_5_address1,
        ce1 => A_5_ce1,
        we1 => A_5_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_d1,
        q1 => A_5_q1);

    A_6_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address0,
        ce0 => A_6_ce0,
        q0 => A_6_q0,
        address1 => A_6_address1,
        ce1 => A_6_ce1,
        we1 => A_6_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_d1,
        q1 => A_6_q1);

    A_7_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address0,
        ce0 => A_7_ce0,
        q0 => A_7_q0,
        address1 => A_7_address1,
        ce1 => A_7_ce1,
        we1 => A_7_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_d1,
        q1 => A_7_q1);

    A_8_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address0,
        ce0 => A_8_ce0,
        q0 => A_8_q0,
        address1 => A_8_address1,
        ce1 => A_8_ce1,
        we1 => A_8_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_d1,
        q1 => A_8_q1);

    A_9_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address0,
        ce0 => A_9_ce0,
        q0 => A_9_q0,
        address1 => A_9_address1,
        ce1 => A_9_ce1,
        we1 => A_9_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_d1,
        q1 => A_9_q1);

    A_10_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address0,
        ce0 => A_10_ce0,
        q0 => A_10_q0,
        address1 => A_10_address1,
        ce1 => A_10_ce1,
        we1 => A_10_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_d1,
        q1 => A_10_q1);

    A_11_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address0,
        ce0 => A_11_ce0,
        q0 => A_11_q0,
        address1 => A_11_address1,
        ce1 => A_11_ce1,
        we1 => A_11_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_d1,
        q1 => A_11_q1);

    A_12_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address0,
        ce0 => A_12_ce0,
        q0 => A_12_q0,
        address1 => A_12_address1,
        ce1 => A_12_ce1,
        we1 => A_12_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_d1,
        q1 => A_12_q1);

    A_13_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address0,
        ce0 => A_13_ce0,
        q0 => A_13_q0,
        address1 => A_13_address1,
        ce1 => A_13_ce1,
        we1 => A_13_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_d1,
        q1 => A_13_q1);

    A_14_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address0,
        ce0 => A_14_ce0,
        q0 => A_14_q0,
        address1 => A_14_address1,
        ce1 => A_14_ce1,
        we1 => A_14_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_d1,
        q1 => A_14_q1);

    A_15_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address0,
        ce0 => A_15_ce0,
        q0 => A_15_q0,
        address1 => A_15_address1,
        ce1 => A_15_ce1,
        we1 => A_15_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_d1,
        q1 => A_15_q1);

    B_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address0,
        ce0 => B_ce0,
        q0 => B_q0,
        address1 => B_address1,
        ce1 => B_ce1,
        we1 => B_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_d1,
        q1 => B_q1);

    B_1_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address0,
        ce0 => B_1_ce0,
        q0 => B_1_q0,
        address1 => B_1_address1,
        ce1 => B_1_ce1,
        we1 => B_1_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_d1,
        q1 => B_1_q1);

    B_2_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address0,
        ce0 => B_2_ce0,
        q0 => B_2_q0,
        address1 => B_2_address1,
        ce1 => B_2_ce1,
        we1 => B_2_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_d1,
        q1 => B_2_q1);

    B_3_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address0,
        ce0 => B_3_ce0,
        q0 => B_3_q0,
        address1 => B_3_address1,
        ce1 => B_3_ce1,
        we1 => B_3_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_d1,
        q1 => B_3_q1);

    B_4_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address0,
        ce0 => B_4_ce0,
        q0 => B_4_q0,
        address1 => B_4_address1,
        ce1 => B_4_ce1,
        we1 => B_4_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_d1,
        q1 => B_4_q1);

    B_5_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address0,
        ce0 => B_5_ce0,
        q0 => B_5_q0,
        address1 => B_5_address1,
        ce1 => B_5_ce1,
        we1 => B_5_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_d1,
        q1 => B_5_q1);

    B_6_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address0,
        ce0 => B_6_ce0,
        q0 => B_6_q0,
        address1 => B_6_address1,
        ce1 => B_6_ce1,
        we1 => B_6_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_d1,
        q1 => B_6_q1);

    B_7_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address0,
        ce0 => B_7_ce0,
        q0 => B_7_q0,
        address1 => B_7_address1,
        ce1 => B_7_ce1,
        we1 => B_7_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_d1,
        q1 => B_7_q1);

    B_8_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address0,
        ce0 => B_8_ce0,
        q0 => B_8_q0,
        address1 => B_8_address1,
        ce1 => B_8_ce1,
        we1 => B_8_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_d1,
        q1 => B_8_q1);

    B_9_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address0,
        ce0 => B_9_ce0,
        q0 => B_9_q0,
        address1 => B_9_address1,
        ce1 => B_9_ce1,
        we1 => B_9_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_d1,
        q1 => B_9_q1);

    B_10_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address0,
        ce0 => B_10_ce0,
        q0 => B_10_q0,
        address1 => B_10_address1,
        ce1 => B_10_ce1,
        we1 => B_10_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_d1,
        q1 => B_10_q1);

    B_11_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address0,
        ce0 => B_11_ce0,
        q0 => B_11_q0,
        address1 => B_11_address1,
        ce1 => B_11_ce1,
        we1 => B_11_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_d1,
        q1 => B_11_q1);

    B_12_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address0,
        ce0 => B_12_ce0,
        q0 => B_12_q0,
        address1 => B_12_address1,
        ce1 => B_12_ce1,
        we1 => B_12_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_d1,
        q1 => B_12_q1);

    B_13_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address0,
        ce0 => B_13_ce0,
        q0 => B_13_q0,
        address1 => B_13_address1,
        ce1 => B_13_ce1,
        we1 => B_13_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_d1,
        q1 => B_13_q1);

    B_14_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address0,
        ce0 => B_14_ce0,
        q0 => B_14_q0,
        address1 => B_14_address1,
        ce1 => B_14_ce1,
        we1 => B_14_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_d1,
        q1 => B_14_q1);

    B_15_U : component matmul_hls_A_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address0,
        ce0 => B_15_ce0,
        q0 => B_15_q0,
        address1 => B_15_address1,
        ce1 => B_15_ce1,
        we1 => B_15_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_d1,
        q1 => B_15_q1);

    C_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_address0,
        ce0 => C_ce0,
        q0 => C_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_address1,
        ce1 => C_ce1,
        we1 => C_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_d1);

    C_1_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_address0,
        ce0 => C_1_ce0,
        q0 => C_1_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_address1,
        ce1 => C_1_ce1,
        we1 => C_1_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_d1);

    C_2_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_address0,
        ce0 => C_2_ce0,
        q0 => C_2_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_address1,
        ce1 => C_2_ce1,
        we1 => C_2_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_d1);

    C_3_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_address0,
        ce0 => C_3_ce0,
        q0 => C_3_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_address1,
        ce1 => C_3_ce1,
        we1 => C_3_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_d1);

    C_4_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_address0,
        ce0 => C_4_ce0,
        q0 => C_4_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_address1,
        ce1 => C_4_ce1,
        we1 => C_4_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_d1);

    C_5_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_address0,
        ce0 => C_5_ce0,
        q0 => C_5_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_address1,
        ce1 => C_5_ce1,
        we1 => C_5_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_d1);

    C_6_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_address0,
        ce0 => C_6_ce0,
        q0 => C_6_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_address1,
        ce1 => C_6_ce1,
        we1 => C_6_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_d1);

    C_7_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_address0,
        ce0 => C_7_ce0,
        q0 => C_7_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_address1,
        ce1 => C_7_ce1,
        we1 => C_7_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_d1);

    C_8_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_address0,
        ce0 => C_8_ce0,
        q0 => C_8_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_address1,
        ce1 => C_8_ce1,
        we1 => C_8_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_d1);

    C_9_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_address0,
        ce0 => C_9_ce0,
        q0 => C_9_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_address1,
        ce1 => C_9_ce1,
        we1 => C_9_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_d1);

    C_10_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_address0,
        ce0 => C_10_ce0,
        q0 => C_10_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_address1,
        ce1 => C_10_ce1,
        we1 => C_10_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_d1);

    C_11_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_address0,
        ce0 => C_11_ce0,
        q0 => C_11_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_address1,
        ce1 => C_11_ce1,
        we1 => C_11_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_d1);

    C_12_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_address0,
        ce0 => C_12_ce0,
        q0 => C_12_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_address1,
        ce1 => C_12_ce1,
        we1 => C_12_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_d1);

    C_13_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_address0,
        ce0 => C_13_ce0,
        q0 => C_13_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_address1,
        ce1 => C_13_ce1,
        we1 => C_13_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_d1);

    C_14_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_address0,
        ce0 => C_14_ce0,
        q0 => C_14_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_address1,
        ce1 => C_14_ce1,
        we1 => C_14_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_d1);

    C_15_U : component matmul_hls_C_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_address0,
        ce0 => C_15_ce0,
        q0 => C_15_q0,
        address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_address1,
        ce1 => C_15_ce1,
        we1 => C_15_we1,
        d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_d1);

    grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260 : component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start,
        ap_done => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done,
        ap_idle => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_idle,
        ap_ready => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_ready,
        stream_in_TVALID => stream_in_TVALID_int_regslice,
        A_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_address1,
        A_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_ce1,
        A_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_we1,
        A_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_d1,
        A_1_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_address1,
        A_1_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_ce1,
        A_1_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_we1,
        A_1_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_d1,
        A_2_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_address1,
        A_2_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_ce1,
        A_2_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_we1,
        A_2_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_d1,
        A_3_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_address1,
        A_3_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_ce1,
        A_3_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_we1,
        A_3_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_d1,
        A_4_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_address1,
        A_4_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_ce1,
        A_4_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_we1,
        A_4_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_d1,
        A_5_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_address1,
        A_5_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_ce1,
        A_5_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_we1,
        A_5_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_d1,
        A_6_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_address1,
        A_6_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_ce1,
        A_6_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_we1,
        A_6_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_d1,
        A_7_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_address1,
        A_7_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_ce1,
        A_7_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_we1,
        A_7_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_d1,
        A_8_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_address1,
        A_8_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_ce1,
        A_8_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_we1,
        A_8_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_d1,
        A_9_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_address1,
        A_9_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_ce1,
        A_9_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_we1,
        A_9_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_d1,
        A_10_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_address1,
        A_10_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_ce1,
        A_10_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_we1,
        A_10_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_d1,
        A_11_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_address1,
        A_11_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_ce1,
        A_11_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_we1,
        A_11_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_d1,
        A_12_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_address1,
        A_12_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_ce1,
        A_12_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_we1,
        A_12_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_d1,
        A_13_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_address1,
        A_13_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_ce1,
        A_13_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_we1,
        A_13_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_d1,
        A_14_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_address1,
        A_14_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_ce1,
        A_14_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_we1,
        A_14_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_d1,
        A_15_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_address1,
        A_15_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_ce1,
        A_15_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_we1,
        A_15_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_d1,
        stream_in_TDATA => stream_in_TDATA_int_regslice,
        stream_in_TREADY => grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_stream_in_TREADY,
        stream_in_TKEEP => stream_in_TKEEP_int_regslice,
        stream_in_TSTRB => stream_in_TSTRB_int_regslice,
        stream_in_TLAST => stream_in_TLAST_int_regslice);

    grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288 : component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start,
        ap_done => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done,
        ap_idle => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_idle,
        ap_ready => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_ready,
        stream_in_TVALID => stream_in_TVALID_int_regslice,
        B_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_address1,
        B_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_ce1,
        B_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_we1,
        B_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_d1,
        B_1_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_address1,
        B_1_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_ce1,
        B_1_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_we1,
        B_1_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_d1,
        B_2_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_address1,
        B_2_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_ce1,
        B_2_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_we1,
        B_2_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_d1,
        B_3_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_address1,
        B_3_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_ce1,
        B_3_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_we1,
        B_3_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_d1,
        B_4_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_address1,
        B_4_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_ce1,
        B_4_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_we1,
        B_4_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_d1,
        B_5_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_address1,
        B_5_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_ce1,
        B_5_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_we1,
        B_5_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_d1,
        B_6_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_address1,
        B_6_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_ce1,
        B_6_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_we1,
        B_6_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_d1,
        B_7_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_address1,
        B_7_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_ce1,
        B_7_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_we1,
        B_7_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_d1,
        B_8_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_address1,
        B_8_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_ce1,
        B_8_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_we1,
        B_8_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_d1,
        B_9_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_address1,
        B_9_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_ce1,
        B_9_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_we1,
        B_9_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_d1,
        B_10_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_address1,
        B_10_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_ce1,
        B_10_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_we1,
        B_10_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_d1,
        B_11_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_address1,
        B_11_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_ce1,
        B_11_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_we1,
        B_11_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_d1,
        B_12_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_address1,
        B_12_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_ce1,
        B_12_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_we1,
        B_12_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_d1,
        B_13_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_address1,
        B_13_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_ce1,
        B_13_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_we1,
        B_13_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_d1,
        B_14_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_address1,
        B_14_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_ce1,
        B_14_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_we1,
        B_14_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_d1,
        B_15_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_address1,
        B_15_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_ce1,
        B_15_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_we1,
        B_15_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_d1,
        stream_in_TDATA => stream_in_TDATA_int_regslice,
        stream_in_TREADY => grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_stream_in_TREADY,
        stream_in_TKEEP => stream_in_TKEEP_int_regslice,
        stream_in_TSTRB => stream_in_TSTRB_int_regslice,
        stream_in_TLAST => stream_in_TLAST_int_regslice);

    grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316 : component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start,
        ap_done => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done,
        ap_idle => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_idle,
        ap_ready => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_ready,
        A_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address0,
        A_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce0,
        A_q0 => A_q0,
        A_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address1,
        A_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce1,
        A_q1 => A_q1,
        A_1_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address0,
        A_1_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce0,
        A_1_q0 => A_1_q0,
        A_1_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address1,
        A_1_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce1,
        A_1_q1 => A_1_q1,
        A_2_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address0,
        A_2_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce0,
        A_2_q0 => A_2_q0,
        A_2_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address1,
        A_2_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce1,
        A_2_q1 => A_2_q1,
        A_3_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address0,
        A_3_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce0,
        A_3_q0 => A_3_q0,
        A_3_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address1,
        A_3_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce1,
        A_3_q1 => A_3_q1,
        A_4_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address0,
        A_4_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce0,
        A_4_q0 => A_4_q0,
        A_4_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address1,
        A_4_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce1,
        A_4_q1 => A_4_q1,
        A_5_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address0,
        A_5_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce0,
        A_5_q0 => A_5_q0,
        A_5_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address1,
        A_5_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce1,
        A_5_q1 => A_5_q1,
        A_6_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address0,
        A_6_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce0,
        A_6_q0 => A_6_q0,
        A_6_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address1,
        A_6_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce1,
        A_6_q1 => A_6_q1,
        A_7_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address0,
        A_7_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce0,
        A_7_q0 => A_7_q0,
        A_7_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address1,
        A_7_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce1,
        A_7_q1 => A_7_q1,
        A_8_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address0,
        A_8_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce0,
        A_8_q0 => A_8_q0,
        A_8_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address1,
        A_8_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce1,
        A_8_q1 => A_8_q1,
        A_9_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address0,
        A_9_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce0,
        A_9_q0 => A_9_q0,
        A_9_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address1,
        A_9_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce1,
        A_9_q1 => A_9_q1,
        A_10_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address0,
        A_10_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce0,
        A_10_q0 => A_10_q0,
        A_10_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address1,
        A_10_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce1,
        A_10_q1 => A_10_q1,
        A_11_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address0,
        A_11_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce0,
        A_11_q0 => A_11_q0,
        A_11_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address1,
        A_11_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce1,
        A_11_q1 => A_11_q1,
        A_12_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address0,
        A_12_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce0,
        A_12_q0 => A_12_q0,
        A_12_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address1,
        A_12_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce1,
        A_12_q1 => A_12_q1,
        A_13_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address0,
        A_13_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce0,
        A_13_q0 => A_13_q0,
        A_13_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address1,
        A_13_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce1,
        A_13_q1 => A_13_q1,
        A_14_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address0,
        A_14_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce0,
        A_14_q0 => A_14_q0,
        A_14_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address1,
        A_14_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce1,
        A_14_q1 => A_14_q1,
        A_15_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address0,
        A_15_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce0,
        A_15_q0 => A_15_q0,
        A_15_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address1,
        A_15_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce1,
        A_15_q1 => A_15_q1,
        B_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address0,
        B_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce0,
        B_q0 => B_q0,
        B_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address1,
        B_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce1,
        B_q1 => B_q1,
        B_1_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address0,
        B_1_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce0,
        B_1_q0 => B_1_q0,
        B_1_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address1,
        B_1_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce1,
        B_1_q1 => B_1_q1,
        B_2_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address0,
        B_2_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce0,
        B_2_q0 => B_2_q0,
        B_2_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address1,
        B_2_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce1,
        B_2_q1 => B_2_q1,
        B_3_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address0,
        B_3_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce0,
        B_3_q0 => B_3_q0,
        B_3_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address1,
        B_3_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce1,
        B_3_q1 => B_3_q1,
        B_4_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address0,
        B_4_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce0,
        B_4_q0 => B_4_q0,
        B_4_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address1,
        B_4_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce1,
        B_4_q1 => B_4_q1,
        B_5_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address0,
        B_5_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce0,
        B_5_q0 => B_5_q0,
        B_5_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address1,
        B_5_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce1,
        B_5_q1 => B_5_q1,
        B_6_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address0,
        B_6_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce0,
        B_6_q0 => B_6_q0,
        B_6_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address1,
        B_6_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce1,
        B_6_q1 => B_6_q1,
        B_7_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address0,
        B_7_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce0,
        B_7_q0 => B_7_q0,
        B_7_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address1,
        B_7_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce1,
        B_7_q1 => B_7_q1,
        B_8_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address0,
        B_8_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce0,
        B_8_q0 => B_8_q0,
        B_8_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address1,
        B_8_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce1,
        B_8_q1 => B_8_q1,
        B_9_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address0,
        B_9_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce0,
        B_9_q0 => B_9_q0,
        B_9_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address1,
        B_9_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce1,
        B_9_q1 => B_9_q1,
        B_10_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address0,
        B_10_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce0,
        B_10_q0 => B_10_q0,
        B_10_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address1,
        B_10_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce1,
        B_10_q1 => B_10_q1,
        B_11_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address0,
        B_11_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce0,
        B_11_q0 => B_11_q0,
        B_11_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address1,
        B_11_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce1,
        B_11_q1 => B_11_q1,
        B_12_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address0,
        B_12_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce0,
        B_12_q0 => B_12_q0,
        B_12_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address1,
        B_12_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce1,
        B_12_q1 => B_12_q1,
        B_13_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address0,
        B_13_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce0,
        B_13_q0 => B_13_q0,
        B_13_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address1,
        B_13_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce1,
        B_13_q1 => B_13_q1,
        B_14_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address0,
        B_14_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce0,
        B_14_q0 => B_14_q0,
        B_14_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address1,
        B_14_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce1,
        B_14_q1 => B_14_q1,
        B_15_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address0,
        B_15_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce0,
        B_15_q0 => B_15_q0,
        B_15_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address1,
        B_15_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce1,
        B_15_q1 => B_15_q1,
        C_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_address1,
        C_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_ce1,
        C_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_we1,
        C_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_d1,
        C_1_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_address1,
        C_1_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_ce1,
        C_1_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_we1,
        C_1_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_d1,
        C_2_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_address1,
        C_2_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_ce1,
        C_2_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_we1,
        C_2_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_d1,
        C_3_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_address1,
        C_3_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_ce1,
        C_3_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_we1,
        C_3_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_d1,
        C_4_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_address1,
        C_4_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_ce1,
        C_4_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_we1,
        C_4_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_d1,
        C_5_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_address1,
        C_5_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_ce1,
        C_5_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_we1,
        C_5_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_d1,
        C_6_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_address1,
        C_6_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_ce1,
        C_6_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_we1,
        C_6_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_d1,
        C_7_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_address1,
        C_7_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_ce1,
        C_7_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_we1,
        C_7_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_d1,
        C_8_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_address1,
        C_8_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_ce1,
        C_8_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_we1,
        C_8_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_d1,
        C_9_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_address1,
        C_9_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_ce1,
        C_9_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_we1,
        C_9_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_d1,
        C_10_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_address1,
        C_10_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_ce1,
        C_10_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_we1,
        C_10_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_d1,
        C_11_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_address1,
        C_11_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_ce1,
        C_11_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_we1,
        C_11_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_d1,
        C_12_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_address1,
        C_12_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_ce1,
        C_12_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_we1,
        C_12_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_d1,
        C_13_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_address1,
        C_13_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_ce1,
        C_13_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_we1,
        C_13_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_d1,
        C_14_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_address1,
        C_14_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_ce1,
        C_14_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_we1,
        C_14_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_d1,
        C_15_address1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_address1,
        C_15_ce1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_ce1,
        C_15_we1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_we1,
        C_15_d1 => grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_d1);

    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368 : component matmul_hls_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start,
        ap_done => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done,
        ap_idle => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_idle,
        ap_ready => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_ready,
        stream_out_TREADY => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY,
        C_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_address0,
        C_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_ce0,
        C_q0 => C_q0,
        C_1_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_address0,
        C_1_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_ce0,
        C_1_q0 => C_1_q0,
        C_2_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_address0,
        C_2_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_ce0,
        C_2_q0 => C_2_q0,
        C_3_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_address0,
        C_3_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_ce0,
        C_3_q0 => C_3_q0,
        C_4_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_address0,
        C_4_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_ce0,
        C_4_q0 => C_4_q0,
        C_5_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_address0,
        C_5_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_ce0,
        C_5_q0 => C_5_q0,
        C_6_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_address0,
        C_6_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_ce0,
        C_6_q0 => C_6_q0,
        C_7_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_address0,
        C_7_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_ce0,
        C_7_q0 => C_7_q0,
        C_8_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_address0,
        C_8_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_ce0,
        C_8_q0 => C_8_q0,
        C_9_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_address0,
        C_9_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_ce0,
        C_9_q0 => C_9_q0,
        C_10_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_address0,
        C_10_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_ce0,
        C_10_q0 => C_10_q0,
        C_11_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_address0,
        C_11_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_ce0,
        C_11_q0 => C_11_q0,
        C_12_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_address0,
        C_12_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_ce0,
        C_12_q0 => C_12_q0,
        C_13_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_address0,
        C_13_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_ce0,
        C_13_q0 => C_13_q0,
        C_14_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_address0,
        C_14_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_ce0,
        C_14_q0 => C_14_q0,
        C_15_address0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_address0,
        C_15_ce0 => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_ce0,
        C_15_q0 => C_15_q0,
        stream_out_TDATA => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TDATA,
        stream_out_TVALID => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID,
        stream_out_TKEEP => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TKEEP,
        stream_out_TSTRB => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TSTRB,
        stream_out_TLAST => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TLAST);

    control_s_axi_U : component matmul_hls_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_stream_in_V_data_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TDATA,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_data_V_U_ack_in,
        data_out => stream_in_TDATA_int_regslice,
        vld_out => stream_in_TVALID_int_regslice,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_data_V_U_apdone_blk);

    regslice_both_stream_in_V_keep_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TKEEP,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_keep_V_U_ack_in,
        data_out => stream_in_TKEEP_int_regslice,
        vld_out => regslice_both_stream_in_V_keep_V_U_vld_out,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_keep_V_U_apdone_blk);

    regslice_both_stream_in_V_strb_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TSTRB,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_strb_V_U_ack_in,
        data_out => stream_in_TSTRB_int_regslice,
        vld_out => regslice_both_stream_in_V_strb_V_U_vld_out,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_strb_V_U_apdone_blk);

    regslice_both_stream_in_V_last_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => stream_in_TLAST,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_last_V_U_ack_in,
        data_out => stream_in_TLAST_int_regslice,
        vld_out => regslice_both_stream_in_V_last_V_U_vld_out,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_last_V_U_apdone_blk);

    regslice_both_stream_out_V_data_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TDATA,
        vld_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID,
        ack_in => stream_out_TREADY_int_regslice,
        data_out => stream_out_TDATA,
        vld_out => regslice_both_stream_out_V_data_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_data_V_U_apdone_blk);

    regslice_both_stream_out_V_keep_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TKEEP,
        vld_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID,
        ack_in => regslice_both_stream_out_V_keep_V_U_ack_in_dummy,
        data_out => stream_out_TKEEP,
        vld_out => regslice_both_stream_out_V_keep_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_keep_V_U_apdone_blk);

    regslice_both_stream_out_V_strb_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TSTRB,
        vld_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID,
        ack_in => regslice_both_stream_out_V_strb_V_U_ack_in_dummy,
        data_out => stream_out_TSTRB,
        vld_out => regslice_both_stream_out_V_strb_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_strb_V_U_apdone_blk);

    regslice_both_stream_out_V_last_V_U : component matmul_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TLAST,
        vld_in => grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID,
        ack_in => regslice_both_stream_out_V_last_V_U_ack_in_dummy,
        data_out => stream_out_TLAST,
        vld_out => regslice_both_stream_out_V_last_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done, grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done, grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state11, regslice_both_stream_out_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;

    A_10_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_10_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_10_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_address1;
        else 
            A_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_10_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_10_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce0;
        else 
            A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_10_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_10_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_10_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_ce1;
        else 
            A_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_10_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_10_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_10_we1;
        else 
            A_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_11_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_11_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_11_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_address1;
        else 
            A_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_11_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_11_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce0;
        else 
            A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_11_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_11_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_11_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_ce1;
        else 
            A_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_11_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_11_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_11_we1;
        else 
            A_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_12_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_12_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_12_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_address1;
        else 
            A_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_12_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_12_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce0;
        else 
            A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_12_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_12_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_12_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_ce1;
        else 
            A_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_12_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_12_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_12_we1;
        else 
            A_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_13_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_13_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_13_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_address1;
        else 
            A_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_13_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_13_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce0;
        else 
            A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_13_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_13_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_13_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_ce1;
        else 
            A_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_13_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_13_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_13_we1;
        else 
            A_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_14_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_14_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_14_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_address1;
        else 
            A_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_14_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_14_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce0;
        else 
            A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_14_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_14_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_14_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_ce1;
        else 
            A_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_14_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_14_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_14_we1;
        else 
            A_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_15_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_15_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_15_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_address1;
        else 
            A_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_15_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_15_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce0;
        else 
            A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_15_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_15_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_15_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_ce1;
        else 
            A_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_15_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_15_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_15_we1;
        else 
            A_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_1_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_1_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_address1;
        else 
            A_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_1_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_1_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce0;
        else 
            A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_1_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_1_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_ce1;
        else 
            A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_1_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_1_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_1_we1;
        else 
            A_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_2_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_2_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_2_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_address1;
        else 
            A_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_2_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_2_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce0;
        else 
            A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_2_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_2_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_2_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_ce1;
        else 
            A_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_2_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_2_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_2_we1;
        else 
            A_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_3_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_3_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_3_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_address1;
        else 
            A_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_3_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_3_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce0;
        else 
            A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_3_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_3_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_3_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_ce1;
        else 
            A_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_3_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_3_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_3_we1;
        else 
            A_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_4_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_4_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_4_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_address1;
        else 
            A_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_4_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_4_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce0;
        else 
            A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_4_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_4_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_4_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_ce1;
        else 
            A_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_4_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_4_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_4_we1;
        else 
            A_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_5_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_5_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_5_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_address1;
        else 
            A_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_5_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_5_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce0;
        else 
            A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_5_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_5_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_5_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_ce1;
        else 
            A_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_5_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_5_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_5_we1;
        else 
            A_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_6_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_6_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_6_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_address1;
        else 
            A_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_6_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_6_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce0;
        else 
            A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_6_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_6_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_6_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_ce1;
        else 
            A_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_6_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_6_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_6_we1;
        else 
            A_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_7_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_7_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_7_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_address1;
        else 
            A_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_7_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_7_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce0;
        else 
            A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_7_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_7_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_7_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_ce1;
        else 
            A_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_7_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_7_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_7_we1;
        else 
            A_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_8_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_8_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_8_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_address1;
        else 
            A_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_8_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_8_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce0;
        else 
            A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_8_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_8_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_8_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_ce1;
        else 
            A_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_8_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_8_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_8_we1;
        else 
            A_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_9_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_9_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_9_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_address1;
        else 
            A_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_9_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_9_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce0;
        else 
            A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_9_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_9_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_9_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_ce1;
        else 
            A_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_9_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_9_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_9_we1;
        else 
            A_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    A_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_address1;
        else 
            A_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce1, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_A_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_ce1;
        else 
            A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            A_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_A_we1;
        else 
            A_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_10_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_10_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_10_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_address1;
        else 
            B_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_10_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_10_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce0;
        else 
            B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_10_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_10_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_10_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_ce1;
        else 
            B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_10_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_10_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_10_we1;
        else 
            B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_11_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_11_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_11_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_address1;
        else 
            B_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_11_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_11_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce0;
        else 
            B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_11_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_11_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_11_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_ce1;
        else 
            B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_11_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_11_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_11_we1;
        else 
            B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_12_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_12_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_12_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_address1;
        else 
            B_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_12_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_12_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce0;
        else 
            B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_12_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_12_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_12_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_ce1;
        else 
            B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_12_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_12_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_12_we1;
        else 
            B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_13_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_13_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_13_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_address1;
        else 
            B_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_13_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_13_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce0;
        else 
            B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_13_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_13_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_13_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_ce1;
        else 
            B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_13_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_13_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_13_we1;
        else 
            B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_14_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_14_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_14_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_address1;
        else 
            B_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_14_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_14_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce0;
        else 
            B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_14_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_14_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_14_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_ce1;
        else 
            B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_14_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_14_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_14_we1;
        else 
            B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_15_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_15_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_15_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_address1;
        else 
            B_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_15_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_15_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce0;
        else 
            B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_15_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_15_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_15_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_ce1;
        else 
            B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_15_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_15_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_15_we1;
        else 
            B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_1_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_1_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_1_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_address1;
        else 
            B_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_1_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_1_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce0;
        else 
            B_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_1_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_1_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_1_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_ce1;
        else 
            B_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_1_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_1_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_1_we1;
        else 
            B_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_2_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_2_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_2_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_address1;
        else 
            B_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_2_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_2_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce0;
        else 
            B_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_2_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_2_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_2_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_ce1;
        else 
            B_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_2_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_2_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_2_we1;
        else 
            B_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_3_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_3_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_3_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_address1;
        else 
            B_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_3_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_3_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce0;
        else 
            B_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_3_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_3_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_3_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_ce1;
        else 
            B_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_3_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_3_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_3_we1;
        else 
            B_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_4_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_4_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_4_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_address1;
        else 
            B_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_4_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_4_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce0;
        else 
            B_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_4_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_4_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_4_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_ce1;
        else 
            B_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_4_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_4_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_4_we1;
        else 
            B_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_5_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_5_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_5_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_address1;
        else 
            B_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_5_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_5_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce0;
        else 
            B_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_5_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_5_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_5_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_ce1;
        else 
            B_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_5_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_5_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_5_we1;
        else 
            B_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_6_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_6_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_6_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_address1;
        else 
            B_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_6_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_6_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce0;
        else 
            B_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_6_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_6_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_6_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_ce1;
        else 
            B_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_6_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_6_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_6_we1;
        else 
            B_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_7_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_7_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_7_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_address1;
        else 
            B_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_7_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_7_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce0;
        else 
            B_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_7_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_7_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_7_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_ce1;
        else 
            B_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_7_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_7_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_7_we1;
        else 
            B_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_8_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_8_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_8_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_address1;
        else 
            B_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_8_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_8_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce0;
        else 
            B_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_8_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_8_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_8_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_ce1;
        else 
            B_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_8_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_8_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_8_we1;
        else 
            B_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_9_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_9_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_9_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_address1;
        else 
            B_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_9_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_9_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce0;
        else 
            B_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_9_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_9_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_9_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_ce1;
        else 
            B_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_9_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_9_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_9_we1;
        else 
            B_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    B_address1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_address1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_address1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_address1;
        else 
            B_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    B_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce0;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_ce1, grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_B_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_ce1;
        else 
            B_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            B_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_B_we1;
        else 
            B_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_10_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_10_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_10_ce0;
        else 
            C_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_10_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_10_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_ce1;
        else 
            C_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_10_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_10_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_10_we1;
        else 
            C_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_11_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_11_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_11_ce0;
        else 
            C_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_11_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_11_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_ce1;
        else 
            C_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_11_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_11_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_11_we1;
        else 
            C_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_12_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_12_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_12_ce0;
        else 
            C_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_12_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_12_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_ce1;
        else 
            C_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_12_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_12_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_12_we1;
        else 
            C_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_13_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_13_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_13_ce0;
        else 
            C_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_13_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_13_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_ce1;
        else 
            C_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_13_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_13_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_13_we1;
        else 
            C_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_14_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_14_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_14_ce0;
        else 
            C_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_14_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_14_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_ce1;
        else 
            C_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_14_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_14_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_14_we1;
        else 
            C_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_15_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_15_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_15_ce0;
        else 
            C_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_15_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_15_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_ce1;
        else 
            C_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_15_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_15_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_15_we1;
        else 
            C_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_1_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_1_ce0;
        else 
            C_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_1_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_ce1;
        else 
            C_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_1_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_1_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_1_we1;
        else 
            C_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_2_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_2_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_2_ce0;
        else 
            C_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_2_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_2_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_ce1;
        else 
            C_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_2_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_2_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_2_we1;
        else 
            C_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_3_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_3_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_3_ce0;
        else 
            C_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_3_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_3_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_ce1;
        else 
            C_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_3_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_3_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_3_we1;
        else 
            C_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_4_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_4_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_4_ce0;
        else 
            C_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_4_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_4_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_ce1;
        else 
            C_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_4_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_4_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_4_we1;
        else 
            C_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_5_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_5_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_5_ce0;
        else 
            C_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_5_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_5_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_ce1;
        else 
            C_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_5_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_5_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_5_we1;
        else 
            C_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_6_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_6_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_6_ce0;
        else 
            C_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_6_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_6_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_ce1;
        else 
            C_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_6_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_6_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_6_we1;
        else 
            C_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_7_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_7_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_7_ce0;
        else 
            C_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_7_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_7_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_ce1;
        else 
            C_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_7_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_7_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_7_we1;
        else 
            C_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_8_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_8_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_8_ce0;
        else 
            C_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_8_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_8_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_ce1;
        else 
            C_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_8_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_8_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_8_we1;
        else 
            C_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_9_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_9_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_9_ce0;
        else 
            C_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_9_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_9_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_ce1;
        else 
            C_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_9_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_9_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_9_we1;
        else 
            C_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    C_ce0_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            C_ce0 <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_C_ce0;
        else 
            C_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    C_ce1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_ce1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_ce1;
        else 
            C_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    C_we1_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_we1 <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_C_we1;
        else 
            C_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done)
    begin
        if ((grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(regslice_both_stream_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done)
    begin
        if ((grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done)
    begin
        if ((grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done)
    begin
        if ((grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state11, regslice_both_stream_out_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11, regslice_both_stream_out_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg;
    grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg;
    grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start <= grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg;
    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg;
    grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY <= (stream_out_TREADY_int_regslice and ap_CS_fsm_state10);
    stream_in_TREADY <= regslice_both_stream_in_V_data_V_U_ack_in;

    stream_in_TREADY_int_regslice_assign_proc : process(grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_stream_in_TREADY, grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_stream_in_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stream_in_TREADY_int_regslice <= grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_stream_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_TREADY_int_regslice <= grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_stream_in_TREADY;
        else 
            stream_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_TVALID <= regslice_both_stream_out_V_data_V_U_vld_out;
    stream_out_TVALID_int_regslice <= grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TVALID;
end behav;
