{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664794045027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664794045027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 19:47:24 2022 " "Processing started: Mon Oct 03 19:47:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664794045027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664794045027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH3_WATCH -c CH3_WATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off CH3_WATCH -c CH3_WATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664794045027 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664794045234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/work/ch3_watch/rtl/ch3_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/work/ch3_watch/rtl/ch3_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WATCH " "Found entity 1: CH3_WATCH" {  } { { "../RTL/CH3_WATCH.v" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664794045273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664794045273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/work/ch3_watch/rtl/ch3_wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/work/ch3_watch/rtl/ch3_wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_SEP " "Found entity 1: CH3_WT_SEP" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664794045276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664794045276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/work/ch3_watch/rtl/ch3_wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/work/ch3_watch/rtl/ch3_wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CH3_WT_DECODER " "Found entity 1: CH3_WT_DECODER" {  } { { "../RTL/CH3_WT_DECODER.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_DECODER.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664794045277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664794045277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH3_WATCH " "Elaborating entity \"CH3_WATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664794045294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(48) " "Verilog HDL assignment warning at CH3_WATCH.v(48): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/CH3_WATCH.v" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045298 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(64) " "Verilog HDL assignment warning at CH3_WATCH.v(64): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/CH3_WATCH.v" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045298 "|CH3_WATCH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CH3_WATCH.v(80) " "Verilog HDL assignment warning at CH3_WATCH.v(80): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/CH3_WATCH.v" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045298 "|CH3_WATCH"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CH3_WATCH.v(101) " "Verilog HDL Case Statement warning at CH3_WATCH.v(101): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../RTL/CH3_WATCH.v" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 101 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1664794045298 "|CH3_WATCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH3_WT_SEP CH3_WT_SEP:S_SEP " "Elaborating entity \"CH3_WT_SEP\" for hierarchy \"CH3_WT_SEP:S_SEP\"" {  } { { "../RTL/CH3_WATCH.v" "S_SEP" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664794045299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(23) " "Verilog HDL assignment warning at CH3_WT_SEP.V(23): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(28) " "Verilog HDL assignment warning at CH3_WT_SEP.V(28): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(33) " "Verilog HDL assignment warning at CH3_WT_SEP.V(33): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(38) " "Verilog HDL assignment warning at CH3_WT_SEP.V(38): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(43) " "Verilog HDL assignment warning at CH3_WT_SEP.V(43): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(48) " "Verilog HDL assignment warning at CH3_WT_SEP.V(48): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(53) " "Verilog HDL assignment warning at CH3_WT_SEP.V(53): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(58) " "Verilog HDL assignment warning at CH3_WT_SEP.V(58): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CH3_WT_SEP.V(63) " "Verilog HDL assignment warning at CH3_WT_SEP.V(63): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/CH3_WT_SEP.V" "" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WT_SEP.V" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1664794045300 "|CH3_WATCH|CH3_WT_SEP:S_SEP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CH3_WT_DECODER CH3_WT_DECODER:S_DECODE " "Elaborating entity \"CH3_WT_DECODER\" for hierarchy \"CH3_WT_DECODER:S_DECODE\"" {  } { { "../RTL/CH3_WATCH.v" "S_DECODE" { Text "D:/university/work/CH3_WATCH/RTL/CH3_WATCH.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664794045302 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664794046700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664794046700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664794046827 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664794046827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "302 " "Implemented 302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664794046827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664794046827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664794046837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 19:47:26 2022 " "Processing ended: Mon Oct 03 19:47:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664794046837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664794046837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664794046837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664794046837 ""}
