//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Sun Nov 24 11:21:44 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_start                      O     1 const
// get_result                     O    32 reg
// RDY_get_result                 O     1 reg
// get_result_ready               O     1 reg
// RDY_get_result_ready           O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// start_a                        I    16 reg
// start_b                        I    16 reg
// start_c                        I    32 reg
// start_s                        I     1 reg
// EN_start                       I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTopMAC(CLK,
		RST_N,

		start_a,
		start_b,
		start_c,
		start_s,
		EN_start,
		RDY_start,

		get_result,
		RDY_get_result,

		get_result_ready,
		RDY_get_result_ready);
  input  CLK;
  input  RST_N;

  // action method start
  input  [15 : 0] start_a;
  input  [15 : 0] start_b;
  input  [31 : 0] start_c;
  input  start_s;
  input  EN_start;
  output RDY_start;

  // value method get_result
  output [31 : 0] get_result;
  output RDY_get_result;

  // value method get_result_ready
  output get_result_ready;
  output RDY_get_result_ready;

  // signals for module outputs
  wire [31 : 0] get_result;
  wire RDY_get_result, RDY_get_result_ready, RDY_start, get_result_ready;

  // register rg_a
  reg [15 : 0] rg_a;
  wire [15 : 0] rg_a_D_IN;
  wire rg_a_EN;

  // register rg_b
  reg [15 : 0] rg_b;
  wire [15 : 0] rg_b_D_IN;
  wire rg_b_EN;

  // register rg_c
  reg [31 : 0] rg_c;
  wire [31 : 0] rg_c_D_IN;
  wire rg_c_EN;

  // register rg_inp_valid
  reg rg_inp_valid;
  wire rg_inp_valid_D_IN, rg_inp_valid_EN;

  // register rg_out
  reg [31 : 0] rg_out;
  wire [31 : 0] rg_out_D_IN;
  wire rg_out_EN;

  // register rg_out_valid
  reg rg_out_valid;
  wire rg_out_valid_D_IN, rg_out_valid_EN;

  // register rg_s
  reg rg_s;
  wire rg_s_D_IN, rg_s_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_r1_mac,
       CAN_FIRE_RL_rg_inp_valid__dreg_update,
       CAN_FIRE_RL_rg_out_valid__dreg_update,
       CAN_FIRE_start,
       WILL_FIRE_RL_r1_mac,
       WILL_FIRE_RL_rg_inp_valid__dreg_update,
       WILL_FIRE_RL_rg_out_valid__dreg_update,
       WILL_FIRE_start;

  // remaining internal signals
  wire [32 : 0] IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23,
		IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9,
		IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30,
		IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42,
		IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29,
		IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31,
		IF_INV_y05480_THEN_3_ELSE_1__q18,
		IF_INV_y1573_THEN_3_ELSE_1__q16,
		IF_mant_a_adj5593_BIT_0_AND_y7005_THEN_2_ELSE_0__q21,
		IF_mant_a_adj8606_BIT_0_AND_mant_b_adj8608_BIT_ETC__q26,
		IF_mant_b_adj29555_BIT_0_AND_y30967_THEN_2_ELSE_0__q22,
		IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q8,
		IF_x05479_OR_y05480_THEN_3_ELSE_1__q17,
		IF_x1572_OR_y1573_THEN_3_ELSE_1__q15,
		IF_x3026_AND_y3027_THEN_2_ELSE_0__q12,
		IF_x48037_OR_y48038_THEN_3_ELSE_1__q27,
		IF_x56595_OR_y56596_THEN_3_ELSE_1__q28,
		IF_x6148_OR_y6149_THEN_3_ELSE_1__q13,
		IF_x_BIT_0__BIT_0_1599_THEN_2_ELSE_0__q11,
		IF_x_BIT_0__BIT_0_5620_THEN_2_ELSE_0__q10;
  wire [31 : 0] IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356,
		IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470,
		IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32,
		IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33,
		IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086,
		INV_mant_a_adj8606__q25,
		INV_mant_b_adj8608__q24,
		SEXT_rg_a_BITS_7_TO_0_079___d2080,
		_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022,
		_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287,
		_theResult_____2__h163818,
		_theResult_____2_fst__h163821,
		_theResult_____2_fst__h37270,
		_theResult_____2_fst__h37274,
		_theResult_____2_fst__h37328,
		_theResult___snd_fst__h70213,
		_theResult___snd_snd_fst__h104120,
		a___1__h1614,
		acc2__h562,
		b___1__h1561,
		b__h1500,
		b__h2617,
		b__h2683,
		b__h2749,
		b__h2815,
		b__h2881,
		b__h29007,
		b__h29091,
		b__h29157,
		b__h29223,
		b__h29289,
		b__h29355,
		b__h2947,
		carry__h2616,
		carry__h2682,
		carry__h2748,
		carry__h2814,
		carry__h2880,
		carry__h29090,
		carry__h29156,
		carry__h29222,
		carry__h29288,
		carry__h29354,
		carry__h29420,
		carry__h2946,
		carry__h3012,
		cin014_AND_shift_a008__q35,
		cin9422_AND_partial_product9416__q2,
		cin__h2618,
		cin__h2684,
		cin__h2750,
		cin__h2816,
		cin__h2882,
		cin__h29008,
		cin__h29092,
		cin__h29158,
		cin__h29224,
		cin__h29290,
		cin__h29356,
		cin__h29422,
		cin__h2948,
		cin__h3014,
		exp_a__h18598,
		exp_b__h18602,
		exp_diff__h70144,
		exp_diff__h70207,
		exp_diff_sub__h70146,
		exp_diff_sub__h70209,
		fraction___2__h53284,
		fraction___3__h37272,
		mant_a__h18600,
		mant_a_adj__h18606,
		mant_a_adj__h95593,
		mant_b__h18604,
		mant_b_adj__h129555,
		mant_b_adj__h18608,
		mant_mid___1__h163817,
		partial_product__h29002,
		partial_product__h29086,
		partial_product__h29152,
		partial_product__h29218,
		partial_product__h29284,
		partial_product__h29350,
		partial_product__h29416,
		product___1__h1618,
		product__h1509,
		product__h2615,
		product__h2681,
		product__h2747,
		product__h2813,
		product__h2879,
		product__h29089,
		product__h29155,
		product__h29221,
		product__h29287,
		product__h29353,
		product__h29419,
		product__h2945,
		product__h29485,
		product__h3011,
		product__h3077,
		shift_a__h2612,
		shift_a__h2678,
		shift_a__h2744,
		shift_a__h2810,
		shift_a__h2876,
		shift_a__h2942,
		shift_a__h3008,
		sum_exp__h18609,
		sum_mant__h188958,
		x249_OR_y250__q41,
		x703_OR_y704__q40,
		x769_OR_y770__q39,
		x835_OR_y836__q38,
		x901_OR_y902__q37,
		x9111_OR_y9112__q7,
		x9177_OR_y9178__q6,
		x9243_OR_y9244__q5,
		x9309_OR_y9310__q4,
		x9375_OR_y9376__q3,
		x967_OR_y968__q36,
		x__h2638,
		x__h2703,
		x__h2705,
		x__h2769,
		x__h2771,
		x__h2835,
		x__h2837,
		x__h2901,
		x__h29028,
		x__h2903,
		x__h29111,
		x__h29113,
		x__h29177,
		x__h29179,
		x__h29243,
		x__h29245,
		x__h29309,
		x__h29311,
		x__h29375,
		x__h29377,
		x__h29561,
		x__h29577,
		x__h29593,
		x__h29609,
		x__h29625,
		x__h29658,
		x__h29660,
		x__h2967,
		x__h2969,
		x__h3152,
		x__h3168,
		x__h3184,
		x__h3200,
		x__h3216,
		x__h3249,
		x__h3251,
		y__h2704,
		y__h2706,
		y__h2770,
		y__h2772,
		y__h2836,
		y__h2838,
		y__h2902,
		y__h2904,
		y__h29112,
		y__h29114,
		y__h29178,
		y__h29180,
		y__h29244,
		y__h29246,
		y__h29310,
		y__h29312,
		y__h29376,
		y__h29378,
		y__h29659,
		y__h29661,
		y__h2968,
		y__h2970,
		y__h3250,
		y__h3252;
  wire [30 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920,
		IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922;
  wire [29 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696;
  wire [28 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919;
  wire [27 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578;
  wire [26 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918;
  wire [25 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694;
  wire [24 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917;
  wire [23 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576;
  wire [22 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709,
		prod_mant__h18651;
  wire [21 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692;
  wire [20 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708;
  wire [19 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574;
  wire [18 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707;
  wire [17 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690;
  wire [16 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706;
  wire [15 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572;
  wire [14 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705;
  wire [13 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688;
  wire [12 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911,
		IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704;
  wire [11 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687,
		_1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836,
		_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277,
		rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011,
		rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570;
  wire [10 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710,
		IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910,
		INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144,
		INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703;
  wire [9 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686;
  wire [8 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909,
	       IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702;
  wire [7 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012,
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387,
	       IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685,
	       INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009,
	       INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568,
	       INV_rg_c_BITS_30_TO_23__q14,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275,
	       prod_exp__h18655,
	       rg_a_BITS_7_TO_0__q34,
	       rg_b_BITS_7_TO_0__q1,
	       x__h38240;
  wire [6 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350,
	       x__h54222;
  wire [5 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684,
	       INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008,
	       INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386;
  wire [4 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349;
  wire [3 : 0] IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273;
  wire [2 : 0] IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348;
  wire IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435,
       INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
       INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
       INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
       INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
       INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
       INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
       INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
       INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
       NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154,
       _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328,
       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439,
       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713,
       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233,
       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882,
       _theResult_____3_snd__h70077,
       _theResult_____3_snd__h70082,
       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901,
       rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16,
       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460,
       sign___1__h1562,
       sign_a__h18597,
       x_BIT_0__BIT_0___h45620,
       x_BIT_0__BIT_0___h61599,
       x__h100085,
       x__h100237,
       x__h100389,
       x__h100541,
       x__h100693,
       x__h100845,
       x__h100997,
       x__h101149,
       x__h101301,
       x__h101453,
       x__h101605,
       x__h105479,
       x__h105481,
       x__h105625,
       x__h105627,
       x__h105776,
       x__h105778,
       x__h105821,
       x__h105926,
       x__h105928,
       x__h105971,
       x__h106076,
       x__h106078,
       x__h106121,
       x__h106226,
       x__h106228,
       x__h106271,
       x__h106376,
       x__h106378,
       x__h106421,
       x__h106526,
       x__h106528,
       x__h106571,
       x__h114969,
       x__h115121,
       x__h11513,
       x__h115166,
       x__h115272,
       x__h115317,
       x__h115423,
       x__h115468,
       x__h115574,
       x__h115619,
       x__h115725,
       x__h115770,
       x__h115876,
       x__h115921,
       x__h116072,
       x__h116223,
       x__h116374,
       x__h116525,
       x__h116676,
       x__h11668,
       x__h116827,
       x__h116978,
       x__h117129,
       x__h11715,
       x__h117280,
       x__h117431,
       x__h117582,
       x__h117733,
       x__h117884,
       x__h118035,
       x__h118186,
       x__h11822,
       x__h118337,
       x__h118488,
       x__h118639,
       x__h11869,
       x__h118790,
       x__h118941,
       x__h119092,
       x__h119243,
       x__h119349,
       x__h119394,
       x__h11976,
       x__h12023,
       x__h12130,
       x__h12177,
       x__h122724,
       x__h12284,
       x__h122877,
       x__h123030,
       x__h123183,
       x__h12331,
       x__h123336,
       x__h123489,
       x__h123642,
       x__h123795,
       x__h123948,
       x__h124101,
       x__h124254,
       x__h12438,
       x__h124407,
       x__h124560,
       x__h124713,
       x__h12485,
       x__h124866,
       x__h125019,
       x__h125172,
       x__h125325,
       x__h125478,
       x__h125631,
       x__h125784,
       x__h12592,
       x__h125937,
       x__h12639,
       x__h12746,
       x__h12793,
       x__h12900,
       x__h12947,
       x__h13054,
       x__h13101,
       x__h131311,
       x__h131463,
       x__h131615,
       x__h131767,
       x__h131919,
       x__h132071,
       x__h13208,
       x__h132223,
       x__h132375,
       x__h132527,
       x__h13255,
       x__h132679,
       x__h132831,
       x__h132983,
       x__h133135,
       x__h133287,
       x__h133439,
       x__h133591,
       x__h13362,
       x__h133743,
       x__h133895,
       x__h134047,
       x__h13409,
       x__h134199,
       x__h134351,
       x__h134503,
       x__h134655,
       x__h134807,
       x__h134959,
       x__h135111,
       x__h13516,
       x__h135263,
       x__h135415,
       x__h135567,
       x__h13563,
       x__h13670,
       x__h13717,
       x__h13824,
       x__h13871,
       x__h139630,
       x__h13978,
       x__h139785,
       x__h139832,
       x__h139939,
       x__h139986,
       x__h140093,
       x__h140140,
       x__h140247,
       x__h14025,
       x__h140294,
       x__h140401,
       x__h140448,
       x__h140555,
       x__h140602,
       x__h140709,
       x__h140756,
       x__h140863,
       x__h140910,
       x__h141017,
       x__h141064,
       x__h141171,
       x__h141218,
       x__h14132,
       x__h141325,
       x__h141372,
       x__h141479,
       x__h141526,
       x__h141633,
       x__h141680,
       x__h141787,
       x__h14179,
       x__h141834,
       x__h141941,
       x__h141988,
       x__h142095,
       x__h142142,
       x__h142249,
       x__h142296,
       x__h142403,
       x__h142450,
       x__h142557,
       x__h142604,
       x__h142711,
       x__h142758,
       x__h14286,
       x__h142865,
       x__h142912,
       x__h143019,
       x__h143066,
       x__h143173,
       x__h143220,
       x__h143327,
       x__h14333,
       x__h143374,
       x__h143481,
       x__h143528,
       x__h143635,
       x__h143682,
       x__h143789,
       x__h143836,
       x__h143943,
       x__h143990,
       x__h144249,
       x__h14440,
       x__h14487,
       x__h14594,
       x__h14641,
       x__h1474,
       x__h14748,
       x__h14795,
       x__h148037,
       x__h148187,
       x__h148342,
       x__h148389,
       x__h148496,
       x__h148543,
       x__h148650,
       x__h148697,
       x__h148804,
       x__h148851,
       x__h148958,
       x__h149005,
       x__h14902,
       x__h149112,
       x__h149159,
       x__h149266,
       x__h149313,
       x__h149420,
       x__h149467,
       x__h14949,
       x__h149574,
       x__h149621,
       x__h149728,
       x__h149775,
       x__h149882,
       x__h149929,
       x__h150036,
       x__h150083,
       x__h150190,
       x__h150237,
       x__h150344,
       x__h150391,
       x__h150498,
       x__h150545,
       x__h15056,
       x__h150652,
       x__h150699,
       x__h150806,
       x__h150853,
       x__h150960,
       x__h151007,
       x__h15103,
       x__h151114,
       x__h151161,
       x__h151268,
       x__h151315,
       x__h151422,
       x__h151469,
       x__h151576,
       x__h151623,
       x__h151730,
       x__h151777,
       x__h151884,
       x__h151931,
       x__h152038,
       x__h152085,
       x__h15210,
       x__h152192,
       x__h152239,
       x__h152346,
       x__h152393,
       x__h152500,
       x__h152547,
       x__h15257,
       x__h152806,
       x__h15364,
       x__h15411,
       x__h15518,
       x__h15565,
       x__h156595,
       x__h15672,
       x__h156745,
       x__h156900,
       x__h156947,
       x__h157054,
       x__h157101,
       x__h15719,
       x__h157208,
       x__h157255,
       x__h157362,
       x__h157409,
       x__h157516,
       x__h157563,
       x__h157670,
       x__h157717,
       x__h157824,
       x__h157871,
       x__h157978,
       x__h158025,
       x__h158132,
       x__h158179,
       x__h15826,
       x__h158286,
       x__h158333,
       x__h158440,
       x__h158487,
       x__h158594,
       x__h158641,
       x__h15873,
       x__h158748,
       x__h158795,
       x__h158902,
       x__h158949,
       x__h159056,
       x__h159103,
       x__h159210,
       x__h159257,
       x__h159364,
       x__h159411,
       x__h159518,
       x__h159565,
       x__h159672,
       x__h159719,
       x__h15980,
       x__h159826,
       x__h159873,
       x__h159980,
       x__h160027,
       x__h160134,
       x__h160181,
       x__h16027,
       x__h160288,
       x__h160335,
       x__h160442,
       x__h160489,
       x__h160596,
       x__h160643,
       x__h160750,
       x__h160797,
       x__h160904,
       x__h160951,
       x__h161058,
       x__h161105,
       x__h161364,
       x__h165597,
       x__h165747,
       x__h165897,
       x__h166047,
       x__h166197,
       x__h166347,
       x__h166497,
       x__h166647,
       x__h166797,
       x__h166947,
       x__h167097,
       x__h167247,
       x__h167397,
       x__h167547,
       x__h167697,
       x__h167847,
       x__h167997,
       x__h168147,
       x__h168297,
       x__h168447,
       x__h168597,
       x__h174839,
       x__h174989,
       x__h175139,
       x__h175289,
       x__h175439,
       x__h175589,
       x__h182251,
       x__h182401,
       x__h182551,
       x__h182701,
       x__h182851,
       x__h183001,
       x__h183151,
       x__h183301,
       x__h21143,
       x__h21294,
       x__h21339,
       x__h21444,
       x__h21489,
       x__h21594,
       x__h21639,
       x__h21744,
       x__h21789,
       x__h21894,
       x__h21939,
       x__h22089,
       x__h2485,
       x__h30397,
       x__h30550,
       x__h30596,
       x__h30702,
       x__h30748,
       x__h30854,
       x__h30900,
       x__h31006,
       x__h31052,
       x__h31158,
       x__h31204,
       x__h31310,
       x__h31356,
       x__h31462,
       x__h31508,
       x__h31614,
       x__h31660,
       x__h31766,
       x__h31812,
       x__h31918,
       x__h31964,
       x__h32070,
       x__h32116,
       x__h32222,
       x__h32268,
       x__h32420,
       x__h3844,
       x__h39060,
       x__h39210,
       x__h39360,
       x__h39510,
       x__h39660,
       x__h39810,
       x__h3999,
       x__h4046,
       x__h4153,
       x__h4200,
       x__h4307,
       x__h4354,
       x__h4461,
       x__h4508,
       x__h46148,
       x__h4615,
       x__h46150,
       x__h46296,
       x__h46298,
       x__h46449,
       x__h46451,
       x__h46495,
       x__h46601,
       x__h46603,
       x__h4662,
       x__h46647,
       x__h46753,
       x__h46755,
       x__h46799,
       x__h46905,
       x__h46907,
       x__h46951,
       x__h47057,
       x__h47059,
       x__h47103,
       x__h47211,
       x__h47255,
       x__h4769,
       x__h4816,
       x__h4923,
       x__h4970,
       x__h5077,
       x__h5124,
       x__h5231,
       x__h5278,
       x__h5385,
       x__h5432,
       x__h55042,
       x__h55192,
       x__h55342,
       x__h5539,
       x__h55492,
       x__h55642,
       x__h5586,
       x__h5693,
       x__h5740,
       x__h5847,
       x__h5894,
       x__h6001,
       x__h6048,
       x__h6155,
       x__h6202,
       x__h63026,
       x__h6309,
       x__h63366,
       x__h63516,
       x__h6356,
       x__h63666,
       x__h63816,
       x__h63966,
       x__h64116,
       x__h64266,
       x__h6463,
       x__h6510,
       x__h6617,
       x__h6664,
       x__h6771,
       x__h6818,
       x__h6925,
       x__h6972,
       x__h7079,
       x__h7126,
       x__h71572,
       x__h71718,
       x__h71869,
       x__h71914,
       x__h72019,
       x__h72064,
       x__h72169,
       x__h72214,
       x__h72319,
       x__h7233,
       x__h72364,
       x__h72469,
       x__h72514,
       x__h72619,
       x__h72664,
       x__h7280,
       x__h7387,
       x__h7434,
       x__h7541,
       x__h7588,
       x__h7695,
       x__h7742,
       x__h7849,
       x__h7896,
       x__h8003,
       x__h8050,
       x__h81007,
       x__h81159,
       x__h81204,
       x__h81310,
       x__h81355,
       x__h81461,
       x__h81506,
       x__h8157,
       x__h81612,
       x__h81657,
       x__h81763,
       x__h81808,
       x__h81914,
       x__h81959,
       x__h8204,
       x__h82110,
       x__h82261,
       x__h82412,
       x__h82563,
       x__h82714,
       x__h82865,
       x__h83016,
       x__h8311,
       x__h83167,
       x__h83318,
       x__h83469,
       x__h8358,
       x__h83620,
       x__h83771,
       x__h83922,
       x__h84073,
       x__h84224,
       x__h84375,
       x__h84526,
       x__h84677,
       x__h84828,
       x__h84979,
       x__h85130,
       x__h85281,
       x__h85387,
       x__h85432,
       x__h88762,
       x__h88915,
       x__h89068,
       x__h89221,
       x__h89374,
       x__h89527,
       x__h89680,
       x__h89833,
       x__h89986,
       x__h90139,
       x__h90292,
       x__h90445,
       x__h90598,
       x__h90751,
       x__h90904,
       x__h91057,
       x__h91210,
       x__h91363,
       x__h91516,
       x__h91669,
       x__h91822,
       x__h91975,
       x__h97349,
       x__h97501,
       x__h97653,
       x__h97805,
       x__h97957,
       x__h98109,
       x__h98261,
       x__h98413,
       x__h98565,
       x__h98717,
       x__h98869,
       x__h99021,
       x__h99173,
       x__h99325,
       x__h99477,
       x__h99629,
       x__h99781,
       x__h99933,
       y__h105480,
       y__h105626,
       y__h105671,
       y__h105777,
       y__h105822,
       y__h105927,
       y__h105972,
       y__h106077,
       y__h106122,
       y__h106227,
       y__h106272,
       y__h106377,
       y__h106422,
       y__h106527,
       y__h106572,
       y__h114342,
       y__h114970,
       y__h115015,
       y__h115122,
       y__h11514,
       y__h115167,
       y__h115273,
       y__h115318,
       y__h115424,
       y__h115469,
       y__h115575,
       y__h11561,
       y__h115620,
       y__h115726,
       y__h115771,
       y__h115877,
       y__h115922,
       y__h116028,
       y__h116179,
       y__h116330,
       y__h116481,
       y__h116632,
       y__h11669,
       y__h116783,
       y__h116934,
       y__h117085,
       y__h11716,
       y__h117236,
       y__h117387,
       y__h117538,
       y__h117689,
       y__h117840,
       y__h117991,
       y__h118142,
       y__h11823,
       y__h118293,
       y__h118444,
       y__h118595,
       y__h11870,
       y__h118746,
       y__h118897,
       y__h119048,
       y__h119199,
       y__h119350,
       y__h11977,
       y__h12024,
       y__h12131,
       y__h12178,
       y__h122525,
       y__h122571,
       y__h122679,
       y__h122725,
       y__h122832,
       y__h12285,
       y__h122878,
       y__h122985,
       y__h123031,
       y__h123138,
       y__h123184,
       y__h123291,
       y__h12332,
       y__h123337,
       y__h123444,
       y__h123490,
       y__h123597,
       y__h123643,
       y__h123750,
       y__h123796,
       y__h123903,
       y__h123949,
       y__h124056,
       y__h124102,
       y__h124209,
       y__h124255,
       y__h124362,
       y__h12439,
       y__h124408,
       y__h124515,
       y__h124561,
       y__h124668,
       y__h124714,
       y__h124821,
       y__h12486,
       y__h124867,
       y__h124974,
       y__h125020,
       y__h125127,
       y__h125173,
       y__h125280,
       y__h125326,
       y__h125433,
       y__h125479,
       y__h125586,
       y__h125632,
       y__h125739,
       y__h125785,
       y__h12593,
       y__h125938,
       y__h12640,
       y__h12747,
       y__h12794,
       y__h12901,
       y__h12948,
       y__h130446,
       y__h13055,
       y__h130967,
       y__h13102,
       y__h13209,
       y__h13256,
       y__h13363,
       y__h13410,
       y__h13517,
       y__h13564,
       y__h13671,
       y__h13718,
       y__h13825,
       y__h13872,
       y__h139631,
       y__h139678,
       y__h139786,
       y__h13979,
       y__h139833,
       y__h139940,
       y__h139987,
       y__h140094,
       y__h140141,
       y__h140248,
       y__h14026,
       y__h140295,
       y__h140402,
       y__h140449,
       y__h140556,
       y__h140603,
       y__h140710,
       y__h140757,
       y__h140864,
       y__h140911,
       y__h141018,
       y__h141065,
       y__h141172,
       y__h141219,
       y__h141326,
       y__h14133,
       y__h141373,
       y__h141480,
       y__h141527,
       y__h141634,
       y__h141681,
       y__h141788,
       y__h14180,
       y__h141835,
       y__h141942,
       y__h141989,
       y__h142096,
       y__h142143,
       y__h142250,
       y__h142297,
       y__h142404,
       y__h142451,
       y__h142558,
       y__h142605,
       y__h142712,
       y__h142759,
       y__h142866,
       y__h14287,
       y__h142913,
       y__h143020,
       y__h143067,
       y__h143174,
       y__h143221,
       y__h143328,
       y__h14334,
       y__h143375,
       y__h143482,
       y__h143529,
       y__h143636,
       y__h143683,
       y__h143790,
       y__h143837,
       y__h143944,
       y__h143991,
       y__h144250,
       y__h14441,
       y__h14488,
       y__h14595,
       y__h14642,
       y__h14749,
       y__h1475,
       y__h14796,
       y__h148038,
       y__h148188,
       y__h148235,
       y__h148343,
       y__h148390,
       y__h148497,
       y__h148544,
       y__h148651,
       y__h148698,
       y__h148805,
       y__h148852,
       y__h148959,
       y__h149006,
       y__h14903,
       y__h149113,
       y__h149160,
       y__h149267,
       y__h149314,
       y__h149421,
       y__h149468,
       y__h14950,
       y__h149575,
       y__h149622,
       y__h149729,
       y__h149776,
       y__h149883,
       y__h149930,
       y__h150037,
       y__h150084,
       y__h150191,
       y__h150238,
       y__h150345,
       y__h150392,
       y__h150499,
       y__h150546,
       y__h15057,
       y__h150653,
       y__h150700,
       y__h150807,
       y__h150854,
       y__h150961,
       y__h151008,
       y__h15104,
       y__h151115,
       y__h151162,
       y__h151269,
       y__h151316,
       y__h151423,
       y__h151470,
       y__h151577,
       y__h151624,
       y__h151731,
       y__h151778,
       y__h151885,
       y__h151932,
       y__h152039,
       y__h152086,
       y__h15211,
       y__h152193,
       y__h152240,
       y__h152347,
       y__h152394,
       y__h152501,
       y__h152548,
       y__h15258,
       y__h152807,
       y__h15365,
       y__h15412,
       y__h15519,
       y__h15566,
       y__h156596,
       y__h15673,
       y__h156746,
       y__h156793,
       y__h156901,
       y__h156948,
       y__h157055,
       y__h157102,
       y__h15720,
       y__h157209,
       y__h157256,
       y__h157363,
       y__h157410,
       y__h157517,
       y__h157564,
       y__h157671,
       y__h157718,
       y__h157825,
       y__h157872,
       y__h157979,
       y__h158026,
       y__h158133,
       y__h158180,
       y__h15827,
       y__h158287,
       y__h158334,
       y__h158441,
       y__h158488,
       y__h158595,
       y__h158642,
       y__h15874,
       y__h158749,
       y__h158796,
       y__h158903,
       y__h158950,
       y__h159057,
       y__h159104,
       y__h159211,
       y__h159258,
       y__h159365,
       y__h159412,
       y__h159519,
       y__h159566,
       y__h159673,
       y__h159720,
       y__h15981,
       y__h159827,
       y__h159874,
       y__h159981,
       y__h160028,
       y__h160135,
       y__h160182,
       y__h16028,
       y__h160289,
       y__h160336,
       y__h160443,
       y__h160490,
       y__h160597,
       y__h160644,
       y__h160751,
       y__h160798,
       y__h160905,
       y__h160952,
       y__h161059,
       y__h161106,
       y__h161365,
       y__h182101,
       y__h182252,
       y__h182402,
       y__h182552,
       y__h182702,
       y__h182852,
       y__h183002,
       y__h183152,
       y__h21144,
       y__h21189,
       y__h21295,
       y__h21340,
       y__h21445,
       y__h21490,
       y__h21595,
       y__h21640,
       y__h21745,
       y__h21790,
       y__h21895,
       y__h21940,
       y__h22090,
       y__h2486,
       y__h30398,
       y__h30444,
       y__h30551,
       y__h30597,
       y__h30703,
       y__h30749,
       y__h30855,
       y__h30901,
       y__h31007,
       y__h31053,
       y__h31159,
       y__h31205,
       y__h31311,
       y__h31357,
       y__h31463,
       y__h31509,
       y__h31615,
       y__h31661,
       y__h31767,
       y__h31813,
       y__h31919,
       y__h31965,
       y__h32071,
       y__h32117,
       y__h32223,
       y__h32269,
       y__h32421,
       y__h3845,
       y__h3892,
       y__h4000,
       y__h4047,
       y__h4154,
       y__h4201,
       y__h4308,
       y__h4355,
       y__h4462,
       y__h4509,
       y__h46149,
       y__h4616,
       y__h46297,
       y__h46343,
       y__h46450,
       y__h46496,
       y__h46602,
       y__h4663,
       y__h46648,
       y__h46754,
       y__h46800,
       y__h46906,
       y__h46952,
       y__h47058,
       y__h47104,
       y__h47256,
       y__h4770,
       y__h4817,
       y__h4924,
       y__h4971,
       y__h5078,
       y__h5125,
       y__h5232,
       y__h5279,
       y__h5386,
       y__h5433,
       y__h54892,
       y__h55043,
       y__h55193,
       y__h55343,
       y__h5540,
       y__h55493,
       y__h55643,
       y__h5587,
       y__h5694,
       y__h5741,
       y__h5848,
       y__h5895,
       y__h6002,
       y__h6049,
       y__h6156,
       y__h6203,
       y__h63027,
       y__h6310,
       y__h63216,
       y__h63367,
       y__h63517,
       y__h6357,
       y__h63667,
       y__h63817,
       y__h63967,
       y__h64117,
       y__h6464,
       y__h6511,
       y__h6618,
       y__h6665,
       y__h6772,
       y__h6819,
       y__h6926,
       y__h6973,
       y__h7080,
       y__h7127,
       y__h71573,
       y__h71719,
       y__h71721,
       y__h71764,
       y__h71870,
       y__h71872,
       y__h71915,
       y__h72020,
       y__h72022,
       y__h72065,
       y__h72170,
       y__h72172,
       y__h72215,
       y__h72320,
       y__h72322,
       y__h7234,
       y__h72365,
       y__h72470,
       y__h72472,
       y__h72515,
       y__h72620,
       y__h72622,
       y__h72665,
       y__h7281,
       y__h7388,
       y__h7435,
       y__h7542,
       y__h7589,
       y__h7696,
       y__h7743,
       y__h7850,
       y__h7897,
       y__h8004,
       y__h80380,
       y__h8051,
       y__h81008,
       y__h81053,
       y__h81160,
       y__h81205,
       y__h81311,
       y__h81356,
       y__h81462,
       y__h81507,
       y__h8158,
       y__h81613,
       y__h81658,
       y__h81764,
       y__h81809,
       y__h81915,
       y__h81960,
       y__h8205,
       y__h82066,
       y__h82217,
       y__h82368,
       y__h82519,
       y__h82670,
       y__h82821,
       y__h82972,
       y__h8312,
       y__h83123,
       y__h83274,
       y__h83425,
       y__h83576,
       y__h8359,
       y__h83727,
       y__h83878,
       y__h84029,
       y__h84180,
       y__h84331,
       y__h84482,
       y__h84633,
       y__h84784,
       y__h84935,
       y__h85086,
       y__h85237,
       y__h85388,
       y__h88563,
       y__h88609,
       y__h88717,
       y__h88763,
       y__h88870,
       y__h88916,
       y__h89023,
       y__h89069,
       y__h89176,
       y__h89222,
       y__h89329,
       y__h89375,
       y__h89482,
       y__h89528,
       y__h89635,
       y__h89681,
       y__h89788,
       y__h89834,
       y__h89941,
       y__h89987,
       y__h90094,
       y__h90140,
       y__h90247,
       y__h90293,
       y__h90400,
       y__h90446,
       y__h90553,
       y__h90599,
       y__h90706,
       y__h90752,
       y__h90859,
       y__h90905,
       y__h91012,
       y__h91058,
       y__h91165,
       y__h91211,
       y__h91318,
       y__h91364,
       y__h91471,
       y__h91517,
       y__h91624,
       y__h91670,
       y__h91777,
       y__h91823,
       y__h91976,
       y__h96484,
       y__h97005;

  // action method start
  assign RDY_start = 1'd1 ;
  assign CAN_FIRE_start = 1'd1 ;
  assign WILL_FIRE_start = EN_start ;

  // value method get_result
  assign get_result = rg_out ;
  assign RDY_get_result = rg_out_valid ;

  // value method get_result_ready
  assign get_result_ready = rg_out_valid ;
  assign RDY_get_result_ready = rg_out_valid ;

  // rule RL_r1_mac
  assign CAN_FIRE_RL_r1_mac = rg_inp_valid ;
  assign WILL_FIRE_RL_r1_mac = rg_inp_valid ;

  // rule RL_rg_inp_valid__dreg_update
  assign CAN_FIRE_RL_rg_inp_valid__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_inp_valid__dreg_update = 1'd1 ;

  // rule RL_rg_out_valid__dreg_update
  assign CAN_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_out_valid__dreg_update = 1'd1 ;

  // register rg_a
  assign rg_a_D_IN = start_a ;
  assign rg_a_EN = EN_start ;

  // register rg_b
  assign rg_b_D_IN = start_b ;
  assign rg_b_EN = EN_start ;

  // register rg_c
  assign rg_c_D_IN = start_c ;
  assign rg_c_EN = EN_start ;

  // register rg_inp_valid
  assign rg_inp_valid_D_IN = EN_start ;
  assign rg_inp_valid_EN = 1'd1 ;

  // register rg_out
  assign rg_out_D_IN =
	     rg_s ?
	       acc2__h562 :
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697 ;
  assign rg_out_EN = rg_inp_valid ;

  // register rg_out_valid
  assign rg_out_valid_D_IN = rg_inp_valid ;
  assign rg_out_valid_EN = 1'd1 ;

  // register rg_s
  assign rg_s_D_IN = start_s ;
  assign rg_s_EN = EN_start ;

  // remaining internal signals
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 =
	     mant_a_adj__h18606 < mant_b_adj__h18608 ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506 =
	     { y__h139833 ^ x__h139832,
	       y__h139678 ^
	       IF_mant_a_adj8606_BIT_0_AND_mant_b_adj8608_BIT_ETC__q26[1],
	       mant_a_adj__h18606[0] ^ mant_b_adj__h18608[0] } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507 =
	     { y__h140141 ^ x__h140140,
	       y__h139987 ^ x__h139986,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1506 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508 =
	     { y__h140449 ^ x__h140448,
	       y__h140295 ^ x__h140294,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1507 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509 =
	     { y__h140757 ^ x__h140756,
	       y__h140603 ^ x__h140602,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1508 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510 =
	     { y__h141065 ^ x__h141064,
	       y__h140911 ^ x__h140910,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1509 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511 =
	     { y__h141373 ^ x__h141372,
	       y__h141219 ^ x__h141218,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1510 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512 =
	     { y__h141681 ^ x__h141680,
	       y__h141527 ^ x__h141526,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1511 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513 =
	     { y__h141989 ^ x__h141988,
	       y__h141835 ^ x__h141834,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1512 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514 =
	     { y__h142297 ^ x__h142296,
	       y__h142143 ^ x__h142142,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1513 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515 =
	     { y__h142605 ^ x__h142604,
	       y__h142451 ^ x__h142450,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1514 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516 =
	     { y__h142913 ^ x__h142912,
	       y__h142759 ^ x__h142758,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1515 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517 =
	     { y__h143221 ^ x__h143220,
	       y__h143067 ^ x__h143066,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1516 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518 =
	     { y__h143529 ^ x__h143528,
	       y__h143375 ^ x__h143374,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1517 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519 =
	     { y__h143837 ^ x__h143836,
	       y__h143683 ^ x__h143682,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1518 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520 =
	     { x__h144249 ^ y__h144250,
	       y__h143991 ^ x__h143990,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1519 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706 =
	     { y__h156948 ^ x__h156947,
	       y__h156793 ^ IF_x56595_OR_y56596_THEN_3_ELSE_1__q28[1],
	       ~y__h156596 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707 =
	     { y__h157256 ^ x__h157255,
	       y__h157102 ^ x__h157101,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1706 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708 =
	     { y__h157564 ^ x__h157563,
	       y__h157410 ^ x__h157409,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1707 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709 =
	     { y__h157872 ^ x__h157871,
	       y__h157718 ^ x__h157717,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1708 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710 =
	     { y__h158180 ^ x__h158179,
	       y__h158026 ^ x__h158025,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1709 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711 =
	     { y__h158488 ^ x__h158487,
	       y__h158334 ^ x__h158333,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1710 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712 =
	     { y__h158796 ^ x__h158795,
	       y__h158642 ^ x__h158641,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1711 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713 =
	     { y__h159104 ^ x__h159103,
	       y__h158950 ^ x__h158949,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1712 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714 =
	     { y__h159412 ^ x__h159411,
	       y__h159258 ^ x__h159257,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1713 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715 =
	     { y__h159720 ^ x__h159719,
	       y__h159566 ^ x__h159565,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1714 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716 =
	     { y__h160028 ^ x__h160027,
	       y__h159874 ^ x__h159873,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1715 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717 =
	     { y__h160336 ^ x__h160335,
	       y__h160182 ^ x__h160181,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1716 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718 =
	     { y__h160644 ^ x__h160643,
	       y__h160490 ^ x__h160489,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1717 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719 =
	     { y__h160952 ^ x__h160951,
	       y__h160798 ^ x__h160797,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1718 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720 =
	     { x__h161364 ^ y__h161365,
	       y__h161106 ^ x__h161105,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1719 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906 =
	     { y__h148390 ^ x__h148389,
	       y__h148235 ^ IF_x48037_OR_y48038_THEN_3_ELSE_1__q27[1],
	       ~y__h148038 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907 =
	     { y__h148698 ^ x__h148697,
	       y__h148544 ^ x__h148543,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1906 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908 =
	     { y__h149006 ^ x__h149005,
	       y__h148852 ^ x__h148851,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1907 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909 =
	     { y__h149314 ^ x__h149313,
	       y__h149160 ^ x__h149159,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1908 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910 =
	     { y__h149622 ^ x__h149621,
	       y__h149468 ^ x__h149467,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1909 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911 =
	     { y__h149930 ^ x__h149929,
	       y__h149776 ^ x__h149775,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1910 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912 =
	     { y__h150238 ^ x__h150237,
	       y__h150084 ^ x__h150083,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1911 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913 =
	     { y__h150546 ^ x__h150545,
	       y__h150392 ^ x__h150391,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1912 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914 =
	     { y__h150854 ^ x__h150853,
	       y__h150700 ^ x__h150699,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1913 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915 =
	     { y__h151162 ^ x__h151161,
	       y__h151008 ^ x__h151007,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1914 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916 =
	     { y__h151470 ^ x__h151469,
	       y__h151316 ^ x__h151315,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1915 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917 =
	     { y__h151778 ^ x__h151777,
	       y__h151624 ^ x__h151623,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1916 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918 =
	     { y__h152086 ^ x__h152085,
	       y__h151932 ^ x__h151931,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1917 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919 =
	     { y__h152394 ^ x__h152393,
	       y__h152240 ^ x__h152239,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1918 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920 =
	     { x__h152806 ^ y__h152807,
	       y__h152548 ^ x__h152547,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1919 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       rg_c[30:23] :
	       prod_exp__h18655 ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056 =
	     { y__h182252 ^ x__h182251,
	       y__h182101 ^
	       IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31[1],
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057 =
	     { y__h182552 ^ x__h182551,
	       y__h182402 ^ x__h182401,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2056 } ;
  assign IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058 =
	     { y__h182852 ^ x__h182851,
	       y__h182702 ^ x__h182701,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2057 } ;
  assign IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[0] ?
	       33'd3 :
	       33'd1 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ||
	      _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 &&
	      { x_BIT_0__BIT_0___h45620,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      8'b01000000 &&
	      y__h64117) ?
	       32'hFFFFFF81 :
	       32'hFFFFFF80 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356 =
	     (x_BIT_0__BIT_0___h45620 &&
	      { x_BIT_0__BIT_0___h61599,
		x_BIT_0__BIT_0___h45620,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      9'b010000000) ?
	       { 24'd0,
		 x__h55642 & y__h55643,
		 _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350 } :
	       fraction___2__h53284 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387 =
	     { y__h64117 ^ x__h64116,
	       y__h63967 ^ x__h63966,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386 } ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ?
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d356 :
	       _theResult_____2_fst__h37270 ;
  assign IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[1] &
	      _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[0]) ?
	       33'd4 :
	       33'd0 ;
  assign IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059 =
	     { y__h183152 ^ x__h183151,
	       y__h183002 ^ x__h183001,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2058 } ;
  assign IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392 =
	     y__h64117 ?
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d387 :
	       { y__h63967,
		 y__h63817,
		 y__h63667,
		 y__h63517,
		 y__h63367,
		 y__h63216,
		 x__h63026,
		 y__h63027 } ;
  assign IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42 =
	     (IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[0] &
	      IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43 =
	     (IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[0] &
	      rg_c[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066 =
	     _theResult_____2__h163818[23] ?
	       { 21'd0,
		 x__h183301,
		 IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC___d2059 } :
	       { 22'd0,
		 y__h183152,
		 y__h183002,
		 y__h182852,
		 y__h182702,
		 y__h182552,
		 y__h182402,
		 y__h182252,
		 y__h182101,
		 ~IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0] } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[7] ?
	       product__h2615 :
	       cin__h2618 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[7] ?
	       carry__h2616 :
	       b__h2617 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373 =
	     x__h2485 ^ y__h2486 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375 =
	     y__h8359 ^ x__h8358 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377 =
	     y__h8205 ^ x__h8204 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379 =
	     y__h8051 ^ x__h8050 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381 =
	     y__h7897 ^ x__h7896 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383 =
	     y__h7743 ^ x__h7742 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385 =
	     y__h7589 ^ x__h7588 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387 =
	     y__h7435 ^ x__h7434 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389 =
	     y__h7281 ^ x__h7280 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391 =
	     y__h7127 ^ x__h7126 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393 =
	     y__h6973 ^ x__h6972 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395 =
	     y__h6819 ^ x__h6818 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397 =
	     y__h6665 ^ x__h6664 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399 =
	     y__h6511 ^ x__h6510 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401 =
	     y__h6357 ^ x__h6356 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403 =
	     y__h6203 ^ x__h6202 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405 =
	     y__h6049 ^ x__h6048 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407 =
	     y__h5895 ^ x__h5894 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409 =
	     y__h5741 ^ x__h5740 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411 =
	     y__h5587 ^ x__h5586 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413 =
	     y__h5433 ^ x__h5432 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415 =
	     y__h5279 ^ x__h5278 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417 =
	     y__h5125 ^ x__h5124 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419 =
	     y__h4971 ^ x__h4970 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421 =
	     y__h4817 ^ x__h4816 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423 =
	     y__h4663 ^ x__h4662 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425 =
	     y__h4509 ^ x__h4508 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427 =
	     y__h4355 ^ x__h4354 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429 =
	     y__h4201 ^ x__h4200 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431 =
	     y__h4047 ^ x__h4046 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433 =
	     y__h3892 ^
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42[1] ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[0] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[0] ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470 =
	     (b__h1500[7] ?
		sign___1__h1562 :
		SEXT_rg_a_BITS_7_TO_0_079___d2080[7]) ?
	       product___1__h1618 :
	       product__h1509 ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683 =
	     { y__h11870 ^ x__h11869,
	       y__h11716 ^ x__h11715,
	       y__h11561 ^
	       IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43[1],
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[0] ^
	       rg_c[0] } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684 =
	     { y__h12178 ^ x__h12177,
	       y__h12024 ^ x__h12023,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2683 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685 =
	     { y__h12486 ^ x__h12485,
	       y__h12332 ^ x__h12331,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2684 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686 =
	     { y__h12794 ^ x__h12793,
	       y__h12640 ^ x__h12639,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2685 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687 =
	     { y__h13102 ^ x__h13101,
	       y__h12948 ^ x__h12947,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2686 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688 =
	     { y__h13410 ^ x__h13409,
	       y__h13256 ^ x__h13255,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2687 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689 =
	     { y__h13718 ^ x__h13717,
	       y__h13564 ^ x__h13563,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2688 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690 =
	     { y__h14026 ^ x__h14025,
	       y__h13872 ^ x__h13871,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2689 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691 =
	     { y__h14334 ^ x__h14333,
	       y__h14180 ^ x__h14179,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2690 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692 =
	     { y__h14642 ^ x__h14641,
	       y__h14488 ^ x__h14487,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2691 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693 =
	     { y__h14950 ^ x__h14949,
	       y__h14796 ^ x__h14795,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2692 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694 =
	     { y__h15258 ^ x__h15257,
	       y__h15104 ^ x__h15103,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2693 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695 =
	     { y__h15566 ^ x__h15565,
	       y__h15412 ^ x__h15411,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2694 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696 =
	     { y__h15874 ^ x__h15873,
	       y__h15720 ^ x__h15719,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2695 } ;
  assign IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2697 =
	     { x__h1474 ^ y__h1475,
	       y__h16028 ^ x__h16027,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2696 } ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29 =
	     (IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] &
	      IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[24] ?
	       _theResult_____2_fst__h163821 :
	       sum_exp__h18609 ;
  assign IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[24] ?
	       _theResult_____2__h163818 :
	       sum_mant__h188958 ;
  assign IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31 =
	     (~IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[0]) ?
	       33'd2 :
	       33'd0 ;
  assign IF_INV_y05480_THEN_3_ELSE_1__q18 = (~y__h105480) ? 33'd3 : 33'd1 ;
  assign IF_INV_y1573_THEN_3_ELSE_1__q16 = (~y__h71573) ? 33'd3 : 33'd1 ;
  assign IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086 =
	     b__h1500[7] ? b___1__h1561 : b__h1500 ;
  assign IF_mant_a_adj5593_BIT_0_AND_y7005_THEN_2_ELSE_0__q21 =
	     (mant_a_adj__h95593[0] & y__h97005) ? 33'd2 : 33'd0 ;
  assign IF_mant_a_adj8606_BIT_0_AND_mant_b_adj8608_BIT_ETC__q26 =
	     (mant_a_adj__h18606[0] & mant_b_adj__h18608[0]) ? 33'd2 : 33'd0 ;
  assign IF_mant_b_adj29555_BIT_0_AND_y30967_THEN_2_ELSE_0__q22 =
	     (mant_b_adj__h129555[0] & y__h130967) ? 33'd2 : 33'd0 ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922 =
	     rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 ?
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1520 :
	       (IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 ?
		  IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1720 :
		  IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1920) ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[5] ^
	       x__h165897,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[4] ^
	       x__h165747,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[3] ^
	       x__h165597,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[2] ^
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29[1],
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] ^
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[0] } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[9] ^
	       x__h166497,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[8] ^
	       x__h166347,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[7] ^
	       x__h166197,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[6] ^
	       x__h166047,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1997 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[13] ^
	       x__h167097,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[12] ^
	       x__h166947,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[11] ^
	       x__h166797,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[10] ^
	       x__h166647,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1999 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[17] ^
	       x__h167697,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[16] ^
	       x__h167547,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[15] ^
	       x__h167397,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[14] ^
	       x__h167247,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2001 } ;
  assign IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005 =
	     { IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[21] ^
	       x__h168297,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[20] ^
	       x__h168147,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[19] ^
	       x__h167997,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[18] ^
	       x__h167847,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2003 } ;
  assign IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q8 =
	     (rg_a[7] & rg_b[7]) ? 33'd2 : 33'd0 ;
  assign IF_x05479_OR_y05480_THEN_3_ELSE_1__q17 =
	     (x__h105479 | y__h105480) ? 33'd3 : 33'd1 ;
  assign IF_x1572_OR_y1573_THEN_3_ELSE_1__q15 =
	     (x__h71572 | y__h71573) ? 33'd3 : 33'd1 ;
  assign IF_x3026_AND_y3027_THEN_2_ELSE_0__q12 =
	     (x__h63026 & y__h63027) ? 33'd2 : 33'd0 ;
  assign IF_x48037_OR_y48038_THEN_3_ELSE_1__q27 =
	     (x__h148037 | y__h148038) ? 33'd3 : 33'd1 ;
  assign IF_x56595_OR_y56596_THEN_3_ELSE_1__q28 =
	     (x__h156595 | y__h156596) ? 33'd3 : 33'd1 ;
  assign IF_x6148_OR_y6149_THEN_3_ELSE_1__q13 =
	     (x__h46148 | y__h46149) ? 33'd3 : 33'd1 ;
  assign IF_x_BIT_0__BIT_0_1599_THEN_2_ELSE_0__q11 =
	     x_BIT_0__BIT_0___h61599 ? 33'd2 : 33'd0 ;
  assign IF_x_BIT_0__BIT_0_5620_THEN_2_ELSE_0__q10 =
	     x_BIT_0__BIT_0___h45620 ? 33'd2 : 33'd0 ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140 =
	     { y__h122725 ^ x__h122724,
	       y__h122571 ^
	       IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23[1],
	       ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[0] } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141 =
	     { y__h123031 ^ x__h123030,
	       y__h122878 ^ x__h122877,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1140 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142 =
	     { y__h123337 ^ x__h123336,
	       y__h123184 ^ x__h123183,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1141 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143 =
	     { y__h123643 ^ x__h123642,
	       y__h123490 ^ x__h123489,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1142 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144 =
	     { y__h123949 ^ x__h123948,
	       y__h123796 ^ x__h123795,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1143 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145 =
	     { y__h124255 ^ x__h124254,
	       y__h124102 ^ x__h124101,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1144 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146 =
	     { y__h124561 ^ x__h124560,
	       y__h124408 ^ x__h124407,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1145 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147 =
	     { y__h124867 ^ x__h124866,
	       y__h124714 ^ x__h124713,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1146 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148 =
	     { y__h125173 ^ x__h125172,
	       y__h125020 ^ x__h125019,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1147 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149 =
	     { y__h125479 ^ x__h125478,
	       y__h125326 ^ x__h125325,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1148 } ;
  assign INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150 =
	     { y__h125785 ^ x__h125784,
	       y__h125632 ^ x__h125631,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1149 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699 =
	     { y__h88763 ^ x__h88762,
	       y__h88609 ^
	       IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19[1],
	       ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[0] } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700 =
	     { y__h89069 ^ x__h89068,
	       y__h88916 ^ x__h88915,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d699 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701 =
	     { y__h89375 ^ x__h89374,
	       y__h89222 ^ x__h89221,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d700 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702 =
	     { y__h89681 ^ x__h89680,
	       y__h89528 ^ x__h89527,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d701 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703 =
	     { y__h89987 ^ x__h89986,
	       y__h89834 ^ x__h89833,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d702 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704 =
	     { y__h90293 ^ x__h90292,
	       y__h90140 ^ x__h90139,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d703 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705 =
	     { y__h90599 ^ x__h90598,
	       y__h90446 ^ x__h90445,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d704 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706 =
	     { y__h90905 ^ x__h90904,
	       y__h90752 ^ x__h90751,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d705 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707 =
	     { y__h91211 ^ x__h91210,
	       y__h91058 ^ x__h91057,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d706 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708 =
	     { y__h91517 ^ x__h91516,
	       y__h91364 ^ x__h91363,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d707 } ;
  assign INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709 =
	     { y__h91823 ^ x__h91822,
	       y__h91670 ^ x__h91669,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d708 } ;
  assign INV_mant_a_adj8606__q25 = ~mant_a_adj__h18606 ;
  assign INV_mant_b_adj8608__q24 = ~mant_b_adj__h18608 ;
  assign INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003 =
	     y__h115318 ^ x__h115317 ;
  assign INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002 =
	     y__h115469 ^ x__h115468 ;
  assign INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008 =
	     { y__h115620 ^ x__h115619,
	       INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
	       INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
	       INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
	       INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
	       y__h105480 } ;
  assign INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009 =
	     { y__h115922 ^ x__h115921,
	       y__h115771 ^ x__h115770,
	       INV_rg_a_BIT_12_3_XOR_rg_b_1_BIT_12_4_5_XOR_rg_ETC___d1008 } ;
  assign INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005 =
	     y__h115015 ^ IF_INV_y05480_THEN_3_ELSE_1__q18[1] ;
  assign INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004 =
	     y__h115167 ^ x__h115166 ;
  assign INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564 =
	     y__h81053 ^ IF_INV_y1573_THEN_3_ELSE_1__q16[1] ;
  assign INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563 =
	     y__h81205 ^ x__h81204 ;
  assign INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562 =
	     y__h81356 ^ x__h81355 ;
  assign INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561 =
	     y__h81507 ^ x__h81506 ;
  assign INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567 =
	     { y__h81658 ^ x__h81657,
	       INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
	       INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
	       INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
	       INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
	       y__h71573 } ;
  assign INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568 =
	     { y__h81960 ^ x__h81959,
	       y__h81809 ^ x__h81808,
	       INV_rg_c_4_BIT_28_46_XOR_INV_rg_a_BIT_12_3_XOR_ETC___d567 } ;
  assign INV_rg_c_BITS_30_TO_23__q14 = ~rg_c[30:23] ;
  assign NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154 =
	     !_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882 &&
	     { 8'd0,
	       y__h125938 ^ x__h125937,
	       INV_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_ETC___d1150 &
	       rg_c[22:0] } ==
	     32'd0 ;
  assign SEXT_rg_a_BITS_7_TO_0_079___d2080 =
	     { {24{rg_a_BITS_7_TO_0__q34[7]}}, rg_a_BITS_7_TO_0__q34 } ;
  assign _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 =
	     exp_a__h18598 <= exp_b__h18602 ;
  assign _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70146 ;
  assign _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581 =
	     32'b00000000000000000000000000000001 << exp_diff_sub__h70209 ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439 =
	     mant_a__h18600[{ x__h81461,
			      x__h81310,
			      x__h81159,
			      x__h81007,
			      ~y__h71573 }] ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713 =
	     _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d439 &&
	     { 8'd0,
	       y__h91976 ^ x__h91975,
	       INV_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_1_ETC___d709 &
	       prod_mant__h18651 } ==
	     32'd0 ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832 =
	     { mant_a_adj__h95593[3] ^ x__h97501,
	       mant_a_adj__h95593[2] ^ x__h97349,
	       mant_a_adj__h95593[1] ^
	       IF_mant_a_adj5593_BIT_0_AND_y7005_THEN_2_ELSE_0__q21[1],
	       mant_a_adj__h95593[0] ^ y__h97005 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834 =
	     { mant_a_adj__h95593[7] ^ x__h98109,
	       mant_a_adj__h95593[6] ^ x__h97957,
	       mant_a_adj__h95593[5] ^ x__h97805,
	       mant_a_adj__h95593[4] ^ x__h97653,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d832 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836 =
	     { mant_a_adj__h95593[11] ^ x__h98717,
	       mant_a_adj__h95593[10] ^ x__h98565,
	       mant_a_adj__h95593[9] ^ x__h98413,
	       mant_a_adj__h95593[8] ^ x__h98261,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d834 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838 =
	     { mant_a_adj__h95593[15] ^ x__h99325,
	       mant_a_adj__h95593[14] ^ x__h99173,
	       mant_a_adj__h95593[13] ^ x__h99021,
	       mant_a_adj__h95593[12] ^ x__h98869,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d836 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840 =
	     { mant_a_adj__h95593[19] ^ x__h99933,
	       mant_a_adj__h95593[18] ^ x__h99781,
	       mant_a_adj__h95593[17] ^ x__h99629,
	       mant_a_adj__h95593[16] ^ x__h99477,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d838 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842 =
	     { mant_a_adj__h95593[23] ^ x__h100541,
	       mant_a_adj__h95593[22] ^ x__h100389,
	       mant_a_adj__h95593[21] ^ x__h100237,
	       mant_a_adj__h95593[20] ^ x__h100085,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d840 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844 =
	     { mant_a_adj__h95593[27] ^ x__h101149,
	       mant_a_adj__h95593[26] ^ x__h100997,
	       mant_a_adj__h95593[25] ^ x__h100845,
	       mant_a_adj__h95593[24] ^ x__h100693,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d842 } ;
  assign _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846 =
	     { mant_a_adj__h95593[31] ^ y__h96484,
	       mant_a_adj__h95593[30] ^ x__h101605,
	       mant_a_adj__h95593[29] ^ x__h101453,
	       mant_a_adj__h95593[28] ^ x__h101301,
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d844 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147 =
	     x__h29658 | y__h29659 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141 =
	     x__h29028 ^ cin__h29008 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 =
	     y__h32421 ^ x__h32420 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 =
	     y__h31053 ^ x__h31052 ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243 =
	     { y__h30597 ^ x__h30596,
	       y__h30444 ^
	       IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9[2],
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[1] ^
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[0],
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[0] } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 =
	     { y__h30901 ^ x__h30900,
	       y__h30749 ^ x__h30748,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d243 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348 =
	     { y__h55043 ^ x__h55042,
	       y__h54892 ^ IF_x_BIT_0__BIT_0_1599_THEN_2_ELSE_0__q11[1],
	       ~x_BIT_0__BIT_0___h61599 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349 =
	     { y__h55343 ^ x__h55342,
	       y__h55193 ^ x__h55192,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d348 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d350 =
	     { y__h55643 ^ x__h55642,
	       y__h55493 ^ x__h55492,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d349 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385 =
	     { y__h63517 ^ x__h63516,
	       y__h63367 ^ x__h63366,
	       y__h63216 ^ IF_x3026_AND_y3027_THEN_2_ELSE_0__q12[1],
	       x__h63026 ^ y__h63027 } ;
  assign _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d386 =
	     { y__h63817 ^ x__h63816,
	       y__h63667 ^ x__h63666,
	       _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d385 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg_a_BI_ETC___d882 =
	     mant_b__h18604[{ x__h115423,
			      x__h115272,
			      x__h115121,
			      x__h114969,
			      ~y__h105480 }] ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273 =
	     { mant_b_adj__h129555[3] ^ x__h131463,
	       mant_b_adj__h129555[2] ^ x__h131311,
	       mant_b_adj__h129555[1] ^
	       IF_mant_b_adj29555_BIT_0_AND_y30967_THEN_2_ELSE_0__q22[1],
	       mant_b_adj__h129555[0] ^ y__h130967 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275 =
	     { mant_b_adj__h129555[7] ^ x__h132071,
	       mant_b_adj__h129555[6] ^ x__h131919,
	       mant_b_adj__h129555[5] ^ x__h131767,
	       mant_b_adj__h129555[4] ^ x__h131615,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1273 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277 =
	     { mant_b_adj__h129555[11] ^ x__h132679,
	       mant_b_adj__h129555[10] ^ x__h132527,
	       mant_b_adj__h129555[9] ^ x__h132375,
	       mant_b_adj__h129555[8] ^ x__h132223,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1275 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279 =
	     { mant_b_adj__h129555[15] ^ x__h133287,
	       mant_b_adj__h129555[14] ^ x__h133135,
	       mant_b_adj__h129555[13] ^ x__h132983,
	       mant_b_adj__h129555[12] ^ x__h132831,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1277 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281 =
	     { mant_b_adj__h129555[19] ^ x__h133895,
	       mant_b_adj__h129555[18] ^ x__h133743,
	       mant_b_adj__h129555[17] ^ x__h133591,
	       mant_b_adj__h129555[16] ^ x__h133439,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1279 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283 =
	     { mant_b_adj__h129555[23] ^ x__h134503,
	       mant_b_adj__h129555[22] ^ x__h134351,
	       mant_b_adj__h129555[21] ^ x__h134199,
	       mant_b_adj__h129555[20] ^ x__h134047,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1281 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285 =
	     { mant_b_adj__h129555[27] ^ x__h135111,
	       mant_b_adj__h129555[26] ^ x__h134959,
	       mant_b_adj__h129555[25] ^ x__h134807,
	       mant_b_adj__h129555[24] ^ x__h134655,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1283 } ;
  assign _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287 =
	     { mant_b_adj__h129555[31] ^ y__h130446,
	       mant_b_adj__h129555[30] ^ x__h135567,
	       mant_b_adj__h129555[29] ^ x__h135415,
	       mant_b_adj__h129555[28] ^ x__h135263,
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1285 } ;
  assign _theResult_____2__h163818 =
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[1] ?
	       { 8'd0,
		 x__h168597 &
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23],
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23] ^
		 x__h168597,
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22] ^
		 x__h168447,
		 IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d2005 } :
	       mant_mid___1__h163817 ;
  assign _theResult_____2_fst__h163821 =
	     { 1'd0,
	       IF_IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_E_ETC___d2066 } ;
  assign _theResult_____2_fst__h37270 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d233 ?
	       32'b0 :
	       _theResult_____2_fst__h37274 ;
  assign _theResult_____2_fst__h37274 =
	     (_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234 &&
	      { x_BIT_0__BIT_0___h45620,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d234,
		_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d244 } !=
	      8'b01000000) ?
	       _theResult_____2_fst__h37328 :
	       fraction___3__h37272 ;
  assign _theResult_____2_fst__h37328 =
	     { 23'd0,
	       y__h64117 && x__h64266,
	       IF_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_X_ETC___d392 } ;
  assign _theResult_____3_snd__h70077 =
	     rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 ?
	       sign_a__h18597 :
	       _theResult_____3_snd__h70082 ;
  assign _theResult_____3_snd__h70082 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d1290 ?
	       rg_c[31] :
	       sign_a__h18597 ;
  assign _theResult___snd_fst__h70213 =
	     _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d713 ?
	       mant_a_adj__h95593 :
	       _1_CONCAT_IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_ETC___d846 ;
  assign _theResult___snd_snd_fst__h104120 =
	     NOT_1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_BIT_rg__ETC___d1154 ?
	       mant_b_adj__h129555 :
	       _1_CONCAT_rg_c_4_BITS_22_TO_0_49_50_SRL_INV_rg__ETC___d1287 ;
  assign a___1__h1614 = ~SEXT_rg_a_BITS_7_TO_0_079___d2080 + 32'd1 ;
  assign acc2__h562 =
	     { _theResult_____3_snd__h70077,
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q32[7:0],
	       IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q33[22:0] } ;
  assign b___1__h1561 = ~b__h1500 + 32'd1 ;
  assign b__h1500 = { {24{rg_b_BITS_7_TO_0__q1[7]}}, rg_b_BITS_7_TO_0__q1 } ;
  assign b__h2617 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[6] ?
	       carry__h2682 :
	       b__h2683 ;
  assign b__h2683 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[5] ?
	       carry__h2748 :
	       b__h2749 ;
  assign b__h2749 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[4] ?
	       carry__h2814 :
	       b__h2815 ;
  assign b__h2815 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[3] ?
	       carry__h2880 :
	       b__h2881 ;
  assign b__h2881 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[2] ?
	       carry__h2946 :
	       b__h2947 ;
  assign b__h29007 = rg_b[6] ? carry__h29090 : b__h29091 ;
  assign b__h29091 = rg_b[5] ? carry__h29156 : b__h29157 ;
  assign b__h29157 = rg_b[4] ? carry__h29222 : b__h29223 ;
  assign b__h29223 = rg_b[3] ? carry__h29288 : b__h29289 ;
  assign b__h29289 = rg_b[2] ? carry__h29354 : b__h29355 ;
  assign b__h29355 = rg_b[1] ? carry__h29420 : 32'd0 ;
  assign b__h2947 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[1] ?
	       carry__h3012 :
	       32'd0 ;
  assign carry__h2616 = { x249_OR_y250__q41[30:0], 1'd0 } ;
  assign carry__h2682 = { x703_OR_y704__q40[30:0], 1'd0 } ;
  assign carry__h2748 = { x769_OR_y770__q39[30:0], 1'd0 } ;
  assign carry__h2814 = { x835_OR_y836__q38[30:0], 1'd0 } ;
  assign carry__h2880 = { x901_OR_y902__q37[30:0], 1'd0 } ;
  assign carry__h29090 = { x9111_OR_y9112__q7[30:0], 1'd0 } ;
  assign carry__h29156 = { x9177_OR_y9178__q6[30:0], 1'd0 } ;
  assign carry__h29222 = { x9243_OR_y9244__q5[30:0], 1'd0 } ;
  assign carry__h29288 = { x9309_OR_y9310__q4[30:0], 1'd0 } ;
  assign carry__h29354 = { x9375_OR_y9376__q3[30:0], 1'd0 } ;
  assign carry__h29420 = { cin9422_AND_partial_product9416__q2[30:0], 1'd0 } ;
  assign carry__h2946 = { x967_OR_y968__q36[30:0], 1'd0 } ;
  assign carry__h3012 = { cin014_AND_shift_a008__q35[30:0], 1'd0 } ;
  assign cin014_AND_shift_a008__q35 = cin__h3014 & shift_a__h3008 ;
  assign cin9422_AND_partial_product9416__q2 =
	     cin__h29422 & partial_product__h29416 ;
  assign cin__h2618 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[6] ?
	       product__h2681 :
	       cin__h2684 ;
  assign cin__h2684 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[5] ?
	       product__h2747 :
	       cin__h2750 ;
  assign cin__h2750 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[4] ?
	       product__h2813 :
	       cin__h2816 ;
  assign cin__h2816 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[3] ?
	       product__h2879 :
	       cin__h2882 ;
  assign cin__h2882 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[2] ?
	       product__h2945 :
	       cin__h2948 ;
  assign cin__h29008 = rg_b[6] ? product__h29089 : cin__h29092 ;
  assign cin__h29092 = rg_b[5] ? product__h29155 : cin__h29158 ;
  assign cin__h29158 = rg_b[4] ? product__h29221 : cin__h29224 ;
  assign cin__h29224 = rg_b[3] ? product__h29287 : cin__h29290 ;
  assign cin__h29290 = rg_b[2] ? product__h29353 : cin__h29356 ;
  assign cin__h29356 = rg_b[1] ? product__h29419 : cin__h29422 ;
  assign cin__h29422 = rg_b[0] ? product__h29485 : 32'd0 ;
  assign cin__h2948 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[1] ?
	       product__h3011 :
	       cin__h3014 ;
  assign cin__h3014 =
	     IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_078_T_ETC___d2086[0] ?
	       product__h3077 :
	       32'd0 ;
  assign exp_a__h18598 = { 24'd0, prod_exp__h18655 } ;
  assign exp_b__h18602 = { 24'd0, rg_c[30:23] } ;
  assign exp_diff__h70144 =
	     { x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h119349,
	       x__h115876,
	       x__h115725,
	       x__h115574,
	       x__h115423,
	       x__h115272,
	       x__h115121,
	       x__h114969,
	       ~y__h105480 } ;
  assign exp_diff__h70207 =
	     { x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h85387,
	       x__h81914,
	       x__h81763,
	       x__h81612,
	       x__h81461,
	       x__h81310,
	       x__h81159,
	       x__h81007,
	       ~y__h71573 } ;
  assign exp_diff_sub__h70146 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       y__h114342,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119394,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119243,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h119092,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019 } ;
  assign exp_diff_sub__h70209 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       y__h80380,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85432,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85281,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h85130,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578 } ;
  assign fraction___2__h53284 = { 25'd0, x__h54222 } ;
  assign fraction___3__h37272 = { 24'd0, x__h38240 } ;
  assign mant_a__h18600 = { 9'd1, prod_mant__h18651 } ;
  assign mant_a_adj__h18606 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       _theResult___snd_fst__h70213 :
	       mant_a__h18600 ;
  assign mant_a_adj__h95593 = mant_a__h18600 >> exp_diff__h70207 ;
  assign mant_b__h18604 = { 9'd1, rg_c[22:0] } ;
  assign mant_b_adj__h129555 = mant_b__h18604 >> exp_diff__h70144 ;
  assign mant_b_adj__h18608 =
	     _0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_X_ETC___d328 ?
	       mant_b__h18604 :
	       _theResult___snd_snd_fst__h104120 ;
  assign mant_mid___1__h163817 =
	     { 9'd0,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[23:1] } ;
  assign partial_product__h29002 = { 18'd1, rg_a[6:0], 7'd0 } ;
  assign partial_product__h29086 = { 19'd1, rg_a[6:0], 6'd0 } ;
  assign partial_product__h29152 = { 20'd1, rg_a[6:0], 5'd0 } ;
  assign partial_product__h29218 = { 21'd1, rg_a[6:0], 4'd0 } ;
  assign partial_product__h29284 = { 22'd1, rg_a[6:0], 3'd0 } ;
  assign partial_product__h29350 = { 23'd1, rg_a[6:0], 2'd0 } ;
  assign partial_product__h29416 = { 24'd1, rg_a[6:0], 1'd0 } ;
  assign prod_exp__h18655 =
	     { x__h106528,
	       x__h106378,
	       x__h106228,
	       x__h106078,
	       x__h105928,
	       x__h105778,
	       x__h105627,
	       x__h105481 } ;
  assign prod_mant__h18651 =
	     { IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q20[6:0],
	       16'b0 } ;
  assign product___1__h1618 =
	     { ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
	       ~IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 } +
	     32'd1 ;
  assign product__h1509 =
	     { IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2373,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2375,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2377,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2379,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2381,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2383,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2385,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2387,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2389,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2391,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2393,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2395,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2397,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2399,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2401,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2403,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2405,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2407,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2409,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2411,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2413,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2415,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2417,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2419,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2421,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2423,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2425,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2427,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2429,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2431,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2433,
	       IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2435 } ;
  assign product__h2615 = x__h2638 ^ cin__h2618 ;
  assign product__h2681 = x__h3216 ^ cin__h2684 ;
  assign product__h2747 = x__h3200 ^ cin__h2750 ;
  assign product__h2813 = x__h3184 ^ cin__h2816 ;
  assign product__h2879 = x__h3168 ^ cin__h2882 ;
  assign product__h29089 = x__h29625 ^ cin__h29092 ;
  assign product__h29155 = x__h29609 ^ cin__h29158 ;
  assign product__h29221 = x__h29593 ^ cin__h29224 ;
  assign product__h29287 = x__h29577 ^ cin__h29290 ;
  assign product__h29353 = x__h29561 ^ cin__h29356 ;
  assign product__h29419 = partial_product__h29416 ^ cin__h29422 ;
  assign product__h2945 = x__h3152 ^ cin__h2948 ;
  assign product__h29485 = { 25'd1, rg_a[6:0] } ;
  assign product__h3011 = shift_a__h3008 ^ cin__h3014 ;
  assign product__h3077 =
	     SEXT_rg_a_BITS_7_TO_0_079___d2080[7] ?
	       a___1__h1614 :
	       SEXT_rg_a_BITS_7_TO_0_079___d2080 ;
  assign rg_a_BITS_7_TO_0__q34 = rg_a[7:0] ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116525,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116374,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116223,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116072,
	       INV_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_ETC___d1009 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117129,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116978,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116827,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h116676,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1011 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117733,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117582,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117431,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117280,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1013 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118337,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118186,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118035,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h117884,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1015 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1019 =
	     { rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118941,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118790,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118639,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ^
	       x__h118488,
	       rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d1017 } ;
  assign rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 =
	     x__h106526 | y__h106527 ;
  assign rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_4__ETC___d16 =
	     sign_a__h18597 == rg_c[31] ;
  assign rg_b_BITS_7_TO_0__q1 = rg_b[7:0] ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 =
	     x__h72619 | y__h72620 ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82563,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82412,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82261,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82110,
	       INV_rg_c_4_BIT_30_40_XOR_INV_rg_a_BIT_14_7_XOR_ETC___d568 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83167,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83016,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82865,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h82714,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d570 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83771,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83620,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83469,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83318,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d572 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84375,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84224,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84073,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h83922,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d574 } ;
  assign rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d578 =
	     { rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84979,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84828,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84677,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ^
	       x__h84526,
	       rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d576 } ;
  assign shift_a__h2612 = { product__h3077[24:0], 7'd0 } ;
  assign shift_a__h2678 = { product__h3077[25:0], 6'd0 } ;
  assign shift_a__h2744 = { product__h3077[26:0], 5'd0 } ;
  assign shift_a__h2810 = { product__h3077[27:0], 4'd0 } ;
  assign shift_a__h2876 = { product__h3077[28:0], 3'd0 } ;
  assign shift_a__h2942 = { product__h3077[29:0], 2'd0 } ;
  assign shift_a__h3008 = { product__h3077[30:0], 1'd0 } ;
  assign sign___1__h1562 = ~SEXT_rg_a_BITS_7_TO_0_079___d2080[7] ;
  assign sign_a__h18597 = rg_a[15] ^ rg_b[15] ;
  assign sum_exp__h18609 =
	     { 24'd0,
	       IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012 } ;
  assign sum_mant__h188958 =
	     { 9'd0,
	       IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22:0] } ;
  assign x249_OR_y250__q41 = x__h3249 | y__h3250 ;
  assign x703_OR_y704__q40 = x__h2703 | y__h2704 ;
  assign x769_OR_y770__q39 = x__h2769 | y__h2770 ;
  assign x835_OR_y836__q38 = x__h2835 | y__h2836 ;
  assign x901_OR_y902__q37 = x__h2901 | y__h2902 ;
  assign x9111_OR_y9112__q7 = x__h29111 | y__h29112 ;
  assign x9177_OR_y9178__q6 = x__h29177 | y__h29178 ;
  assign x9243_OR_y9244__q5 = x__h29243 | y__h29244 ;
  assign x9309_OR_y9310__q4 = x__h29309 | y__h29310 ;
  assign x9375_OR_y9376__q3 = x__h29375 | y__h29376 ;
  assign x967_OR_y968__q36 = x__h2967 | y__h2968 ;
  assign x_BIT_0__BIT_0___h45620 = y__h31205 ^ x__h31204 ;
  assign x_BIT_0__BIT_0___h61599 = y__h31357 ^ x__h31356 ;
  assign x__h100085 = x__h99933 & mant_a_adj__h95593[19] ;
  assign x__h100237 = x__h100085 & mant_a_adj__h95593[20] ;
  assign x__h100389 = x__h100237 & mant_a_adj__h95593[21] ;
  assign x__h100541 = x__h100389 & mant_a_adj__h95593[22] ;
  assign x__h100693 = x__h100541 & mant_a_adj__h95593[23] ;
  assign x__h100845 = x__h100693 & mant_a_adj__h95593[24] ;
  assign x__h100997 = x__h100845 & mant_a_adj__h95593[25] ;
  assign x__h101149 = x__h100997 & mant_a_adj__h95593[26] ;
  assign x__h101301 = x__h101149 & mant_a_adj__h95593[27] ;
  assign x__h101453 = x__h101301 & mant_a_adj__h95593[28] ;
  assign x__h101605 = x__h101453 & mant_a_adj__h95593[29] ;
  assign x__h105479 = x__h105481 & INV_rg_c_BITS_30_TO_23__q14[0] ;
  assign x__h105481 = ~y__h46149 ;
  assign x__h105625 = x__h105627 & INV_rg_c_BITS_30_TO_23__q14[1] ;
  assign x__h105627 = y__h46343 ^ IF_x6148_OR_y6149_THEN_3_ELSE_1__q13[1] ;
  assign x__h105776 = x__h105778 & INV_rg_c_BITS_30_TO_23__q14[2] ;
  assign x__h105778 = y__h46496 ^ x__h46495 ;
  assign x__h105821 = x__h105625 | y__h105626 ;
  assign x__h105926 = x__h105928 & INV_rg_c_BITS_30_TO_23__q14[3] ;
  assign x__h105928 = y__h46648 ^ x__h46647 ;
  assign x__h105971 = x__h105776 | y__h105777 ;
  assign x__h106076 = x__h106078 & INV_rg_c_BITS_30_TO_23__q14[4] ;
  assign x__h106078 = y__h46800 ^ x__h46799 ;
  assign x__h106121 = x__h105926 | y__h105927 ;
  assign x__h106226 = x__h106228 & INV_rg_c_BITS_30_TO_23__q14[5] ;
  assign x__h106228 = y__h46952 ^ x__h46951 ;
  assign x__h106271 = x__h106076 | y__h106077 ;
  assign x__h106376 = x__h106378 & INV_rg_c_BITS_30_TO_23__q14[6] ;
  assign x__h106378 = y__h47104 ^ x__h47103 ;
  assign x__h106421 = x__h106226 | y__h106227 ;
  assign x__h106526 = x__h106528 & INV_rg_c_BITS_30_TO_23__q14[7] ;
  assign x__h106528 = y__h47256 ^ x__h47255 ;
  assign x__h106571 = x__h106376 | y__h106377 ;
  assign x__h114969 = y__h105671 ^ IF_x05479_OR_y05480_THEN_3_ELSE_1__q17[1] ;
  assign x__h115121 = y__h105822 ^ x__h105821 ;
  assign x__h11513 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[1] &
	     rg_c[1] ;
  assign x__h115166 = x__h114969 | y__h114970 ;
  assign x__h115272 = y__h105972 ^ x__h105971 ;
  assign x__h115317 = x__h115121 | y__h115122 ;
  assign x__h115423 = y__h106122 ^ x__h106121 ;
  assign x__h115468 = x__h115272 | y__h115273 ;
  assign x__h115574 = y__h106272 ^ x__h106271 ;
  assign x__h115619 = x__h115423 | y__h115424 ;
  assign x__h115725 = y__h106422 ^ x__h106421 ;
  assign x__h115770 = x__h115574 | y__h115575 ;
  assign x__h115876 = y__h106572 ^ x__h106571 ;
  assign x__h115921 = x__h115725 | y__h115726 ;
  assign x__h116072 = x__h115876 | y__h115877 ;
  assign x__h116223 = x__h119349 | y__h116028 ;
  assign x__h116374 = x__h119349 | y__h116179 ;
  assign x__h116525 = x__h119349 | y__h116330 ;
  assign x__h116676 = x__h119349 | y__h116481 ;
  assign x__h11668 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[2] &
	     rg_c[2] ;
  assign x__h116827 = x__h119349 | y__h116632 ;
  assign x__h116978 = x__h119349 | y__h116783 ;
  assign x__h117129 = x__h119349 | y__h116934 ;
  assign x__h11715 = x__h11513 | y__h11514 ;
  assign x__h117280 = x__h119349 | y__h117085 ;
  assign x__h117431 = x__h119349 | y__h117236 ;
  assign x__h117582 = x__h119349 | y__h117387 ;
  assign x__h117733 = x__h119349 | y__h117538 ;
  assign x__h117884 = x__h119349 | y__h117689 ;
  assign x__h118035 = x__h119349 | y__h117840 ;
  assign x__h118186 = x__h119349 | y__h117991 ;
  assign x__h11822 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[3] &
	     rg_c[3] ;
  assign x__h118337 = x__h119349 | y__h118142 ;
  assign x__h118488 = x__h119349 | y__h118293 ;
  assign x__h118639 = x__h119349 | y__h118444 ;
  assign x__h11869 = x__h11668 | y__h11669 ;
  assign x__h118790 = x__h119349 | y__h118595 ;
  assign x__h118941 = x__h119349 | y__h118746 ;
  assign x__h119092 = x__h119349 | y__h118897 ;
  assign x__h119243 = x__h119349 | y__h119048 ;
  assign x__h119349 =
	     ~rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign x__h119394 = x__h119349 | y__h119199 ;
  assign x__h11976 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[4] &
	     rg_c[4] ;
  assign x__h12023 = x__h11822 | y__h11823 ;
  assign x__h12130 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[5] &
	     rg_c[5] ;
  assign x__h12177 = x__h11976 | y__h11977 ;
  assign x__h122724 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[1] |
	     y__h122525 ;
  assign x__h12284 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[6] &
	     rg_c[6] ;
  assign x__h122877 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[2] |
	     y__h122679 ;
  assign x__h123030 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[3] |
	     y__h122832 ;
  assign x__h123183 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[4] |
	     y__h122985 ;
  assign x__h12331 = x__h12130 | y__h12131 ;
  assign x__h123336 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[5] |
	     y__h123138 ;
  assign x__h123489 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[6] |
	     y__h123291 ;
  assign x__h123642 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[7] |
	     y__h123444 ;
  assign x__h123795 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[8] |
	     y__h123597 ;
  assign x__h123948 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[9] |
	     y__h123750 ;
  assign x__h124101 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[10] |
	     y__h123903 ;
  assign x__h124254 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[11] |
	     y__h124056 ;
  assign x__h12438 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[7] &
	     rg_c[7] ;
  assign x__h124407 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[12] |
	     y__h124209 ;
  assign x__h124560 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[13] |
	     y__h124362 ;
  assign x__h124713 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[14] |
	     y__h124515 ;
  assign x__h12485 = x__h12284 | y__h12285 ;
  assign x__h124866 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[15] |
	     y__h124668 ;
  assign x__h125019 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[16] |
	     y__h124821 ;
  assign x__h125172 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[17] |
	     y__h124974 ;
  assign x__h125325 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[18] |
	     y__h125127 ;
  assign x__h125478 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[19] |
	     y__h125280 ;
  assign x__h125631 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[20] |
	     y__h125433 ;
  assign x__h125784 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[21] |
	     y__h125586 ;
  assign x__h12592 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[8] &
	     rg_c[8] ;
  assign x__h125937 =
	     _0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[22] |
	     y__h125739 ;
  assign x__h12639 = x__h12438 | y__h12439 ;
  assign x__h12746 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[9] &
	     rg_c[9] ;
  assign x__h12793 = x__h12592 | y__h12593 ;
  assign x__h12900 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[10] &
	     rg_c[10] ;
  assign x__h12947 = x__h12746 | y__h12747 ;
  assign x__h13054 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[11] &
	     rg_c[11] ;
  assign x__h13101 = x__h12900 | y__h12901 ;
  assign x__h131311 =
	     IF_mant_b_adj29555_BIT_0_AND_y30967_THEN_2_ELSE_0__q22[1] &
	     mant_b_adj__h129555[1] ;
  assign x__h131463 = x__h131311 & mant_b_adj__h129555[2] ;
  assign x__h131615 = x__h131463 & mant_b_adj__h129555[3] ;
  assign x__h131767 = x__h131615 & mant_b_adj__h129555[4] ;
  assign x__h131919 = x__h131767 & mant_b_adj__h129555[5] ;
  assign x__h132071 = x__h131919 & mant_b_adj__h129555[6] ;
  assign x__h13208 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[12] &
	     rg_c[12] ;
  assign x__h132223 = x__h132071 & mant_b_adj__h129555[7] ;
  assign x__h132375 = x__h132223 & mant_b_adj__h129555[8] ;
  assign x__h132527 = x__h132375 & mant_b_adj__h129555[9] ;
  assign x__h13255 = x__h13054 | y__h13055 ;
  assign x__h132679 = x__h132527 & mant_b_adj__h129555[10] ;
  assign x__h132831 = x__h132679 & mant_b_adj__h129555[11] ;
  assign x__h132983 = x__h132831 & mant_b_adj__h129555[12] ;
  assign x__h133135 = x__h132983 & mant_b_adj__h129555[13] ;
  assign x__h133287 = x__h133135 & mant_b_adj__h129555[14] ;
  assign x__h133439 = x__h133287 & mant_b_adj__h129555[15] ;
  assign x__h133591 = x__h133439 & mant_b_adj__h129555[16] ;
  assign x__h13362 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[13] &
	     rg_c[13] ;
  assign x__h133743 = x__h133591 & mant_b_adj__h129555[17] ;
  assign x__h133895 = x__h133743 & mant_b_adj__h129555[18] ;
  assign x__h134047 = x__h133895 & mant_b_adj__h129555[19] ;
  assign x__h13409 = x__h13208 | y__h13209 ;
  assign x__h134199 = x__h134047 & mant_b_adj__h129555[20] ;
  assign x__h134351 = x__h134199 & mant_b_adj__h129555[21] ;
  assign x__h134503 = x__h134351 & mant_b_adj__h129555[22] ;
  assign x__h134655 = x__h134503 & mant_b_adj__h129555[23] ;
  assign x__h134807 = x__h134655 & mant_b_adj__h129555[24] ;
  assign x__h134959 = x__h134807 & mant_b_adj__h129555[25] ;
  assign x__h135111 = x__h134959 & mant_b_adj__h129555[26] ;
  assign x__h13516 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[14] &
	     rg_c[14] ;
  assign x__h135263 = x__h135111 & mant_b_adj__h129555[27] ;
  assign x__h135415 = x__h135263 & mant_b_adj__h129555[28] ;
  assign x__h135567 = x__h135415 & mant_b_adj__h129555[29] ;
  assign x__h13563 = x__h13362 | y__h13363 ;
  assign x__h13670 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[15] &
	     rg_c[15] ;
  assign x__h13717 = x__h13516 | y__h13517 ;
  assign x__h13824 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[16] &
	     rg_c[16] ;
  assign x__h13871 = x__h13670 | y__h13671 ;
  assign x__h139630 = mant_a_adj__h18606[1] & mant_b_adj__h18608[1] ;
  assign x__h13978 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[17] &
	     rg_c[17] ;
  assign x__h139785 = mant_a_adj__h18606[2] & mant_b_adj__h18608[2] ;
  assign x__h139832 = x__h139630 | y__h139631 ;
  assign x__h139939 = mant_a_adj__h18606[3] & mant_b_adj__h18608[3] ;
  assign x__h139986 = x__h139785 | y__h139786 ;
  assign x__h140093 = mant_a_adj__h18606[4] & mant_b_adj__h18608[4] ;
  assign x__h140140 = x__h139939 | y__h139940 ;
  assign x__h140247 = mant_a_adj__h18606[5] & mant_b_adj__h18608[5] ;
  assign x__h14025 = x__h13824 | y__h13825 ;
  assign x__h140294 = x__h140093 | y__h140094 ;
  assign x__h140401 = mant_a_adj__h18606[6] & mant_b_adj__h18608[6] ;
  assign x__h140448 = x__h140247 | y__h140248 ;
  assign x__h140555 = mant_a_adj__h18606[7] & mant_b_adj__h18608[7] ;
  assign x__h140602 = x__h140401 | y__h140402 ;
  assign x__h140709 = mant_a_adj__h18606[8] & mant_b_adj__h18608[8] ;
  assign x__h140756 = x__h140555 | y__h140556 ;
  assign x__h140863 = mant_a_adj__h18606[9] & mant_b_adj__h18608[9] ;
  assign x__h140910 = x__h140709 | y__h140710 ;
  assign x__h141017 = mant_a_adj__h18606[10] & mant_b_adj__h18608[10] ;
  assign x__h141064 = x__h140863 | y__h140864 ;
  assign x__h141171 = mant_a_adj__h18606[11] & mant_b_adj__h18608[11] ;
  assign x__h141218 = x__h141017 | y__h141018 ;
  assign x__h14132 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[18] &
	     rg_c[18] ;
  assign x__h141325 = mant_a_adj__h18606[12] & mant_b_adj__h18608[12] ;
  assign x__h141372 = x__h141171 | y__h141172 ;
  assign x__h141479 = mant_a_adj__h18606[13] & mant_b_adj__h18608[13] ;
  assign x__h141526 = x__h141325 | y__h141326 ;
  assign x__h141633 = mant_a_adj__h18606[14] & mant_b_adj__h18608[14] ;
  assign x__h141680 = x__h141479 | y__h141480 ;
  assign x__h141787 = mant_a_adj__h18606[15] & mant_b_adj__h18608[15] ;
  assign x__h14179 = x__h13978 | y__h13979 ;
  assign x__h141834 = x__h141633 | y__h141634 ;
  assign x__h141941 = mant_a_adj__h18606[16] & mant_b_adj__h18608[16] ;
  assign x__h141988 = x__h141787 | y__h141788 ;
  assign x__h142095 = mant_a_adj__h18606[17] & mant_b_adj__h18608[17] ;
  assign x__h142142 = x__h141941 | y__h141942 ;
  assign x__h142249 = mant_a_adj__h18606[18] & mant_b_adj__h18608[18] ;
  assign x__h142296 = x__h142095 | y__h142096 ;
  assign x__h142403 = mant_a_adj__h18606[19] & mant_b_adj__h18608[19] ;
  assign x__h142450 = x__h142249 | y__h142250 ;
  assign x__h142557 = mant_a_adj__h18606[20] & mant_b_adj__h18608[20] ;
  assign x__h142604 = x__h142403 | y__h142404 ;
  assign x__h142711 = mant_a_adj__h18606[21] & mant_b_adj__h18608[21] ;
  assign x__h142758 = x__h142557 | y__h142558 ;
  assign x__h14286 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[19] &
	     rg_c[19] ;
  assign x__h142865 = mant_a_adj__h18606[22] & mant_b_adj__h18608[22] ;
  assign x__h142912 = x__h142711 | y__h142712 ;
  assign x__h143019 = mant_a_adj__h18606[23] & mant_b_adj__h18608[23] ;
  assign x__h143066 = x__h142865 | y__h142866 ;
  assign x__h143173 = mant_a_adj__h18606[24] & mant_b_adj__h18608[24] ;
  assign x__h143220 = x__h143019 | y__h143020 ;
  assign x__h143327 = mant_a_adj__h18606[25] & mant_b_adj__h18608[25] ;
  assign x__h14333 = x__h14132 | y__h14133 ;
  assign x__h143374 = x__h143173 | y__h143174 ;
  assign x__h143481 = mant_a_adj__h18606[26] & mant_b_adj__h18608[26] ;
  assign x__h143528 = x__h143327 | y__h143328 ;
  assign x__h143635 = mant_a_adj__h18606[27] & mant_b_adj__h18608[27] ;
  assign x__h143682 = x__h143481 | y__h143482 ;
  assign x__h143789 = mant_a_adj__h18606[28] & mant_b_adj__h18608[28] ;
  assign x__h143836 = x__h143635 | y__h143636 ;
  assign x__h143943 = mant_a_adj__h18606[29] & mant_b_adj__h18608[29] ;
  assign x__h143990 = x__h143789 | y__h143790 ;
  assign x__h144249 = mant_a_adj__h18606[30] ^ mant_b_adj__h18608[30] ;
  assign x__h14440 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[20] &
	     rg_c[20] ;
  assign x__h14487 = x__h14286 | y__h14287 ;
  assign x__h14594 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[21] &
	     rg_c[21] ;
  assign x__h14641 = x__h14440 | y__h14441 ;
  assign x__h1474 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[31] ^
	     rg_c[31] ;
  assign x__h14748 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[22] &
	     rg_c[22] ;
  assign x__h14795 = x__h14594 | y__h14595 ;
  assign x__h148037 = mant_a_adj__h18606[0] & INV_mant_b_adj8608__q24[0] ;
  assign x__h148187 = mant_a_adj__h18606[1] & INV_mant_b_adj8608__q24[1] ;
  assign x__h148342 = mant_a_adj__h18606[2] & INV_mant_b_adj8608__q24[2] ;
  assign x__h148389 = x__h148187 | y__h148188 ;
  assign x__h148496 = mant_a_adj__h18606[3] & INV_mant_b_adj8608__q24[3] ;
  assign x__h148543 = x__h148342 | y__h148343 ;
  assign x__h148650 = mant_a_adj__h18606[4] & INV_mant_b_adj8608__q24[4] ;
  assign x__h148697 = x__h148496 | y__h148497 ;
  assign x__h148804 = mant_a_adj__h18606[5] & INV_mant_b_adj8608__q24[5] ;
  assign x__h148851 = x__h148650 | y__h148651 ;
  assign x__h148958 = mant_a_adj__h18606[6] & INV_mant_b_adj8608__q24[6] ;
  assign x__h149005 = x__h148804 | y__h148805 ;
  assign x__h14902 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[23] &
	     rg_c[23] ;
  assign x__h149112 = mant_a_adj__h18606[7] & INV_mant_b_adj8608__q24[7] ;
  assign x__h149159 = x__h148958 | y__h148959 ;
  assign x__h149266 = mant_a_adj__h18606[8] & INV_mant_b_adj8608__q24[8] ;
  assign x__h149313 = x__h149112 | y__h149113 ;
  assign x__h149420 = mant_a_adj__h18606[9] & INV_mant_b_adj8608__q24[9] ;
  assign x__h149467 = x__h149266 | y__h149267 ;
  assign x__h14949 = x__h14748 | y__h14749 ;
  assign x__h149574 = mant_a_adj__h18606[10] & INV_mant_b_adj8608__q24[10] ;
  assign x__h149621 = x__h149420 | y__h149421 ;
  assign x__h149728 = mant_a_adj__h18606[11] & INV_mant_b_adj8608__q24[11] ;
  assign x__h149775 = x__h149574 | y__h149575 ;
  assign x__h149882 = mant_a_adj__h18606[12] & INV_mant_b_adj8608__q24[12] ;
  assign x__h149929 = x__h149728 | y__h149729 ;
  assign x__h150036 = mant_a_adj__h18606[13] & INV_mant_b_adj8608__q24[13] ;
  assign x__h150083 = x__h149882 | y__h149883 ;
  assign x__h150190 = mant_a_adj__h18606[14] & INV_mant_b_adj8608__q24[14] ;
  assign x__h150237 = x__h150036 | y__h150037 ;
  assign x__h150344 = mant_a_adj__h18606[15] & INV_mant_b_adj8608__q24[15] ;
  assign x__h150391 = x__h150190 | y__h150191 ;
  assign x__h150498 = mant_a_adj__h18606[16] & INV_mant_b_adj8608__q24[16] ;
  assign x__h150545 = x__h150344 | y__h150345 ;
  assign x__h15056 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[24] &
	     rg_c[24] ;
  assign x__h150652 = mant_a_adj__h18606[17] & INV_mant_b_adj8608__q24[17] ;
  assign x__h150699 = x__h150498 | y__h150499 ;
  assign x__h150806 = mant_a_adj__h18606[18] & INV_mant_b_adj8608__q24[18] ;
  assign x__h150853 = x__h150652 | y__h150653 ;
  assign x__h150960 = mant_a_adj__h18606[19] & INV_mant_b_adj8608__q24[19] ;
  assign x__h151007 = x__h150806 | y__h150807 ;
  assign x__h15103 = x__h14902 | y__h14903 ;
  assign x__h151114 = mant_a_adj__h18606[20] & INV_mant_b_adj8608__q24[20] ;
  assign x__h151161 = x__h150960 | y__h150961 ;
  assign x__h151268 = mant_a_adj__h18606[21] & INV_mant_b_adj8608__q24[21] ;
  assign x__h151315 = x__h151114 | y__h151115 ;
  assign x__h151422 = mant_a_adj__h18606[22] & INV_mant_b_adj8608__q24[22] ;
  assign x__h151469 = x__h151268 | y__h151269 ;
  assign x__h151576 = mant_a_adj__h18606[23] & INV_mant_b_adj8608__q24[23] ;
  assign x__h151623 = x__h151422 | y__h151423 ;
  assign x__h151730 = mant_a_adj__h18606[24] & INV_mant_b_adj8608__q24[24] ;
  assign x__h151777 = x__h151576 | y__h151577 ;
  assign x__h151884 = mant_a_adj__h18606[25] & INV_mant_b_adj8608__q24[25] ;
  assign x__h151931 = x__h151730 | y__h151731 ;
  assign x__h152038 = mant_a_adj__h18606[26] & INV_mant_b_adj8608__q24[26] ;
  assign x__h152085 = x__h151884 | y__h151885 ;
  assign x__h15210 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[25] &
	     rg_c[25] ;
  assign x__h152192 = mant_a_adj__h18606[27] & INV_mant_b_adj8608__q24[27] ;
  assign x__h152239 = x__h152038 | y__h152039 ;
  assign x__h152346 = mant_a_adj__h18606[28] & INV_mant_b_adj8608__q24[28] ;
  assign x__h152393 = x__h152192 | y__h152193 ;
  assign x__h152500 = mant_a_adj__h18606[29] & INV_mant_b_adj8608__q24[29] ;
  assign x__h152547 = x__h152346 | y__h152347 ;
  assign x__h15257 = x__h15056 | y__h15057 ;
  assign x__h152806 = mant_a_adj__h18606[30] ^ INV_mant_b_adj8608__q24[30] ;
  assign x__h15364 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[26] &
	     rg_c[26] ;
  assign x__h15411 = x__h15210 | y__h15211 ;
  assign x__h15518 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[27] &
	     rg_c[27] ;
  assign x__h15565 = x__h15364 | y__h15365 ;
  assign x__h156595 = mant_b_adj__h18608[0] & INV_mant_a_adj8606__q25[0] ;
  assign x__h15672 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[28] &
	     rg_c[28] ;
  assign x__h156745 = mant_b_adj__h18608[1] & INV_mant_a_adj8606__q25[1] ;
  assign x__h156900 = mant_b_adj__h18608[2] & INV_mant_a_adj8606__q25[2] ;
  assign x__h156947 = x__h156745 | y__h156746 ;
  assign x__h157054 = mant_b_adj__h18608[3] & INV_mant_a_adj8606__q25[3] ;
  assign x__h157101 = x__h156900 | y__h156901 ;
  assign x__h15719 = x__h15518 | y__h15519 ;
  assign x__h157208 = mant_b_adj__h18608[4] & INV_mant_a_adj8606__q25[4] ;
  assign x__h157255 = x__h157054 | y__h157055 ;
  assign x__h157362 = mant_b_adj__h18608[5] & INV_mant_a_adj8606__q25[5] ;
  assign x__h157409 = x__h157208 | y__h157209 ;
  assign x__h157516 = mant_b_adj__h18608[6] & INV_mant_a_adj8606__q25[6] ;
  assign x__h157563 = x__h157362 | y__h157363 ;
  assign x__h157670 = mant_b_adj__h18608[7] & INV_mant_a_adj8606__q25[7] ;
  assign x__h157717 = x__h157516 | y__h157517 ;
  assign x__h157824 = mant_b_adj__h18608[8] & INV_mant_a_adj8606__q25[8] ;
  assign x__h157871 = x__h157670 | y__h157671 ;
  assign x__h157978 = mant_b_adj__h18608[9] & INV_mant_a_adj8606__q25[9] ;
  assign x__h158025 = x__h157824 | y__h157825 ;
  assign x__h158132 = mant_b_adj__h18608[10] & INV_mant_a_adj8606__q25[10] ;
  assign x__h158179 = x__h157978 | y__h157979 ;
  assign x__h15826 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[29] &
	     rg_c[29] ;
  assign x__h158286 = mant_b_adj__h18608[11] & INV_mant_a_adj8606__q25[11] ;
  assign x__h158333 = x__h158132 | y__h158133 ;
  assign x__h158440 = mant_b_adj__h18608[12] & INV_mant_a_adj8606__q25[12] ;
  assign x__h158487 = x__h158286 | y__h158287 ;
  assign x__h158594 = mant_b_adj__h18608[13] & INV_mant_a_adj8606__q25[13] ;
  assign x__h158641 = x__h158440 | y__h158441 ;
  assign x__h15873 = x__h15672 | y__h15673 ;
  assign x__h158748 = mant_b_adj__h18608[14] & INV_mant_a_adj8606__q25[14] ;
  assign x__h158795 = x__h158594 | y__h158595 ;
  assign x__h158902 = mant_b_adj__h18608[15] & INV_mant_a_adj8606__q25[15] ;
  assign x__h158949 = x__h158748 | y__h158749 ;
  assign x__h159056 = mant_b_adj__h18608[16] & INV_mant_a_adj8606__q25[16] ;
  assign x__h159103 = x__h158902 | y__h158903 ;
  assign x__h159210 = mant_b_adj__h18608[17] & INV_mant_a_adj8606__q25[17] ;
  assign x__h159257 = x__h159056 | y__h159057 ;
  assign x__h159364 = mant_b_adj__h18608[18] & INV_mant_a_adj8606__q25[18] ;
  assign x__h159411 = x__h159210 | y__h159211 ;
  assign x__h159518 = mant_b_adj__h18608[19] & INV_mant_a_adj8606__q25[19] ;
  assign x__h159565 = x__h159364 | y__h159365 ;
  assign x__h159672 = mant_b_adj__h18608[20] & INV_mant_a_adj8606__q25[20] ;
  assign x__h159719 = x__h159518 | y__h159519 ;
  assign x__h15980 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[30] &
	     rg_c[30] ;
  assign x__h159826 = mant_b_adj__h18608[21] & INV_mant_a_adj8606__q25[21] ;
  assign x__h159873 = x__h159672 | y__h159673 ;
  assign x__h159980 = mant_b_adj__h18608[22] & INV_mant_a_adj8606__q25[22] ;
  assign x__h160027 = x__h159826 | y__h159827 ;
  assign x__h160134 = mant_b_adj__h18608[23] & INV_mant_a_adj8606__q25[23] ;
  assign x__h160181 = x__h159980 | y__h159981 ;
  assign x__h16027 = x__h15826 | y__h15827 ;
  assign x__h160288 = mant_b_adj__h18608[24] & INV_mant_a_adj8606__q25[24] ;
  assign x__h160335 = x__h160134 | y__h160135 ;
  assign x__h160442 = mant_b_adj__h18608[25] & INV_mant_a_adj8606__q25[25] ;
  assign x__h160489 = x__h160288 | y__h160289 ;
  assign x__h160596 = mant_b_adj__h18608[26] & INV_mant_a_adj8606__q25[26] ;
  assign x__h160643 = x__h160442 | y__h160443 ;
  assign x__h160750 = mant_b_adj__h18608[27] & INV_mant_a_adj8606__q25[27] ;
  assign x__h160797 = x__h160596 | y__h160597 ;
  assign x__h160904 = mant_b_adj__h18608[28] & INV_mant_a_adj8606__q25[28] ;
  assign x__h160951 = x__h160750 | y__h160751 ;
  assign x__h161058 = mant_b_adj__h18608[29] & INV_mant_a_adj8606__q25[29] ;
  assign x__h161105 = x__h160904 | y__h160905 ;
  assign x__h161364 = mant_b_adj__h18608[30] ^ INV_mant_a_adj8606__q25[30] ;
  assign x__h165597 =
	     IF_IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_r_ETC__q29[1] &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[2] ;
  assign x__h165747 =
	     x__h165597 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[3] ;
  assign x__h165897 =
	     x__h165747 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[4] ;
  assign x__h166047 =
	     x__h165897 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[5] ;
  assign x__h166197 =
	     x__h166047 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[6] ;
  assign x__h166347 =
	     x__h166197 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[7] ;
  assign x__h166497 =
	     x__h166347 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[8] ;
  assign x__h166647 =
	     x__h166497 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[9] ;
  assign x__h166797 =
	     x__h166647 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[10] ;
  assign x__h166947 =
	     x__h166797 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[11] ;
  assign x__h167097 =
	     x__h166947 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[12] ;
  assign x__h167247 =
	     x__h167097 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[13] ;
  assign x__h167397 =
	     x__h167247 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[14] ;
  assign x__h167547 =
	     x__h167397 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[15] ;
  assign x__h167697 =
	     x__h167547 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[16] ;
  assign x__h167847 =
	     x__h167697 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[17] ;
  assign x__h167997 =
	     x__h167847 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[18] ;
  assign x__h168147 =
	     x__h167997 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[19] ;
  assign x__h168297 =
	     x__h168147 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[20] ;
  assign x__h168447 =
	     x__h168297 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[21] ;
  assign x__h168597 =
	     x__h168447 &
	     IF_rg_a_BIT_15_0_XOR_rg_b_1_BIT_15_2_3_EQ_rg_c_ETC___d1922[22] ;
  assign x__h174839 =
	     IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30[1] &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[1] ;
  assign x__h174989 =
	     x__h174839 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[2] ;
  assign x__h175139 =
	     x__h174989 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[3] ;
  assign x__h175289 =
	     x__h175139 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[4] ;
  assign x__h175439 =
	     x__h175289 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[5] ;
  assign x__h175589 =
	     x__h175439 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[6] ;
  assign x__h182251 =
	     IF_INV_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BI_ETC__q31[1] &
	     y__h182101 ;
  assign x__h182401 = x__h182251 & y__h182252 ;
  assign x__h182551 = x__h182401 & y__h182402 ;
  assign x__h182701 = x__h182551 & y__h182552 ;
  assign x__h182851 = x__h182701 & y__h182702 ;
  assign x__h183001 = x__h182851 & y__h182852 ;
  assign x__h183151 = x__h183001 & y__h183002 ;
  assign x__h183301 = x__h183151 & y__h183152 ;
  assign x__h21143 = rg_a[8] & rg_b[8] ;
  assign x__h21294 = rg_a[9] & rg_b[9] ;
  assign x__h21339 = x__h21143 | y__h21144 ;
  assign x__h21444 = rg_a[10] & rg_b[10] ;
  assign x__h21489 = x__h21294 | y__h21295 ;
  assign x__h21594 = rg_a[11] & rg_b[11] ;
  assign x__h21639 = x__h21444 | y__h21445 ;
  assign x__h21744 = rg_a[12] & rg_b[12] ;
  assign x__h21789 = x__h21594 | y__h21595 ;
  assign x__h21894 = rg_a[13] & rg_b[13] ;
  assign x__h21939 = x__h21744 | y__h21745 ;
  assign x__h22089 = x__h21894 | y__h21895 ;
  assign x__h2485 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[31] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[31] ;
  assign x__h2638 = shift_a__h2612 ^ b__h2617 ;
  assign x__h2703 = x__h2705 | y__h2706 ;
  assign x__h2705 = shift_a__h2678 & b__h2683 ;
  assign x__h2769 = x__h2771 | y__h2772 ;
  assign x__h2771 = shift_a__h2744 & b__h2749 ;
  assign x__h2835 = x__h2837 | y__h2838 ;
  assign x__h2837 = shift_a__h2810 & b__h2815 ;
  assign x__h2901 = x__h2903 | y__h2904 ;
  assign x__h29028 = partial_product__h29002 ^ b__h29007 ;
  assign x__h2903 = shift_a__h2876 & b__h2881 ;
  assign x__h29111 = x__h29113 | y__h29114 ;
  assign x__h29113 = partial_product__h29086 & b__h29091 ;
  assign x__h29177 = x__h29179 | y__h29180 ;
  assign x__h29179 = partial_product__h29152 & b__h29157 ;
  assign x__h29243 = x__h29245 | y__h29246 ;
  assign x__h29245 = partial_product__h29218 & b__h29223 ;
  assign x__h29309 = x__h29311 | y__h29312 ;
  assign x__h29311 = partial_product__h29284 & b__h29289 ;
  assign x__h29375 = x__h29377 | y__h29378 ;
  assign x__h29377 = partial_product__h29350 & b__h29355 ;
  assign x__h29561 = partial_product__h29350 ^ b__h29355 ;
  assign x__h29577 = partial_product__h29284 ^ b__h29289 ;
  assign x__h29593 = partial_product__h29218 ^ b__h29223 ;
  assign x__h29609 = partial_product__h29152 ^ b__h29157 ;
  assign x__h29625 = partial_product__h29086 ^ b__h29091 ;
  assign x__h29658 = x__h29660 | y__h29661 ;
  assign x__h29660 = partial_product__h29002 & b__h29007 ;
  assign x__h2967 = x__h2969 | y__h2970 ;
  assign x__h2969 = shift_a__h2942 & b__h2947 ;
  assign x__h30397 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[2] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[1] ;
  assign x__h30550 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[3] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[2] ;
  assign x__h30596 = x__h30397 | y__h30398 ;
  assign x__h30702 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[4] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[3] ;
  assign x__h30748 = x__h30550 | y__h30551 ;
  assign x__h30854 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[5] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[4] ;
  assign x__h30900 = x__h30702 | y__h30703 ;
  assign x__h31006 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[6] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[5] ;
  assign x__h31052 = x__h30854 | y__h30855 ;
  assign x__h31158 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[7] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[6] ;
  assign x__h31204 = x__h31006 | y__h31007 ;
  assign x__h31310 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[8] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[7] ;
  assign x__h31356 = x__h31158 | y__h31159 ;
  assign x__h31462 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[9] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[8] ;
  assign x__h31508 = x__h31310 | y__h31311 ;
  assign x__h3152 = shift_a__h2942 ^ b__h2947 ;
  assign x__h31614 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[10] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[9] ;
  assign x__h31660 = x__h31462 | y__h31463 ;
  assign x__h3168 = shift_a__h2876 ^ b__h2881 ;
  assign x__h31766 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[11] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[10] ;
  assign x__h31812 = x__h31614 | y__h31615 ;
  assign x__h3184 = shift_a__h2810 ^ b__h2815 ;
  assign x__h31918 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[12] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[11] ;
  assign x__h31964 = x__h31766 | y__h31767 ;
  assign x__h3200 = shift_a__h2744 ^ b__h2749 ;
  assign x__h32070 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[13] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[12] ;
  assign x__h32116 = x__h31918 | y__h31919 ;
  assign x__h3216 = shift_a__h2678 ^ b__h2683 ;
  assign x__h32222 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[14] &
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[13] ;
  assign x__h32268 = x__h32070 | y__h32071 ;
  assign x__h32420 = x__h32222 | y__h32223 ;
  assign x__h3249 = x__h3251 | y__h3252 ;
  assign x__h3251 = shift_a__h2612 & b__h2617 ;
  assign x__h38240 =
	     { y__h55643,
	       y__h55493,
	       y__h55343,
	       y__h55193,
	       y__h55043,
	       y__h54892,
	       x_BIT_0__BIT_0___h61599,
	       x_BIT_0__BIT_0___h45620 } ;
  assign x__h3844 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[1] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[1] ;
  assign x__h39060 =
	     IF_x_BIT_0__BIT_0_5620_THEN_2_ELSE_0__q10[1] &
	     x_BIT_0__BIT_0___h61599 ;
  assign x__h39210 = x__h39060 & y__h54892 ;
  assign x__h39360 = x__h39210 & y__h55043 ;
  assign x__h39510 = x__h39360 & y__h55193 ;
  assign x__h39660 = x__h39510 & y__h55343 ;
  assign x__h39810 = x__h39660 & y__h55493 ;
  assign x__h3999 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[2] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[2] ;
  assign x__h4046 = x__h3844 | y__h3845 ;
  assign x__h4153 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[3] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[3] ;
  assign x__h4200 = x__h3999 | y__h4000 ;
  assign x__h4307 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[4] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[4] ;
  assign x__h4354 = x__h4153 | y__h4154 ;
  assign x__h4461 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[5] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[5] ;
  assign x__h4508 = x__h4307 | y__h4308 ;
  assign x__h46148 =
	     x__h46150 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[0] ;
  assign x__h4615 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[6] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[6] ;
  assign x__h46150 = rg_a[7] ^ rg_b[7] ;
  assign x__h46296 =
	     x__h46298 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[1] ;
  assign x__h46298 =
	     y__h21189 ^ IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q8[1] ;
  assign x__h46449 =
	     x__h46451 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[2] ;
  assign x__h46451 = y__h21340 ^ x__h21339 ;
  assign x__h46495 = x__h46296 | y__h46297 ;
  assign x__h46601 =
	     x__h46603 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[3] ;
  assign x__h46603 = y__h21490 ^ x__h21489 ;
  assign x__h4662 = x__h4461 | y__h4462 ;
  assign x__h46647 = x__h46449 | y__h46450 ;
  assign x__h46753 =
	     x__h46755 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[4] ;
  assign x__h46755 = y__h21640 ^ x__h21639 ;
  assign x__h46799 = x__h46601 | y__h46602 ;
  assign x__h46905 =
	     x__h46907 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[5] ;
  assign x__h46907 = y__h21790 ^ x__h21789 ;
  assign x__h46951 = x__h46753 | y__h46754 ;
  assign x__h47057 =
	     x__h47059 &
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[6] ;
  assign x__h47059 = y__h21940 ^ x__h21939 ;
  assign x__h47103 = x__h46905 | y__h46906 ;
  assign x__h47211 = y__h22090 ^ x__h22089 ;
  assign x__h47255 = x__h47057 | y__h47058 ;
  assign x__h4769 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[7] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[7] ;
  assign x__h4816 = x__h4615 | y__h4616 ;
  assign x__h4923 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[8] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[8] ;
  assign x__h4970 = x__h4769 | y__h4770 ;
  assign x__h5077 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[9] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[9] ;
  assign x__h5124 = x__h4923 | y__h4924 ;
  assign x__h5231 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[10] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[10] ;
  assign x__h5278 = x__h5077 | y__h5078 ;
  assign x__h5385 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[11] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[11] ;
  assign x__h54222 =
	     { y__h55643,
	       y__h55493,
	       y__h55343,
	       y__h55193,
	       y__h55043,
	       y__h54892,
	       x_BIT_0__BIT_0___h61599 } ;
  assign x__h5432 = x__h5231 | y__h5232 ;
  assign x__h55042 =
	     IF_x_BIT_0__BIT_0_1599_THEN_2_ELSE_0__q11[1] & y__h54892 ;
  assign x__h55192 = x__h55042 & y__h55043 ;
  assign x__h55342 = x__h55192 & y__h55193 ;
  assign x__h5539 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[12] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[12] ;
  assign x__h55492 = x__h55342 & y__h55343 ;
  assign x__h55642 = x__h55492 & y__h55493 ;
  assign x__h5586 = x__h5385 | y__h5386 ;
  assign x__h5693 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[13] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[13] ;
  assign x__h5740 = x__h5539 | y__h5540 ;
  assign x__h5847 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[14] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[14] ;
  assign x__h5894 = x__h5693 | y__h5694 ;
  assign x__h6001 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[15] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[15] ;
  assign x__h6048 = x__h5847 | y__h5848 ;
  assign x__h6155 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[16] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[16] ;
  assign x__h6202 = x__h6001 | y__h6002 ;
  assign x__h63026 =
	     x_BIT_0__BIT_0___h61599 ^
	     IF_x_BIT_0__BIT_0_5620_THEN_2_ELSE_0__q10[1] ;
  assign x__h6309 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[17] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[17] ;
  assign x__h63366 = IF_x3026_AND_y3027_THEN_2_ELSE_0__q12[1] & y__h63216 ;
  assign x__h63516 = x__h63366 & y__h63367 ;
  assign x__h6356 = x__h6155 | y__h6156 ;
  assign x__h63666 = x__h63516 & y__h63517 ;
  assign x__h63816 = x__h63666 & y__h63667 ;
  assign x__h63966 = x__h63816 & y__h63817 ;
  assign x__h64116 = x__h63966 & y__h63967 ;
  assign x__h64266 = x__h64116 & y__h64117 ;
  assign x__h6463 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[18] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[18] ;
  assign x__h6510 = x__h6309 | y__h6310 ;
  assign x__h6617 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[19] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[19] ;
  assign x__h6664 = x__h6463 | y__h6464 ;
  assign x__h6771 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[20] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[20] ;
  assign x__h6818 = x__h6617 | y__h6618 ;
  assign x__h6925 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[21] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[21] ;
  assign x__h6972 = x__h6771 | y__h6772 ;
  assign x__h7079 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[22] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[22] ;
  assign x__h7126 = x__h6925 | y__h6926 ;
  assign x__h71572 = rg_c[23] & y__h46149 ;
  assign x__h71718 = rg_c[24] & y__h71721 ;
  assign x__h71869 = rg_c[25] & y__h71872 ;
  assign x__h71914 = x__h71718 | y__h71719 ;
  assign x__h72019 = rg_c[26] & y__h72022 ;
  assign x__h72064 = x__h71869 | y__h71870 ;
  assign x__h72169 = rg_c[27] & y__h72172 ;
  assign x__h72214 = x__h72019 | y__h72020 ;
  assign x__h72319 = rg_c[28] & y__h72322 ;
  assign x__h7233 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[23] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[23] ;
  assign x__h72364 = x__h72169 | y__h72170 ;
  assign x__h72469 = rg_c[29] & y__h72472 ;
  assign x__h72514 = x__h72319 | y__h72320 ;
  assign x__h72619 = rg_c[30] & y__h72622 ;
  assign x__h72664 = x__h72469 | y__h72470 ;
  assign x__h7280 = x__h7079 | y__h7080 ;
  assign x__h7387 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[24] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[24] ;
  assign x__h7434 = x__h7233 | y__h7234 ;
  assign x__h7541 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[25] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[25] ;
  assign x__h7588 = x__h7387 | y__h7388 ;
  assign x__h7695 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[26] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[26] ;
  assign x__h7742 = x__h7541 | y__h7542 ;
  assign x__h7849 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[27] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[27] ;
  assign x__h7896 = x__h7695 | y__h7696 ;
  assign x__h8003 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[28] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[28] ;
  assign x__h8050 = x__h7849 | y__h7850 ;
  assign x__h81007 = y__h71764 ^ IF_x1572_OR_y1573_THEN_3_ELSE_1__q15[1] ;
  assign x__h81159 = y__h71915 ^ x__h71914 ;
  assign x__h81204 = x__h81007 | y__h81008 ;
  assign x__h81310 = y__h72065 ^ x__h72064 ;
  assign x__h81355 = x__h81159 | y__h81160 ;
  assign x__h81461 = y__h72215 ^ x__h72214 ;
  assign x__h81506 = x__h81310 | y__h81311 ;
  assign x__h8157 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[29] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[29] ;
  assign x__h81612 = y__h72365 ^ x__h72364 ;
  assign x__h81657 = x__h81461 | y__h81462 ;
  assign x__h81763 = y__h72515 ^ x__h72514 ;
  assign x__h81808 = x__h81612 | y__h81613 ;
  assign x__h81914 = y__h72665 ^ x__h72664 ;
  assign x__h81959 = x__h81763 | y__h81764 ;
  assign x__h8204 = x__h8003 | y__h8004 ;
  assign x__h82110 = x__h81914 | y__h81915 ;
  assign x__h82261 = x__h85387 | y__h82066 ;
  assign x__h82412 = x__h85387 | y__h82217 ;
  assign x__h82563 = x__h85387 | y__h82368 ;
  assign x__h82714 = x__h85387 | y__h82519 ;
  assign x__h82865 = x__h85387 | y__h82670 ;
  assign x__h83016 = x__h85387 | y__h82821 ;
  assign x__h8311 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[30] &
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[30] ;
  assign x__h83167 = x__h85387 | y__h82972 ;
  assign x__h83318 = x__h85387 | y__h83123 ;
  assign x__h83469 = x__h85387 | y__h83274 ;
  assign x__h8358 = x__h8157 | y__h8158 ;
  assign x__h83620 = x__h85387 | y__h83425 ;
  assign x__h83771 = x__h85387 | y__h83576 ;
  assign x__h83922 = x__h85387 | y__h83727 ;
  assign x__h84073 = x__h85387 | y__h83878 ;
  assign x__h84224 = x__h85387 | y__h84029 ;
  assign x__h84375 = x__h85387 | y__h84180 ;
  assign x__h84526 = x__h85387 | y__h84331 ;
  assign x__h84677 = x__h85387 | y__h84482 ;
  assign x__h84828 = x__h85387 | y__h84633 ;
  assign x__h84979 = x__h85387 | y__h84784 ;
  assign x__h85130 = x__h85387 | y__h84935 ;
  assign x__h85281 = x__h85387 | y__h85086 ;
  assign x__h85387 =
	     ~rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign x__h85432 = x__h85387 | y__h85237 ;
  assign x__h88762 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[1] |
	     y__h88563 ;
  assign x__h88915 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[2] |
	     y__h88717 ;
  assign x__h89068 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[3] |
	     y__h88870 ;
  assign x__h89221 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[4] |
	     y__h89023 ;
  assign x__h89374 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[5] |
	     y__h89176 ;
  assign x__h89527 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[6] |
	     y__h89329 ;
  assign x__h89680 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[7] |
	     y__h89482 ;
  assign x__h89833 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[8] |
	     y__h89635 ;
  assign x__h89986 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[9] |
	     y__h89788 ;
  assign x__h90139 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[10] |
	     y__h89941 ;
  assign x__h90292 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[11] |
	     y__h90094 ;
  assign x__h90445 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[12] |
	     y__h90247 ;
  assign x__h90598 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[13] |
	     y__h90400 ;
  assign x__h90751 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[14] |
	     y__h90553 ;
  assign x__h90904 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[15] |
	     y__h90706 ;
  assign x__h91057 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[16] |
	     y__h90859 ;
  assign x__h91210 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[17] |
	     y__h91012 ;
  assign x__h91363 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[18] |
	     y__h91165 ;
  assign x__h91516 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[19] |
	     y__h91318 ;
  assign x__h91669 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[20] |
	     y__h91471 ;
  assign x__h91822 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[21] |
	     y__h91624 ;
  assign x__h91975 =
	     _0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[22] |
	     y__h91777 ;
  assign x__h97349 =
	     IF_mant_a_adj5593_BIT_0_AND_y7005_THEN_2_ELSE_0__q21[1] &
	     mant_a_adj__h95593[1] ;
  assign x__h97501 = x__h97349 & mant_a_adj__h95593[2] ;
  assign x__h97653 = x__h97501 & mant_a_adj__h95593[3] ;
  assign x__h97805 = x__h97653 & mant_a_adj__h95593[4] ;
  assign x__h97957 = x__h97805 & mant_a_adj__h95593[5] ;
  assign x__h98109 = x__h97957 & mant_a_adj__h95593[6] ;
  assign x__h98261 = x__h98109 & mant_a_adj__h95593[7] ;
  assign x__h98413 = x__h98261 & mant_a_adj__h95593[8] ;
  assign x__h98565 = x__h98413 & mant_a_adj__h95593[9] ;
  assign x__h98717 = x__h98565 & mant_a_adj__h95593[10] ;
  assign x__h98869 = x__h98717 & mant_a_adj__h95593[11] ;
  assign x__h99021 = x__h98869 & mant_a_adj__h95593[12] ;
  assign x__h99173 = x__h99021 & mant_a_adj__h95593[13] ;
  assign x__h99325 = x__h99173 & mant_a_adj__h95593[14] ;
  assign x__h99477 = x__h99325 & mant_a_adj__h95593[15] ;
  assign x__h99629 = x__h99477 & mant_a_adj__h95593[16] ;
  assign x__h99781 = x__h99629 & mant_a_adj__h95593[17] ;
  assign x__h99933 = x__h99781 & mant_a_adj__h95593[18] ;
  assign y__h105480 = x__h105481 ^ INV_rg_c_BITS_30_TO_23__q14[0] ;
  assign y__h105626 = IF_x05479_OR_y05480_THEN_3_ELSE_1__q17[1] & y__h105671 ;
  assign y__h105671 = x__h105627 ^ INV_rg_c_BITS_30_TO_23__q14[1] ;
  assign y__h105777 = x__h105821 & y__h105822 ;
  assign y__h105822 = x__h105778 ^ INV_rg_c_BITS_30_TO_23__q14[2] ;
  assign y__h105927 = x__h105971 & y__h105972 ;
  assign y__h105972 = x__h105928 ^ INV_rg_c_BITS_30_TO_23__q14[3] ;
  assign y__h106077 = x__h106121 & y__h106122 ;
  assign y__h106122 = x__h106078 ^ INV_rg_c_BITS_30_TO_23__q14[4] ;
  assign y__h106227 = x__h106271 & y__h106272 ;
  assign y__h106272 = x__h106228 ^ INV_rg_c_BITS_30_TO_23__q14[5] ;
  assign y__h106377 = x__h106421 & y__h106422 ;
  assign y__h106422 = x__h106378 ^ INV_rg_c_BITS_30_TO_23__q14[6] ;
  assign y__h106527 = x__h106571 & y__h106572 ;
  assign y__h106572 = x__h106528 ^ INV_rg_c_BITS_30_TO_23__q14[7] ;
  assign y__h114342 = x__h119349 | y__h119350 ;
  assign y__h114970 = IF_INV_y05480_THEN_3_ELSE_1__q18[1] & y__h115015 ;
  assign y__h115015 = ~x__h114969 ;
  assign y__h115122 = x__h115166 & y__h115167 ;
  assign y__h11514 =
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q43[1] &
	     y__h11561 ;
  assign y__h115167 = ~x__h115121 ;
  assign y__h115273 = x__h115317 & y__h115318 ;
  assign y__h115318 = ~x__h115272 ;
  assign y__h115424 = x__h115468 & y__h115469 ;
  assign y__h115469 = ~x__h115423 ;
  assign y__h115575 = x__h115619 & y__h115620 ;
  assign y__h11561 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[1] ^
	     rg_c[1] ;
  assign y__h115620 = ~x__h115574 ;
  assign y__h115726 = x__h115770 & y__h115771 ;
  assign y__h115771 = ~x__h115725 ;
  assign y__h115877 = x__h115921 & y__h115922 ;
  assign y__h115922 = ~x__h115876 ;
  assign y__h116028 =
	     x__h116072 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116179 =
	     x__h116223 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116330 =
	     x__h116374 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116481 =
	     x__h116525 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116632 =
	     x__h116676 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11669 = x__h11715 & y__h11716 ;
  assign y__h116783 =
	     x__h116827 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h116934 =
	     x__h116978 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117085 =
	     x__h117129 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11716 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[2] ^
	     rg_c[2] ;
  assign y__h117236 =
	     x__h117280 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117387 =
	     x__h117431 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117538 =
	     x__h117582 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117689 =
	     x__h117733 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117840 =
	     x__h117884 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h117991 =
	     x__h118035 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118142 =
	     x__h118186 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11823 = x__h11869 & y__h11870 ;
  assign y__h118293 =
	     x__h118337 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118444 =
	     x__h118488 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118595 =
	     x__h118639 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11870 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[3] ^
	     rg_c[3] ;
  assign y__h118746 =
	     x__h118790 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h118897 =
	     x__h118941 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119048 =
	     x__h119092 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119199 =
	     x__h119243 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h119350 =
	     x__h119394 &
	     rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_rg_a_B_ETC___d901 ;
  assign y__h11977 = x__h12023 & y__h12024 ;
  assign y__h12024 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[4] ^
	     rg_c[4] ;
  assign y__h12131 = x__h12177 & y__h12178 ;
  assign y__h12178 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[5] ^
	     rg_c[5] ;
  assign y__h122525 =
	     IF_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9__ETC__q23[1] &
	     y__h122571 ;
  assign y__h122571 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[1] ;
  assign y__h122679 = x__h122724 & y__h122725 ;
  assign y__h122725 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[2] ;
  assign y__h122832 = x__h122877 & y__h122878 ;
  assign y__h12285 = x__h12331 & y__h12332 ;
  assign y__h122878 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[3] ;
  assign y__h122985 = x__h123030 & y__h123031 ;
  assign y__h123031 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[4] ;
  assign y__h123138 = x__h123183 & y__h123184 ;
  assign y__h123184 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[5] ;
  assign y__h123291 = x__h123336 & y__h123337 ;
  assign y__h12332 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[6] ^
	     rg_c[6] ;
  assign y__h123337 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[6] ;
  assign y__h123444 = x__h123489 & y__h123490 ;
  assign y__h123490 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[7] ;
  assign y__h123597 = x__h123642 & y__h123643 ;
  assign y__h123643 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[8] ;
  assign y__h123750 = x__h123795 & y__h123796 ;
  assign y__h123796 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[9] ;
  assign y__h123903 = x__h123948 & y__h123949 ;
  assign y__h123949 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[10] ;
  assign y__h124056 = x__h124101 & y__h124102 ;
  assign y__h124102 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[11] ;
  assign y__h124209 = x__h124254 & y__h124255 ;
  assign y__h124255 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[12] ;
  assign y__h124362 = x__h124407 & y__h124408 ;
  assign y__h12439 = x__h12485 & y__h12486 ;
  assign y__h124408 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[13] ;
  assign y__h124515 = x__h124560 & y__h124561 ;
  assign y__h124561 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[14] ;
  assign y__h124668 = x__h124713 & y__h124714 ;
  assign y__h124714 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[15] ;
  assign y__h124821 = x__h124866 & y__h124867 ;
  assign y__h12486 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[7] ^
	     rg_c[7] ;
  assign y__h124867 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[16] ;
  assign y__h124974 = x__h125019 & y__h125020 ;
  assign y__h125020 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[17] ;
  assign y__h125127 = x__h125172 & y__h125173 ;
  assign y__h125173 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[18] ;
  assign y__h125280 = x__h125325 & y__h125326 ;
  assign y__h125326 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[19] ;
  assign y__h125433 = x__h125478 & y__h125479 ;
  assign y__h125479 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[20] ;
  assign y__h125586 = x__h125631 & y__h125632 ;
  assign y__h125632 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[21] ;
  assign y__h125739 = x__h125784 & y__h125785 ;
  assign y__h125785 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[22] ;
  assign y__h12593 = x__h12639 & y__h12640 ;
  assign y__h125938 =
	     ~_0b1_SL_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8_9_XOR_ETC___d1022[23] ;
  assign y__h12640 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[8] ^
	     rg_c[8] ;
  assign y__h12747 = x__h12793 & y__h12794 ;
  assign y__h12794 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[9] ^
	     rg_c[9] ;
  assign y__h12901 = x__h12947 & y__h12948 ;
  assign y__h12948 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[10] ^
	     rg_c[10] ;
  assign y__h130446 = x__h135567 & mant_b_adj__h129555[30] ;
  assign y__h13055 = x__h13101 & y__h13102 ;
  assign y__h130967 =
	     mant_b__h18604[{ INV_rg_a_BIT_11_6_XOR_rg_b_1_BIT_11_7_2_XOR_rg_ETC___d1002,
			      INV_rg_a_BIT_10_9_XOR_rg_b_1_BIT_10_0_9_XOR_rg_ETC___d1003,
			      INV_rg_a_BIT_9_2_XOR_rg_b_1_BIT_9_3_6_XOR_rg_a_ETC___d1004,
			      INV_rg_a_BIT_8_5_XOR_rg_b_1_BIT_8_6_3_XOR_IF_r_ETC___d1005,
			      y__h105480 }] ;
  assign y__h13102 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[11] ^
	     rg_c[11] ;
  assign y__h13209 = x__h13255 & y__h13256 ;
  assign y__h13256 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[12] ^
	     rg_c[12] ;
  assign y__h13363 = x__h13409 & y__h13410 ;
  assign y__h13410 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[13] ^
	     rg_c[13] ;
  assign y__h13517 = x__h13563 & y__h13564 ;
  assign y__h13564 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[14] ^
	     rg_c[14] ;
  assign y__h13671 = x__h13717 & y__h13718 ;
  assign y__h13718 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[15] ^
	     rg_c[15] ;
  assign y__h13825 = x__h13871 & y__h13872 ;
  assign y__h13872 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[16] ^
	     rg_c[16] ;
  assign y__h139631 =
	     IF_mant_a_adj8606_BIT_0_AND_mant_b_adj8608_BIT_ETC__q26[1] &
	     y__h139678 ;
  assign y__h139678 = mant_a_adj__h18606[1] ^ mant_b_adj__h18608[1] ;
  assign y__h139786 = x__h139832 & y__h139833 ;
  assign y__h13979 = x__h14025 & y__h14026 ;
  assign y__h139833 = mant_a_adj__h18606[2] ^ mant_b_adj__h18608[2] ;
  assign y__h139940 = x__h139986 & y__h139987 ;
  assign y__h139987 = mant_a_adj__h18606[3] ^ mant_b_adj__h18608[3] ;
  assign y__h140094 = x__h140140 & y__h140141 ;
  assign y__h140141 = mant_a_adj__h18606[4] ^ mant_b_adj__h18608[4] ;
  assign y__h140248 = x__h140294 & y__h140295 ;
  assign y__h14026 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[17] ^
	     rg_c[17] ;
  assign y__h140295 = mant_a_adj__h18606[5] ^ mant_b_adj__h18608[5] ;
  assign y__h140402 = x__h140448 & y__h140449 ;
  assign y__h140449 = mant_a_adj__h18606[6] ^ mant_b_adj__h18608[6] ;
  assign y__h140556 = x__h140602 & y__h140603 ;
  assign y__h140603 = mant_a_adj__h18606[7] ^ mant_b_adj__h18608[7] ;
  assign y__h140710 = x__h140756 & y__h140757 ;
  assign y__h140757 = mant_a_adj__h18606[8] ^ mant_b_adj__h18608[8] ;
  assign y__h140864 = x__h140910 & y__h140911 ;
  assign y__h140911 = mant_a_adj__h18606[9] ^ mant_b_adj__h18608[9] ;
  assign y__h141018 = x__h141064 & y__h141065 ;
  assign y__h141065 = mant_a_adj__h18606[10] ^ mant_b_adj__h18608[10] ;
  assign y__h141172 = x__h141218 & y__h141219 ;
  assign y__h141219 = mant_a_adj__h18606[11] ^ mant_b_adj__h18608[11] ;
  assign y__h141326 = x__h141372 & y__h141373 ;
  assign y__h14133 = x__h14179 & y__h14180 ;
  assign y__h141373 = mant_a_adj__h18606[12] ^ mant_b_adj__h18608[12] ;
  assign y__h141480 = x__h141526 & y__h141527 ;
  assign y__h141527 = mant_a_adj__h18606[13] ^ mant_b_adj__h18608[13] ;
  assign y__h141634 = x__h141680 & y__h141681 ;
  assign y__h141681 = mant_a_adj__h18606[14] ^ mant_b_adj__h18608[14] ;
  assign y__h141788 = x__h141834 & y__h141835 ;
  assign y__h14180 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[18] ^
	     rg_c[18] ;
  assign y__h141835 = mant_a_adj__h18606[15] ^ mant_b_adj__h18608[15] ;
  assign y__h141942 = x__h141988 & y__h141989 ;
  assign y__h141989 = mant_a_adj__h18606[16] ^ mant_b_adj__h18608[16] ;
  assign y__h142096 = x__h142142 & y__h142143 ;
  assign y__h142143 = mant_a_adj__h18606[17] ^ mant_b_adj__h18608[17] ;
  assign y__h142250 = x__h142296 & y__h142297 ;
  assign y__h142297 = mant_a_adj__h18606[18] ^ mant_b_adj__h18608[18] ;
  assign y__h142404 = x__h142450 & y__h142451 ;
  assign y__h142451 = mant_a_adj__h18606[19] ^ mant_b_adj__h18608[19] ;
  assign y__h142558 = x__h142604 & y__h142605 ;
  assign y__h142605 = mant_a_adj__h18606[20] ^ mant_b_adj__h18608[20] ;
  assign y__h142712 = x__h142758 & y__h142759 ;
  assign y__h142759 = mant_a_adj__h18606[21] ^ mant_b_adj__h18608[21] ;
  assign y__h142866 = x__h142912 & y__h142913 ;
  assign y__h14287 = x__h14333 & y__h14334 ;
  assign y__h142913 = mant_a_adj__h18606[22] ^ mant_b_adj__h18608[22] ;
  assign y__h143020 = x__h143066 & y__h143067 ;
  assign y__h143067 = mant_a_adj__h18606[23] ^ mant_b_adj__h18608[23] ;
  assign y__h143174 = x__h143220 & y__h143221 ;
  assign y__h143221 = mant_a_adj__h18606[24] ^ mant_b_adj__h18608[24] ;
  assign y__h143328 = x__h143374 & y__h143375 ;
  assign y__h14334 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[19] ^
	     rg_c[19] ;
  assign y__h143375 = mant_a_adj__h18606[25] ^ mant_b_adj__h18608[25] ;
  assign y__h143482 = x__h143528 & y__h143529 ;
  assign y__h143529 = mant_a_adj__h18606[26] ^ mant_b_adj__h18608[26] ;
  assign y__h143636 = x__h143682 & y__h143683 ;
  assign y__h143683 = mant_a_adj__h18606[27] ^ mant_b_adj__h18608[27] ;
  assign y__h143790 = x__h143836 & y__h143837 ;
  assign y__h143837 = mant_a_adj__h18606[28] ^ mant_b_adj__h18608[28] ;
  assign y__h143944 = x__h143990 & y__h143991 ;
  assign y__h143991 = mant_a_adj__h18606[29] ^ mant_b_adj__h18608[29] ;
  assign y__h144250 = x__h143943 | y__h143944 ;
  assign y__h14441 = x__h14487 & y__h14488 ;
  assign y__h14488 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[20] ^
	     rg_c[20] ;
  assign y__h14595 = x__h14641 & y__h14642 ;
  assign y__h14642 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[21] ^
	     rg_c[21] ;
  assign y__h14749 = x__h14795 & y__h14796 ;
  assign y__h1475 = x__h15980 | y__h15981 ;
  assign y__h14796 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[22] ^
	     rg_c[22] ;
  assign y__h148038 = mant_a_adj__h18606[0] ^ INV_mant_b_adj8608__q24[0] ;
  assign y__h148188 = IF_x48037_OR_y48038_THEN_3_ELSE_1__q27[1] & y__h148235 ;
  assign y__h148235 = mant_a_adj__h18606[1] ^ INV_mant_b_adj8608__q24[1] ;
  assign y__h148343 = x__h148389 & y__h148390 ;
  assign y__h148390 = mant_a_adj__h18606[2] ^ INV_mant_b_adj8608__q24[2] ;
  assign y__h148497 = x__h148543 & y__h148544 ;
  assign y__h148544 = mant_a_adj__h18606[3] ^ INV_mant_b_adj8608__q24[3] ;
  assign y__h148651 = x__h148697 & y__h148698 ;
  assign y__h148698 = mant_a_adj__h18606[4] ^ INV_mant_b_adj8608__q24[4] ;
  assign y__h148805 = x__h148851 & y__h148852 ;
  assign y__h148852 = mant_a_adj__h18606[5] ^ INV_mant_b_adj8608__q24[5] ;
  assign y__h148959 = x__h149005 & y__h149006 ;
  assign y__h149006 = mant_a_adj__h18606[6] ^ INV_mant_b_adj8608__q24[6] ;
  assign y__h14903 = x__h14949 & y__h14950 ;
  assign y__h149113 = x__h149159 & y__h149160 ;
  assign y__h149160 = mant_a_adj__h18606[7] ^ INV_mant_b_adj8608__q24[7] ;
  assign y__h149267 = x__h149313 & y__h149314 ;
  assign y__h149314 = mant_a_adj__h18606[8] ^ INV_mant_b_adj8608__q24[8] ;
  assign y__h149421 = x__h149467 & y__h149468 ;
  assign y__h149468 = mant_a_adj__h18606[9] ^ INV_mant_b_adj8608__q24[9] ;
  assign y__h14950 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[23] ^
	     rg_c[23] ;
  assign y__h149575 = x__h149621 & y__h149622 ;
  assign y__h149622 = mant_a_adj__h18606[10] ^ INV_mant_b_adj8608__q24[10] ;
  assign y__h149729 = x__h149775 & y__h149776 ;
  assign y__h149776 = mant_a_adj__h18606[11] ^ INV_mant_b_adj8608__q24[11] ;
  assign y__h149883 = x__h149929 & y__h149930 ;
  assign y__h149930 = mant_a_adj__h18606[12] ^ INV_mant_b_adj8608__q24[12] ;
  assign y__h150037 = x__h150083 & y__h150084 ;
  assign y__h150084 = mant_a_adj__h18606[13] ^ INV_mant_b_adj8608__q24[13] ;
  assign y__h150191 = x__h150237 & y__h150238 ;
  assign y__h150238 = mant_a_adj__h18606[14] ^ INV_mant_b_adj8608__q24[14] ;
  assign y__h150345 = x__h150391 & y__h150392 ;
  assign y__h150392 = mant_a_adj__h18606[15] ^ INV_mant_b_adj8608__q24[15] ;
  assign y__h150499 = x__h150545 & y__h150546 ;
  assign y__h150546 = mant_a_adj__h18606[16] ^ INV_mant_b_adj8608__q24[16] ;
  assign y__h15057 = x__h15103 & y__h15104 ;
  assign y__h150653 = x__h150699 & y__h150700 ;
  assign y__h150700 = mant_a_adj__h18606[17] ^ INV_mant_b_adj8608__q24[17] ;
  assign y__h150807 = x__h150853 & y__h150854 ;
  assign y__h150854 = mant_a_adj__h18606[18] ^ INV_mant_b_adj8608__q24[18] ;
  assign y__h150961 = x__h151007 & y__h151008 ;
  assign y__h151008 = mant_a_adj__h18606[19] ^ INV_mant_b_adj8608__q24[19] ;
  assign y__h15104 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[24] ^
	     rg_c[24] ;
  assign y__h151115 = x__h151161 & y__h151162 ;
  assign y__h151162 = mant_a_adj__h18606[20] ^ INV_mant_b_adj8608__q24[20] ;
  assign y__h151269 = x__h151315 & y__h151316 ;
  assign y__h151316 = mant_a_adj__h18606[21] ^ INV_mant_b_adj8608__q24[21] ;
  assign y__h151423 = x__h151469 & y__h151470 ;
  assign y__h151470 = mant_a_adj__h18606[22] ^ INV_mant_b_adj8608__q24[22] ;
  assign y__h151577 = x__h151623 & y__h151624 ;
  assign y__h151624 = mant_a_adj__h18606[23] ^ INV_mant_b_adj8608__q24[23] ;
  assign y__h151731 = x__h151777 & y__h151778 ;
  assign y__h151778 = mant_a_adj__h18606[24] ^ INV_mant_b_adj8608__q24[24] ;
  assign y__h151885 = x__h151931 & y__h151932 ;
  assign y__h151932 = mant_a_adj__h18606[25] ^ INV_mant_b_adj8608__q24[25] ;
  assign y__h152039 = x__h152085 & y__h152086 ;
  assign y__h152086 = mant_a_adj__h18606[26] ^ INV_mant_b_adj8608__q24[26] ;
  assign y__h15211 = x__h15257 & y__h15258 ;
  assign y__h152193 = x__h152239 & y__h152240 ;
  assign y__h152240 = mant_a_adj__h18606[27] ^ INV_mant_b_adj8608__q24[27] ;
  assign y__h152347 = x__h152393 & y__h152394 ;
  assign y__h152394 = mant_a_adj__h18606[28] ^ INV_mant_b_adj8608__q24[28] ;
  assign y__h152501 = x__h152547 & y__h152548 ;
  assign y__h152548 = mant_a_adj__h18606[29] ^ INV_mant_b_adj8608__q24[29] ;
  assign y__h15258 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[25] ^
	     rg_c[25] ;
  assign y__h152807 = x__h152500 | y__h152501 ;
  assign y__h15365 = x__h15411 & y__h15412 ;
  assign y__h15412 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[26] ^
	     rg_c[26] ;
  assign y__h15519 = x__h15565 & y__h15566 ;
  assign y__h15566 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[27] ^
	     rg_c[27] ;
  assign y__h156596 = mant_b_adj__h18608[0] ^ INV_mant_a_adj8606__q25[0] ;
  assign y__h15673 = x__h15719 & y__h15720 ;
  assign y__h156746 = IF_x56595_OR_y56596_THEN_3_ELSE_1__q28[1] & y__h156793 ;
  assign y__h156793 = mant_b_adj__h18608[1] ^ INV_mant_a_adj8606__q25[1] ;
  assign y__h156901 = x__h156947 & y__h156948 ;
  assign y__h156948 = mant_b_adj__h18608[2] ^ INV_mant_a_adj8606__q25[2] ;
  assign y__h157055 = x__h157101 & y__h157102 ;
  assign y__h157102 = mant_b_adj__h18608[3] ^ INV_mant_a_adj8606__q25[3] ;
  assign y__h15720 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[28] ^
	     rg_c[28] ;
  assign y__h157209 = x__h157255 & y__h157256 ;
  assign y__h157256 = mant_b_adj__h18608[4] ^ INV_mant_a_adj8606__q25[4] ;
  assign y__h157363 = x__h157409 & y__h157410 ;
  assign y__h157410 = mant_b_adj__h18608[5] ^ INV_mant_a_adj8606__q25[5] ;
  assign y__h157517 = x__h157563 & y__h157564 ;
  assign y__h157564 = mant_b_adj__h18608[6] ^ INV_mant_a_adj8606__q25[6] ;
  assign y__h157671 = x__h157717 & y__h157718 ;
  assign y__h157718 = mant_b_adj__h18608[7] ^ INV_mant_a_adj8606__q25[7] ;
  assign y__h157825 = x__h157871 & y__h157872 ;
  assign y__h157872 = mant_b_adj__h18608[8] ^ INV_mant_a_adj8606__q25[8] ;
  assign y__h157979 = x__h158025 & y__h158026 ;
  assign y__h158026 = mant_b_adj__h18608[9] ^ INV_mant_a_adj8606__q25[9] ;
  assign y__h158133 = x__h158179 & y__h158180 ;
  assign y__h158180 = mant_b_adj__h18608[10] ^ INV_mant_a_adj8606__q25[10] ;
  assign y__h15827 = x__h15873 & y__h15874 ;
  assign y__h158287 = x__h158333 & y__h158334 ;
  assign y__h158334 = mant_b_adj__h18608[11] ^ INV_mant_a_adj8606__q25[11] ;
  assign y__h158441 = x__h158487 & y__h158488 ;
  assign y__h158488 = mant_b_adj__h18608[12] ^ INV_mant_a_adj8606__q25[12] ;
  assign y__h158595 = x__h158641 & y__h158642 ;
  assign y__h158642 = mant_b_adj__h18608[13] ^ INV_mant_a_adj8606__q25[13] ;
  assign y__h15874 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[29] ^
	     rg_c[29] ;
  assign y__h158749 = x__h158795 & y__h158796 ;
  assign y__h158796 = mant_b_adj__h18608[14] ^ INV_mant_a_adj8606__q25[14] ;
  assign y__h158903 = x__h158949 & y__h158950 ;
  assign y__h158950 = mant_b_adj__h18608[15] ^ INV_mant_a_adj8606__q25[15] ;
  assign y__h159057 = x__h159103 & y__h159104 ;
  assign y__h159104 = mant_b_adj__h18608[16] ^ INV_mant_a_adj8606__q25[16] ;
  assign y__h159211 = x__h159257 & y__h159258 ;
  assign y__h159258 = mant_b_adj__h18608[17] ^ INV_mant_a_adj8606__q25[17] ;
  assign y__h159365 = x__h159411 & y__h159412 ;
  assign y__h159412 = mant_b_adj__h18608[18] ^ INV_mant_a_adj8606__q25[18] ;
  assign y__h159519 = x__h159565 & y__h159566 ;
  assign y__h159566 = mant_b_adj__h18608[19] ^ INV_mant_a_adj8606__q25[19] ;
  assign y__h159673 = x__h159719 & y__h159720 ;
  assign y__h159720 = mant_b_adj__h18608[20] ^ INV_mant_a_adj8606__q25[20] ;
  assign y__h15981 = x__h16027 & y__h16028 ;
  assign y__h159827 = x__h159873 & y__h159874 ;
  assign y__h159874 = mant_b_adj__h18608[21] ^ INV_mant_a_adj8606__q25[21] ;
  assign y__h159981 = x__h160027 & y__h160028 ;
  assign y__h160028 = mant_b_adj__h18608[22] ^ INV_mant_a_adj8606__q25[22] ;
  assign y__h160135 = x__h160181 & y__h160182 ;
  assign y__h160182 = mant_b_adj__h18608[23] ^ INV_mant_a_adj8606__q25[23] ;
  assign y__h16028 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2470[30] ^
	     rg_c[30] ;
  assign y__h160289 = x__h160335 & y__h160336 ;
  assign y__h160336 = mant_b_adj__h18608[24] ^ INV_mant_a_adj8606__q25[24] ;
  assign y__h160443 = x__h160489 & y__h160490 ;
  assign y__h160490 = mant_b_adj__h18608[25] ^ INV_mant_a_adj8606__q25[25] ;
  assign y__h160597 = x__h160643 & y__h160644 ;
  assign y__h160644 = mant_b_adj__h18608[26] ^ INV_mant_a_adj8606__q25[26] ;
  assign y__h160751 = x__h160797 & y__h160798 ;
  assign y__h160798 = mant_b_adj__h18608[27] ^ INV_mant_a_adj8606__q25[27] ;
  assign y__h160905 = x__h160951 & y__h160952 ;
  assign y__h160952 = mant_b_adj__h18608[28] ^ INV_mant_a_adj8606__q25[28] ;
  assign y__h161059 = x__h161105 & y__h161106 ;
  assign y__h161106 = mant_b_adj__h18608[29] ^ INV_mant_a_adj8606__q25[29] ;
  assign y__h161365 = x__h161058 | y__h161059 ;
  assign y__h182101 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[1] ^
	     IF_IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_ETC__q30[1] ;
  assign y__h182252 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[2] ^
	     x__h174839 ;
  assign y__h182402 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[3] ^
	     x__h174989 ;
  assign y__h182552 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[4] ^
	     x__h175139 ;
  assign y__h182702 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[5] ^
	     x__h175289 ;
  assign y__h182852 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[6] ^
	     x__h175439 ;
  assign y__h183002 =
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[7] ^
	     x__h175589 ;
  assign y__h183152 =
	     x__h175589 &
	     IF_0_CONCAT_rg_a_BIT_14_7_XOR_rg_b_1_BIT_14_8__ETC___d2012[7] ;
  assign y__h21144 =
	     IF_rg_a_BIT_7_AND_rg_b_BIT_7_THEN_2_ELSE_0__q8[1] & y__h21189 ;
  assign y__h21189 = rg_a[8] ^ rg_b[8] ;
  assign y__h21295 = x__h21339 & y__h21340 ;
  assign y__h21340 = rg_a[9] ^ rg_b[9] ;
  assign y__h21445 = x__h21489 & y__h21490 ;
  assign y__h21490 = rg_a[10] ^ rg_b[10] ;
  assign y__h21595 = x__h21639 & y__h21640 ;
  assign y__h21640 = rg_a[11] ^ rg_b[11] ;
  assign y__h21745 = x__h21789 & y__h21790 ;
  assign y__h21790 = rg_a[12] ^ rg_b[12] ;
  assign y__h21895 = x__h21939 & y__h21940 ;
  assign y__h21940 = rg_a[13] ^ rg_b[13] ;
  assign y__h22090 = rg_a[14] ^ rg_b[14] ;
  assign y__h2486 = x__h8311 | y__h8312 ;
  assign y__h2704 = cin__h2684 & shift_a__h2678 ;
  assign y__h2706 = b__h2683 & cin__h2684 ;
  assign y__h2770 = cin__h2750 & shift_a__h2744 ;
  assign y__h2772 = b__h2749 & cin__h2750 ;
  assign y__h2836 = cin__h2816 & shift_a__h2810 ;
  assign y__h2838 = b__h2815 & cin__h2816 ;
  assign y__h2902 = cin__h2882 & shift_a__h2876 ;
  assign y__h2904 = b__h2881 & cin__h2882 ;
  assign y__h29112 = cin__h29092 & partial_product__h29086 ;
  assign y__h29114 = b__h29091 & cin__h29092 ;
  assign y__h29178 = cin__h29158 & partial_product__h29152 ;
  assign y__h29180 = b__h29157 & cin__h29158 ;
  assign y__h29244 = cin__h29224 & partial_product__h29218 ;
  assign y__h29246 = b__h29223 & cin__h29224 ;
  assign y__h29310 = cin__h29290 & partial_product__h29284 ;
  assign y__h29312 = b__h29289 & cin__h29290 ;
  assign y__h29376 = cin__h29356 & partial_product__h29350 ;
  assign y__h29378 = b__h29355 & cin__h29356 ;
  assign y__h29659 = cin__h29008 & partial_product__h29002 ;
  assign y__h29661 = b__h29007 & cin__h29008 ;
  assign y__h2968 = cin__h2948 & shift_a__h2942 ;
  assign y__h2970 = b__h2947 & cin__h2948 ;
  assign y__h30398 =
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC__q9[2] &
	     y__h30444 ;
  assign y__h30444 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[2] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[1] ;
  assign y__h30551 = x__h30596 & y__h30597 ;
  assign y__h30597 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[3] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[2] ;
  assign y__h30703 = x__h30748 & y__h30749 ;
  assign y__h30749 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[4] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[3] ;
  assign y__h30855 = x__h30900 & y__h30901 ;
  assign y__h30901 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[5] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[4] ;
  assign y__h31007 = x__h31052 & y__h31053 ;
  assign y__h31053 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[6] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[5] ;
  assign y__h31159 = x__h31204 & y__h31205 ;
  assign y__h31205 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[7] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[6] ;
  assign y__h31311 = x__h31356 & y__h31357 ;
  assign y__h31357 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[8] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[7] ;
  assign y__h31463 = x__h31508 & y__h31509 ;
  assign y__h31509 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[9] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[8] ;
  assign y__h31615 = x__h31660 & y__h31661 ;
  assign y__h31661 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[10] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[9] ;
  assign y__h31767 = x__h31812 & y__h31813 ;
  assign y__h31813 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[11] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[10] ;
  assign y__h31919 = x__h31964 & y__h31965 ;
  assign y__h31965 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[12] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[11] ;
  assign y__h32071 = x__h32116 & y__h32117 ;
  assign y__h32117 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[13] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[12] ;
  assign y__h32223 = x__h32268 & y__h32269 ;
  assign y__h32269 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[14] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[13] ;
  assign y__h32421 =
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR_IF__ETC___d141[15] ^
	     _1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_AND_IF__ETC___d147[14] ;
  assign y__h3250 = cin__h2618 & shift_a__h2612 ;
  assign y__h3252 = b__h2617 & cin__h2618 ;
  assign y__h3845 =
	     IF_IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_ETC__q42[1] &
	     y__h3892 ;
  assign y__h3892 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[1] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[1] ;
  assign y__h4000 = x__h4046 & y__h4047 ;
  assign y__h4047 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[2] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[2] ;
  assign y__h4154 = x__h4200 & y__h4201 ;
  assign y__h4201 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[3] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[3] ;
  assign y__h4308 = x__h4354 & y__h4355 ;
  assign y__h4355 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[4] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[4] ;
  assign y__h4462 = x__h4508 & y__h4509 ;
  assign y__h4509 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[5] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[5] ;
  assign y__h46149 =
	     x__h46150 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[0] ;
  assign y__h4616 = x__h4662 & y__h4663 ;
  assign y__h46297 = IF_x6148_OR_y6149_THEN_3_ELSE_1__q13[1] & y__h46343 ;
  assign y__h46343 =
	     x__h46298 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[1] ;
  assign y__h46450 = x__h46495 & y__h46496 ;
  assign y__h46496 =
	     x__h46451 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[2] ;
  assign y__h46602 = x__h46647 & y__h46648 ;
  assign y__h4663 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[6] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[6] ;
  assign y__h46648 =
	     x__h46603 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[3] ;
  assign y__h46754 = x__h46799 & y__h46800 ;
  assign y__h46800 =
	     x__h46755 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[4] ;
  assign y__h46906 = x__h46951 & y__h46952 ;
  assign y__h46952 =
	     x__h46907 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[5] ;
  assign y__h47058 = x__h47103 & y__h47104 ;
  assign y__h47104 =
	     x__h47059 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[6] ;
  assign y__h47256 =
	     x__h47211 ^
	     IF_1_CONCAT_rg_a_BITS_6_TO_0_2_CONCAT_0_3_XOR__ETC___d267[7] ;
  assign y__h4770 = x__h4816 & y__h4817 ;
  assign y__h4817 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[7] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[7] ;
  assign y__h4924 = x__h4970 & y__h4971 ;
  assign y__h4971 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[8] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[8] ;
  assign y__h5078 = x__h5124 & y__h5125 ;
  assign y__h5125 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[9] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[9] ;
  assign y__h5232 = x__h5278 & y__h5279 ;
  assign y__h5279 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[10] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[10] ;
  assign y__h5386 = x__h5432 & y__h5433 ;
  assign y__h5433 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[11] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[11] ;
  assign y__h54892 = y__h31509 ^ x__h31508 ;
  assign y__h55043 = y__h31661 ^ x__h31660 ;
  assign y__h55193 = y__h31813 ^ x__h31812 ;
  assign y__h55343 = y__h31965 ^ x__h31964 ;
  assign y__h5540 = x__h5586 & y__h5587 ;
  assign y__h55493 = y__h32117 ^ x__h32116 ;
  assign y__h55643 = y__h32269 ^ x__h32268 ;
  assign y__h5587 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[12] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[12] ;
  assign y__h5694 = x__h5740 & y__h5741 ;
  assign y__h5741 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[13] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[13] ;
  assign y__h5848 = x__h5894 & y__h5895 ;
  assign y__h5895 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[14] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[14] ;
  assign y__h6002 = x__h6048 & y__h6049 ;
  assign y__h6049 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[15] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[15] ;
  assign y__h6156 = x__h6202 & y__h6203 ;
  assign y__h6203 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[16] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[16] ;
  assign y__h63027 = ~x_BIT_0__BIT_0___h45620 ;
  assign y__h6310 = x__h6356 & y__h6357 ;
  assign y__h63216 = y__h54892 ^ x__h39060 ;
  assign y__h63367 = y__h55043 ^ x__h39210 ;
  assign y__h63517 = y__h55193 ^ x__h39360 ;
  assign y__h6357 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[17] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[17] ;
  assign y__h63667 = y__h55343 ^ x__h39510 ;
  assign y__h63817 = y__h55493 ^ x__h39660 ;
  assign y__h63967 = y__h55643 ^ x__h39810 ;
  assign y__h64117 = x__h39810 & y__h55643 ;
  assign y__h6464 = x__h6510 & y__h6511 ;
  assign y__h6511 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[18] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[18] ;
  assign y__h6618 = x__h6664 & y__h6665 ;
  assign y__h6665 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[19] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[19] ;
  assign y__h6772 = x__h6818 & y__h6819 ;
  assign y__h6819 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[20] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[20] ;
  assign y__h6926 = x__h6972 & y__h6973 ;
  assign y__h6973 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[21] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[21] ;
  assign y__h7080 = x__h7126 & y__h7127 ;
  assign y__h7127 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[22] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[22] ;
  assign y__h71573 = rg_c[23] ^ y__h46149 ;
  assign y__h71719 = IF_x1572_OR_y1573_THEN_3_ELSE_1__q15[1] & y__h71764 ;
  assign y__h71721 = ~x__h105627 ;
  assign y__h71764 = rg_c[24] ^ y__h71721 ;
  assign y__h71870 = x__h71914 & y__h71915 ;
  assign y__h71872 = ~x__h105778 ;
  assign y__h71915 = rg_c[25] ^ y__h71872 ;
  assign y__h72020 = x__h72064 & y__h72065 ;
  assign y__h72022 = ~x__h105928 ;
  assign y__h72065 = rg_c[26] ^ y__h72022 ;
  assign y__h72170 = x__h72214 & y__h72215 ;
  assign y__h72172 = ~x__h106078 ;
  assign y__h72215 = rg_c[27] ^ y__h72172 ;
  assign y__h72320 = x__h72364 & y__h72365 ;
  assign y__h72322 = ~x__h106228 ;
  assign y__h7234 = x__h7280 & y__h7281 ;
  assign y__h72365 = rg_c[28] ^ y__h72322 ;
  assign y__h72470 = x__h72514 & y__h72515 ;
  assign y__h72472 = ~x__h106378 ;
  assign y__h72515 = rg_c[29] ^ y__h72472 ;
  assign y__h72620 = x__h72664 & y__h72665 ;
  assign y__h72622 = ~x__h106528 ;
  assign y__h72665 = rg_c[30] ^ y__h72622 ;
  assign y__h7281 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[23] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[23] ;
  assign y__h7388 = x__h7434 & y__h7435 ;
  assign y__h7435 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[24] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[24] ;
  assign y__h7542 = x__h7588 & y__h7589 ;
  assign y__h7589 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[25] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[25] ;
  assign y__h7696 = x__h7742 & y__h7743 ;
  assign y__h7743 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[26] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[26] ;
  assign y__h7850 = x__h7896 & y__h7897 ;
  assign y__h7897 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[27] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[27] ;
  assign y__h8004 = x__h8050 & y__h8051 ;
  assign y__h80380 = x__h85387 | y__h85388 ;
  assign y__h8051 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[28] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[28] ;
  assign y__h81008 = IF_INV_y1573_THEN_3_ELSE_1__q16[1] & y__h81053 ;
  assign y__h81053 = ~x__h81007 ;
  assign y__h81160 = x__h81204 & y__h81205 ;
  assign y__h81205 = ~x__h81159 ;
  assign y__h81311 = x__h81355 & y__h81356 ;
  assign y__h81356 = ~x__h81310 ;
  assign y__h81462 = x__h81506 & y__h81507 ;
  assign y__h81507 = ~x__h81461 ;
  assign y__h8158 = x__h8204 & y__h8205 ;
  assign y__h81613 = x__h81657 & y__h81658 ;
  assign y__h81658 = ~x__h81612 ;
  assign y__h81764 = x__h81808 & y__h81809 ;
  assign y__h81809 = ~x__h81763 ;
  assign y__h81915 = x__h81959 & y__h81960 ;
  assign y__h81960 = ~x__h81914 ;
  assign y__h8205 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[29] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[29] ;
  assign y__h82066 =
	     x__h82110 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82217 =
	     x__h82261 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82368 =
	     x__h82412 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82519 =
	     x__h82563 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82670 =
	     x__h82714 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82821 =
	     x__h82865 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h82972 =
	     x__h83016 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h8312 = x__h8358 & y__h8359 ;
  assign y__h83123 =
	     x__h83167 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83274 =
	     x__h83318 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83425 =
	     x__h83469 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83576 =
	     x__h83620 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h8359 =
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2176[30] ^
	     IF_IF_SEXT_rg_b_1_BITS_7_TO_0_076_077_BIT_7_07_ETC___d2185[30] ;
  assign y__h83727 =
	     x__h83771 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h83878 =
	     x__h83922 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84029 =
	     x__h84073 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84180 =
	     x__h84224 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84331 =
	     x__h84375 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84482 =
	     x__h84526 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84633 =
	     x__h84677 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84784 =
	     x__h84828 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h84935 =
	     x__h84979 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85086 =
	     x__h85130 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85237 =
	     x__h85281 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h85388 =
	     x__h85432 &
	     rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7_XOR_rg__ETC___d460 ;
  assign y__h88563 =
	     IF_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_ETC__q19[1] &
	     y__h88609 ;
  assign y__h88609 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[1] ;
  assign y__h88717 = x__h88762 & y__h88763 ;
  assign y__h88763 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[2] ;
  assign y__h88870 = x__h88915 & y__h88916 ;
  assign y__h88916 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[3] ;
  assign y__h89023 = x__h89068 & y__h89069 ;
  assign y__h89069 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[4] ;
  assign y__h89176 = x__h89221 & y__h89222 ;
  assign y__h89222 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[5] ;
  assign y__h89329 = x__h89374 & y__h89375 ;
  assign y__h89375 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[6] ;
  assign y__h89482 = x__h89527 & y__h89528 ;
  assign y__h89528 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[7] ;
  assign y__h89635 = x__h89680 & y__h89681 ;
  assign y__h89681 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[8] ;
  assign y__h89788 = x__h89833 & y__h89834 ;
  assign y__h89834 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[9] ;
  assign y__h89941 = x__h89986 & y__h89987 ;
  assign y__h89987 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[10] ;
  assign y__h90094 = x__h90139 & y__h90140 ;
  assign y__h90140 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[11] ;
  assign y__h90247 = x__h90292 & y__h90293 ;
  assign y__h90293 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[12] ;
  assign y__h90400 = x__h90445 & y__h90446 ;
  assign y__h90446 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[13] ;
  assign y__h90553 = x__h90598 & y__h90599 ;
  assign y__h90599 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[14] ;
  assign y__h90706 = x__h90751 & y__h90752 ;
  assign y__h90752 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[15] ;
  assign y__h90859 = x__h90904 & y__h90905 ;
  assign y__h90905 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[16] ;
  assign y__h91012 = x__h91057 & y__h91058 ;
  assign y__h91058 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[17] ;
  assign y__h91165 = x__h91210 & y__h91211 ;
  assign y__h91211 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[18] ;
  assign y__h91318 = x__h91363 & y__h91364 ;
  assign y__h91364 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[19] ;
  assign y__h91471 = x__h91516 & y__h91517 ;
  assign y__h91517 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[20] ;
  assign y__h91624 = x__h91669 & y__h91670 ;
  assign y__h91670 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[21] ;
  assign y__h91777 = x__h91822 & y__h91823 ;
  assign y__h91823 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[22] ;
  assign y__h91976 =
	     ~_0b1_SL_rg_c_4_BIT_30_40_AND_INV_rg_a_BIT_14_7__ETC___d581[23] ;
  assign y__h96484 = x__h101605 & mant_a_adj__h95593[30] ;
  assign y__h97005 =
	     mant_a__h18600[{ INV_rg_c_4_BIT_27_05_XOR_INV_rg_a_BIT_11_6_XOR_ETC___d561,
			      INV_rg_c_4_BIT_26_08_XOR_INV_rg_a_BIT_10_9_XOR_ETC___d562,
			      INV_rg_c_4_BIT_25_11_XOR_INV_rg_a_BIT_9_2_XOR__ETC___d563,
			      INV_rg_c_4_BIT_24_14_XOR_INV_rg_a_BIT_8_5_XOR__ETC___d564,
			      y__h71573 }] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rg_a <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_b <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_c <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_inp_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_out <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_valid <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_s <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (rg_a_EN) rg_a <= `BSV_ASSIGNMENT_DELAY rg_a_D_IN;
	if (rg_b_EN) rg_b <= `BSV_ASSIGNMENT_DELAY rg_b_D_IN;
	if (rg_c_EN) rg_c <= `BSV_ASSIGNMENT_DELAY rg_c_D_IN;
	if (rg_inp_valid_EN)
	  rg_inp_valid <= `BSV_ASSIGNMENT_DELAY rg_inp_valid_D_IN;
	if (rg_out_EN) rg_out <= `BSV_ASSIGNMENT_DELAY rg_out_D_IN;
	if (rg_out_valid_EN)
	  rg_out_valid <= `BSV_ASSIGNMENT_DELAY rg_out_valid_D_IN;
	if (rg_s_EN) rg_s <= `BSV_ASSIGNMENT_DELAY rg_s_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rg_a = 16'hAAAA;
    rg_b = 16'hAAAA;
    rg_c = 32'hAAAAAAAA;
    rg_inp_valid = 1'h0;
    rg_out = 32'hAAAAAAAA;
    rg_out_valid = 1'h0;
    rg_s = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkTopMAC

