# Verilog_Lab
Verilog Lab -- Implement some algorithms using Verilog HDL

## Catalogue

* Clock Dividers: Odd Integer Division with 50% Duty Cycle
