INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_2048_to_64
INFO: [VRFC 10-311] analyzing module accumulate_5_cycles
INFO: [VRFC 10-311] analyzing module computation_start
INFO: [VRFC 10-311] analyzing module mod_counter
INFO: [VRFC 10-311] analyzing module bram_instance
INFO: [VRFC 10-311] analyzing module calc_next_sum
INFO: [VRFC 10-311] analyzing module init_done
INFO: [VRFC 10-311] analyzing module storage_chunked_neighbor
INFO: [VRFC 10-311] analyzing module mod_counter_1
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_2/part_2.srcs/sim_1/imports/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
