{"top":"global.multi_channel_conv",
"namespaces":{
  "global":{
    "modules":{
      "affine_controller__U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "const_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_1_port_controller_Counter_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3],"sram2tb_0":{"cycle_starting_addr":[135],"cycle_stride":[0],"dimensionality":0,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"mode":"lake"}
          },
          "op_hcompute_conv_stencil_1_port_controller_Counter_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63],"sram2tb_0":{"cycle_starting_addr":[135],"cycle_stride":[256,4096],"dimensionality":2,"extent":[16,3],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[0],"read_data_stride":[0,1,0]}},"mode":"lake"}
          },
          "op_hcompute_conv_stencil_1_port_controller_Counter_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"init":[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63],"sram2tb_0":{"cycle_starting_addr":[135],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "op_hcompute_conv_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.d.0","const_0.out"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller_Counter_1.clk"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_1.clk_en"],
          ["self.d.1","op_hcompute_conv_stencil_1_port_controller_Counter_1.data_out_0"],
          ["self.rst_n","op_hcompute_conv_stencil_1_port_controller_Counter_1.flush"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_1.rst_n"],
          ["self.valid","op_hcompute_conv_stencil_1_port_controller_Counter_1.stencil_valid"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller_Counter_2.clk"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_2.clk_en"],
          ["self.d.2","op_hcompute_conv_stencil_1_port_controller_Counter_2.data_out_0"],
          ["self.rst_n","op_hcompute_conv_stencil_1_port_controller_Counter_2.flush"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_2.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller_Counter_3.clk"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_3.clk_en"],
          ["self.d.3","op_hcompute_conv_stencil_1_port_controller_Counter_3.data_out_0"],
          ["self.rst_n","op_hcompute_conv_stencil_1_port_controller_Counter_3.flush"],
          ["op_hcompute_conv_stencil_1_port_controller_clk_en_const.out","op_hcompute_conv_stencil_1_port_controller_Counter_3.rst_n"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"],
          ["self.clk","_U25.clk"],
          ["self.in.3","_U25.in"],
          ["self.out.3","_U25.out"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv_stencil_write.0","self.op_hcompute_conv_stencil_1_read.0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_conv_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write.0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_s1_z",["Array",16,"BitIn"]],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_3951_401_i2148_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3952_407_i2154_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3953_413_i2162_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3954_419_i2168_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3955_425_i2175_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3956_431_i2181_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3957_437_i2190_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_3958_443_i2196_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$_join_i2202_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "inner_compute$c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000800048000110010"]}
          },
          "inner_compute$c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000600048000110010"]}
          },
          "inner_compute$c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00048000110010"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000a00048000110010"]}
          },
          "inner_compute$c23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000001000048000110010"]}
          },
          "inner_compute$c26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000e00048000110010"]}
          },
          "inner_compute$c29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080048000110010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000400048000110010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "inner_compute$c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000200048000110010"]}
          },
          "inner_compute$i2205_i2206_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2209_i2210_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2213_i2214_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2217_i2218_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2221_i2222_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2225_i2226_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2229_i2230_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2233_i2234_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2237_i2238_i1653":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$i2265":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2266":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2267":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2268":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2269":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2270":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2271":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2272":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2273":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$i2274":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "inner_compute$mul_402_403_404_i2152_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_414_415_416_i2166_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_426_427_428_i2179_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_438_439_440_i2194_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$mul_conv_s1_z9_395_i2140_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$rom_kernela0":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$2":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$3":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$4":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$5":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$6":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$7":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "inner_compute$rom_kernela0$8":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_3951_401_i2148_i1110.CLK"],
          ["inner_compute$rom_kernela0$1.raddr","inner_compute$add_3951_401_i2148_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3951_401_i2148_i1110.data0"],
          ["inner_compute$c9.out","inner_compute$add_3951_401_i2148_i1110.inst"],
          ["self.clk","inner_compute$add_3952_407_i2154_i1110.CLK"],
          ["inner_compute$rom_kernela0$2.raddr","inner_compute$add_3952_407_i2154_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3952_407_i2154_i1110.data0"],
          ["inner_compute$c6.out","inner_compute$add_3952_407_i2154_i1110.inst"],
          ["self.clk","inner_compute$add_3953_413_i2162_i1110.CLK"],
          ["inner_compute$rom_kernela0$3.raddr","inner_compute$add_3953_413_i2162_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3953_413_i2162_i1110.data0"],
          ["inner_compute$c16.out","inner_compute$add_3953_413_i2162_i1110.inst"],
          ["self.clk","inner_compute$add_3954_419_i2168_i1110.CLK"],
          ["inner_compute$rom_kernela0$4.raddr","inner_compute$add_3954_419_i2168_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3954_419_i2168_i1110.data0"],
          ["inner_compute$c13.out","inner_compute$add_3954_419_i2168_i1110.inst"],
          ["self.clk","inner_compute$add_3955_425_i2175_i1110.CLK"],
          ["inner_compute$rom_kernela0$5.raddr","inner_compute$add_3955_425_i2175_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3955_425_i2175_i1110.data0"],
          ["inner_compute$c22.out","inner_compute$add_3955_425_i2175_i1110.inst"],
          ["self.clk","inner_compute$add_3956_431_i2181_i1110.CLK"],
          ["inner_compute$rom_kernela0$6.raddr","inner_compute$add_3956_431_i2181_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3956_431_i2181_i1110.data0"],
          ["inner_compute$c19.out","inner_compute$add_3956_431_i2181_i1110.inst"],
          ["self.clk","inner_compute$add_3957_437_i2190_i1110.CLK"],
          ["inner_compute$rom_kernela0$7.raddr","inner_compute$add_3957_437_i2190_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3957_437_i2190_i1110.data0"],
          ["inner_compute$c28.out","inner_compute$add_3957_437_i2190_i1110.inst"],
          ["self.clk","inner_compute$add_3958_443_i2196_i1110.CLK"],
          ["inner_compute$rom_kernela0$8.raddr","inner_compute$add_3958_443_i2196_i1110.O0"],
          ["self.conv_s1_z","inner_compute$add_3958_443_i2196_i1110.data0"],
          ["inner_compute$c25.out","inner_compute$add_3958_443_i2196_i1110.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$_join_i2202_i1808.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_442_447_448_tree$_join_i2202_i1808.O0"],
          ["inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.O0","inner_compute$add_442_447_448_tree$_join_i2202_i1808.data1"],
          ["inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.O0","inner_compute$add_442_447_448_tree$_join_i2202_i1808.data2"],
          ["inner_compute$c0.out","inner_compute$add_442_447_448_tree$_join_i2202_i1808.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.CLK"],
          ["inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.O0","inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.data0"],
          ["inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.O0","inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.data1"],
          ["inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.O0","inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.data2"],
          ["inner_compute$c1.out","inner_compute$add_442_447_448_tree$opN_0$_join_i2188_i364.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.CLK"],
          ["inner_compute$rom_kernela0.rdata","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data0"],
          ["inner_compute$i2265.out","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data1"],
          ["inner_compute$i2266.out","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data2"],
          ["inner_compute$c2.out","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.CLK"],
          ["inner_compute$rom_kernela0$2.rdata","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data0"],
          ["inner_compute$i2268.out","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data1"],
          ["inner_compute$mul_402_403_404_i2152_i1461.O0","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data2"],
          ["inner_compute$c5.out","inner_compute$add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.CLK"],
          ["inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.O0","inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data1"],
          ["inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.O0","inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data2"],
          ["inner_compute$c11.out","inner_compute$add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.CLK"],
          ["inner_compute$rom_kernela0$4.rdata","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data0"],
          ["inner_compute$i2270.out","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data1"],
          ["inner_compute$mul_414_415_416_i2166_i1461.O0","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data2"],
          ["inner_compute$c12.out","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.CLK"],
          ["inner_compute$rom_kernela0$6.rdata","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data0"],
          ["inner_compute$i2272.out","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data1"],
          ["inner_compute$mul_426_427_428_i2179_i1461.O0","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data2"],
          ["inner_compute$c18.out","inner_compute$add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.inst"],
          ["self.clk","inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.CLK"],
          ["inner_compute$rom_kernela0$8.rdata","inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.data0"],
          ["inner_compute$i2274.out","inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.data1"],
          ["inner_compute$mul_438_439_440_i2194_i1461.O0","inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.data2"],
          ["inner_compute$c24.out","inner_compute$add_442_447_448_tree$opN_1$_join_i2201_i2127.inst"],
          ["inner_compute$i2209_i2210_i1653.inst","inner_compute$c10.out"],
          ["inner_compute$i2221_i2222_i1653.inst","inner_compute$c14.out"],
          ["inner_compute$mul_414_415_416_i2166_i1461.inst","inner_compute$c15.out"],
          ["inner_compute$i2217_i2218_i1653.inst","inner_compute$c17.out"],
          ["inner_compute$i2229_i2230_i1653.inst","inner_compute$c20.out"],
          ["inner_compute$mul_426_427_428_i2179_i1461.inst","inner_compute$c21.out"],
          ["inner_compute$i2225_i2226_i1653.inst","inner_compute$c23.out"],
          ["inner_compute$i2237_i2238_i1653.inst","inner_compute$c26.out"],
          ["inner_compute$mul_438_439_440_i2194_i1461.inst","inner_compute$c27.out"],
          ["inner_compute$i2233_i2234_i1653.inst","inner_compute$c29.out"],
          ["inner_compute$mul_conv_s1_z9_395_i2140_i1461.inst","inner_compute$c3.out"],
          ["inner_compute$i2205_i2206_i1653.inst","inner_compute$c4.out"],
          ["inner_compute$i2213_i2214_i1653.inst","inner_compute$c7.out"],
          ["inner_compute$mul_402_403_404_i2152_i1461.inst","inner_compute$c8.out"],
          ["self.clk","inner_compute$i2205_i2206_i1653.CLK"],
          ["inner_compute$rom_kernela0.ren","inner_compute$i2205_i2206_i1653.O1"],
          ["self.clk","inner_compute$i2209_i2210_i1653.CLK"],
          ["inner_compute$rom_kernela0$1.ren","inner_compute$i2209_i2210_i1653.O1"],
          ["self.clk","inner_compute$i2213_i2214_i1653.CLK"],
          ["inner_compute$rom_kernela0$2.ren","inner_compute$i2213_i2214_i1653.O1"],
          ["self.clk","inner_compute$i2217_i2218_i1653.CLK"],
          ["inner_compute$rom_kernela0$3.ren","inner_compute$i2217_i2218_i1653.O1"],
          ["self.clk","inner_compute$i2221_i2222_i1653.CLK"],
          ["inner_compute$rom_kernela0$4.ren","inner_compute$i2221_i2222_i1653.O1"],
          ["self.clk","inner_compute$i2225_i2226_i1653.CLK"],
          ["inner_compute$rom_kernela0$5.ren","inner_compute$i2225_i2226_i1653.O1"],
          ["self.clk","inner_compute$i2229_i2230_i1653.CLK"],
          ["inner_compute$rom_kernela0$6.ren","inner_compute$i2229_i2230_i1653.O1"],
          ["self.clk","inner_compute$i2233_i2234_i1653.CLK"],
          ["inner_compute$rom_kernela0$7.ren","inner_compute$i2233_i2234_i1653.O1"],
          ["self.clk","inner_compute$i2237_i2238_i1653.CLK"],
          ["inner_compute$rom_kernela0$8.ren","inner_compute$i2237_i2238_i1653.O1"],
          ["self.clk","inner_compute$i2265.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$i2265.in"],
          ["self.clk","inner_compute$i2266.clk"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read.0","inner_compute$i2266.in"],
          ["self.clk","inner_compute$i2267.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$i2267.in"],
          ["inner_compute$mul_402_403_404_i2152_i1461.data1","inner_compute$i2267.out"],
          ["self.clk","inner_compute$i2268.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$i2268.in"],
          ["self.clk","inner_compute$i2269.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$i2269.in"],
          ["inner_compute$mul_414_415_416_i2166_i1461.data1","inner_compute$i2269.out"],
          ["self.clk","inner_compute$i2270.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$i2270.in"],
          ["self.clk","inner_compute$i2271.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$i2271.in"],
          ["inner_compute$mul_426_427_428_i2179_i1461.data1","inner_compute$i2271.out"],
          ["self.clk","inner_compute$i2272.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$i2272.in"],
          ["self.clk","inner_compute$i2273.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.7","inner_compute$i2273.in"],
          ["inner_compute$mul_438_439_440_i2194_i1461.data1","inner_compute$i2273.out"],
          ["self.clk","inner_compute$i2274.clk"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.8","inner_compute$i2274.in"],
          ["self.clk","inner_compute$mul_402_403_404_i2152_i1461.CLK"],
          ["inner_compute$rom_kernela0$1.rdata","inner_compute$mul_402_403_404_i2152_i1461.data0"],
          ["self.clk","inner_compute$mul_414_415_416_i2166_i1461.CLK"],
          ["inner_compute$rom_kernela0$3.rdata","inner_compute$mul_414_415_416_i2166_i1461.data0"],
          ["self.clk","inner_compute$mul_426_427_428_i2179_i1461.CLK"],
          ["inner_compute$rom_kernela0$5.rdata","inner_compute$mul_426_427_428_i2179_i1461.data0"],
          ["self.clk","inner_compute$mul_438_439_440_i2194_i1461.CLK"],
          ["inner_compute$rom_kernela0$7.rdata","inner_compute$mul_438_439_440_i2194_i1461.data0"],
          ["self.clk","inner_compute$mul_conv_s1_z9_395_i2140_i1461.CLK"],
          ["inner_compute$rom_kernela0.raddr","inner_compute$mul_conv_s1_z9_395_i2140_i1461.O0"],
          ["self.conv_s1_z","inner_compute$mul_conv_s1_z9_395_i2140_i1461.data0"],
          ["self.clk","inner_compute$rom_kernela0$1.clk"],
          ["self.clk","inner_compute$rom_kernela0$2.clk"],
          ["self.clk","inner_compute$rom_kernela0$3.clk"],
          ["self.clk","inner_compute$rom_kernela0$4.clk"],
          ["self.clk","inner_compute$rom_kernela0$5.clk"],
          ["self.clk","inner_compute$rom_kernela0$6.clk"],
          ["self.clk","inner_compute$rom_kernela0$7.clk"],
          ["self.clk","inner_compute$rom_kernela0$8.clk"],
          ["self.clk","inner_compute$rom_kernela0.clk"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_s1_z",["Array",16,"BitIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_3951_401_i2148_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3952_407_i2154_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3953_413_i2162_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3954_419_i2168_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3955_425_i2175_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3956_431_i2181_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3957_437_i2190_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_3958_443_i2196_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$_join_i2202_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$_join_i2188_i364":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_442_447_448_tree$opN_1$_join_i2201_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110012"]}
          },
          "c10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000800048000110010"]}
          },
          "c14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000600048000110010"]}
          },
          "c17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000c00048000110010"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000a00048000110010"]}
          },
          "c23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000001000048000110010"]}
          },
          "c26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000e00048000110010"]}
          },
          "c29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080048000110010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000400048000110010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h212028600002028438413"]}
          },
          "c8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "c9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000200048000110010"]}
          },
          "i2205_i2206_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2209_i2210_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2213_i2214_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2217_i2218_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2221_i2222_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2225_i2226_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2229_i2230_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2233_i2234_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2237_i2238_i1653":{
            "modref":"global.my_PE_3input"
          },
          "i2265":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2266":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2267":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2268":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2269":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2270":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2271":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2272":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2273":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "i2274":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'hxxxx"]}
          },
          "mul_402_403_404_i2152_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_414_415_416_i2166_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_426_427_428_i2179_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_438_439_440_i2194_i1461":{
            "modref":"global.my_PE_3input"
          },
          "mul_conv_s1_z9_395_i2140_i1461":{
            "modref":"global.my_PE_3input"
          },
          "rom_kernela0":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$2":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$3":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$4":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$5":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$6":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$7":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          },
          "rom_kernela0$8":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",28], "width":["Int",16]},
            "modargs":{"init":["Json",[11,14,17,12,0,18,13,16,19,21,24,27,22,2,28,23,26,29,31,34,37,32,3,38,33,36,39,153]]}
          }
        },
        "connections":[
          ["self.clk","add_3951_401_i2148_i1110.CLK"],
          ["rom_kernela0$1.raddr","add_3951_401_i2148_i1110.O0"],
          ["self.conv_s1_z","add_3951_401_i2148_i1110.data0"],
          ["c9.out","add_3951_401_i2148_i1110.inst"],
          ["self.clk","add_3952_407_i2154_i1110.CLK"],
          ["rom_kernela0$2.raddr","add_3952_407_i2154_i1110.O0"],
          ["self.conv_s1_z","add_3952_407_i2154_i1110.data0"],
          ["c6.out","add_3952_407_i2154_i1110.inst"],
          ["self.clk","add_3953_413_i2162_i1110.CLK"],
          ["rom_kernela0$3.raddr","add_3953_413_i2162_i1110.O0"],
          ["self.conv_s1_z","add_3953_413_i2162_i1110.data0"],
          ["c16.out","add_3953_413_i2162_i1110.inst"],
          ["self.clk","add_3954_419_i2168_i1110.CLK"],
          ["rom_kernela0$4.raddr","add_3954_419_i2168_i1110.O0"],
          ["self.conv_s1_z","add_3954_419_i2168_i1110.data0"],
          ["c13.out","add_3954_419_i2168_i1110.inst"],
          ["self.clk","add_3955_425_i2175_i1110.CLK"],
          ["rom_kernela0$5.raddr","add_3955_425_i2175_i1110.O0"],
          ["self.conv_s1_z","add_3955_425_i2175_i1110.data0"],
          ["c22.out","add_3955_425_i2175_i1110.inst"],
          ["self.clk","add_3956_431_i2181_i1110.CLK"],
          ["rom_kernela0$6.raddr","add_3956_431_i2181_i1110.O0"],
          ["self.conv_s1_z","add_3956_431_i2181_i1110.data0"],
          ["c19.out","add_3956_431_i2181_i1110.inst"],
          ["self.clk","add_3957_437_i2190_i1110.CLK"],
          ["rom_kernela0$7.raddr","add_3957_437_i2190_i1110.O0"],
          ["self.conv_s1_z","add_3957_437_i2190_i1110.data0"],
          ["c28.out","add_3957_437_i2190_i1110.inst"],
          ["self.clk","add_3958_443_i2196_i1110.CLK"],
          ["rom_kernela0$8.raddr","add_3958_443_i2196_i1110.O0"],
          ["self.conv_s1_z","add_3958_443_i2196_i1110.data0"],
          ["c25.out","add_3958_443_i2196_i1110.inst"],
          ["self.clk","add_442_447_448_tree$_join_i2202_i1808.CLK"],
          ["self.out_conv_stencil","add_442_447_448_tree$_join_i2202_i1808.O0"],
          ["add_442_447_448_tree$opN_0$_join_i2188_i364.O0","add_442_447_448_tree$_join_i2202_i1808.data1"],
          ["add_442_447_448_tree$opN_1$_join_i2201_i2127.O0","add_442_447_448_tree$_join_i2202_i1808.data2"],
          ["c0.out","add_442_447_448_tree$_join_i2202_i1808.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$_join_i2188_i364.CLK"],
          ["add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data0"],
          ["add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data1"],
          ["add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.O0","add_442_447_448_tree$opN_0$_join_i2188_i364.data2"],
          ["c1.out","add_442_447_448_tree$opN_0$_join_i2188_i364.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.CLK"],
          ["rom_kernela0.rdata","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data0"],
          ["i2265.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data1"],
          ["i2266.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.data2"],
          ["c2.out","add_442_447_448_tree$opN_0$opN_0$opN_0$_join_i2146_i2127.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.CLK"],
          ["rom_kernela0$2.rdata","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data0"],
          ["i2268.out","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data1"],
          ["mul_402_403_404_i2152_i1461.O0","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.data2"],
          ["c5.out","add_442_447_448_tree$opN_0$opN_0$opN_1$_join_i2159_i2127.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.CLK"],
          ["add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.O0","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data1"],
          ["add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.O0","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.data2"],
          ["c11.out","add_442_447_448_tree$opN_0$opN_1$_join_i2187_i1808.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.CLK"],
          ["rom_kernela0$4.rdata","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data0"],
          ["i2270.out","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data1"],
          ["mul_414_415_416_i2166_i1461.O0","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.data2"],
          ["c12.out","add_442_447_448_tree$opN_0$opN_1$opN_0$_join_i2173_i2127.inst"],
          ["self.clk","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.CLK"],
          ["rom_kernela0$6.rdata","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data0"],
          ["i2272.out","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data1"],
          ["mul_426_427_428_i2179_i1461.O0","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.data2"],
          ["c18.out","add_442_447_448_tree$opN_0$opN_1$opN_1$_join_i2186_i2127.inst"],
          ["self.clk","add_442_447_448_tree$opN_1$_join_i2201_i2127.CLK"],
          ["rom_kernela0$8.rdata","add_442_447_448_tree$opN_1$_join_i2201_i2127.data0"],
          ["i2274.out","add_442_447_448_tree$opN_1$_join_i2201_i2127.data1"],
          ["mul_438_439_440_i2194_i1461.O0","add_442_447_448_tree$opN_1$_join_i2201_i2127.data2"],
          ["c24.out","add_442_447_448_tree$opN_1$_join_i2201_i2127.inst"],
          ["i2209_i2210_i1653.inst","c10.out"],
          ["i2221_i2222_i1653.inst","c14.out"],
          ["mul_414_415_416_i2166_i1461.inst","c15.out"],
          ["i2217_i2218_i1653.inst","c17.out"],
          ["i2229_i2230_i1653.inst","c20.out"],
          ["mul_426_427_428_i2179_i1461.inst","c21.out"],
          ["i2225_i2226_i1653.inst","c23.out"],
          ["i2237_i2238_i1653.inst","c26.out"],
          ["mul_438_439_440_i2194_i1461.inst","c27.out"],
          ["i2233_i2234_i1653.inst","c29.out"],
          ["mul_conv_s1_z9_395_i2140_i1461.inst","c3.out"],
          ["i2205_i2206_i1653.inst","c4.out"],
          ["i2213_i2214_i1653.inst","c7.out"],
          ["mul_402_403_404_i2152_i1461.inst","c8.out"],
          ["self.clk","i2205_i2206_i1653.CLK"],
          ["rom_kernela0.ren","i2205_i2206_i1653.O1"],
          ["self.clk","i2209_i2210_i1653.CLK"],
          ["rom_kernela0$1.ren","i2209_i2210_i1653.O1"],
          ["self.clk","i2213_i2214_i1653.CLK"],
          ["rom_kernela0$2.ren","i2213_i2214_i1653.O1"],
          ["self.clk","i2217_i2218_i1653.CLK"],
          ["rom_kernela0$3.ren","i2217_i2218_i1653.O1"],
          ["self.clk","i2221_i2222_i1653.CLK"],
          ["rom_kernela0$4.ren","i2221_i2222_i1653.O1"],
          ["self.clk","i2225_i2226_i1653.CLK"],
          ["rom_kernela0$5.ren","i2225_i2226_i1653.O1"],
          ["self.clk","i2229_i2230_i1653.CLK"],
          ["rom_kernela0$6.ren","i2229_i2230_i1653.O1"],
          ["self.clk","i2233_i2234_i1653.CLK"],
          ["rom_kernela0$7.ren","i2233_i2234_i1653.O1"],
          ["self.clk","i2237_i2238_i1653.CLK"],
          ["rom_kernela0$8.ren","i2237_i2238_i1653.O1"],
          ["self.clk","i2265.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.0","i2265.in"],
          ["self.clk","i2266.clk"],
          ["self.in0_conv_stencil.0","i2266.in"],
          ["self.clk","i2267.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","i2267.in"],
          ["mul_402_403_404_i2152_i1461.data1","i2267.out"],
          ["self.clk","i2268.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","i2268.in"],
          ["self.clk","i2269.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","i2269.in"],
          ["mul_414_415_416_i2166_i1461.data1","i2269.out"],
          ["self.clk","i2270.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","i2270.in"],
          ["self.clk","i2271.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","i2271.in"],
          ["mul_426_427_428_i2179_i1461.data1","i2271.out"],
          ["self.clk","i2272.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","i2272.in"],
          ["self.clk","i2273.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","i2273.in"],
          ["mul_438_439_440_i2194_i1461.data1","i2273.out"],
          ["self.clk","i2274.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.8","i2274.in"],
          ["self.clk","mul_402_403_404_i2152_i1461.CLK"],
          ["rom_kernela0$1.rdata","mul_402_403_404_i2152_i1461.data0"],
          ["self.clk","mul_414_415_416_i2166_i1461.CLK"],
          ["rom_kernela0$3.rdata","mul_414_415_416_i2166_i1461.data0"],
          ["self.clk","mul_426_427_428_i2179_i1461.CLK"],
          ["rom_kernela0$5.rdata","mul_426_427_428_i2179_i1461.data0"],
          ["self.clk","mul_438_439_440_i2194_i1461.CLK"],
          ["rom_kernela0$7.rdata","mul_438_439_440_i2194_i1461.data0"],
          ["self.clk","mul_conv_s1_z9_395_i2140_i1461.CLK"],
          ["rom_kernela0.raddr","mul_conv_s1_z9_395_i2140_i1461.O0"],
          ["self.conv_s1_z","mul_conv_s1_z9_395_i2140_i1461.data0"],
          ["self.clk","rom_kernela0$1.clk"],
          ["self.clk","rom_kernela0$2.clk"],
          ["self.clk","rom_kernela0$3.clk"],
          ["self.clk","rom_kernela0$4.clk"],
          ["self.clk","rom_kernela0$5.clk"],
          ["self.clk","rom_kernela0$6.clk"],
          ["self.clk","rom_kernela0$7.clk"],
          ["self.clk","rom_kernela0$8.clk"],
          ["self.clk","rom_kernela0.clk"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[135],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[134],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[1],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[133],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[32],"read_data_stride":[1,16,0],"write_data_starting_addr":[32],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[134],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[32],"read_data_stride":[1,16,0],"write_data_starting_addr":[32],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[129],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[130],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[16],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[135],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[32],"read_data_stride":[1,16,0],"write_data_starting_addr":[32],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[66],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[128],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[16],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[65],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[0],"read_data_stride":[1,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,0,0]},"sram2tb_1":{"cycle_starting_addr":[135],"cycle_stride":[4,64,4096],"dimensionality":3,"extent":[16,62,3],"read_data_starting_addr":[16],"read_data_stride":[1,16,0],"write_data_starting_addr":[16],"write_data_stride":[1,0,0]},"tb2out_0":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[2],"read_data_stride":[1,0,0]},"tb2out_1":{"cycle_starting_addr":[138],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3],"read_data_starting_addr":[64],"read_data_stride":[1,0,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_bank_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_bank_10.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_11.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_12.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_13.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_9.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_10.data_out_0","self.op_hcompute_conv_stencil_1_read.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_10.data_out_1","self.op_hcompute_conv_stencil_1_read.1"],
          ["ub_hw_input_global_wrapper_stencil_bank_9.data_out_0","self.op_hcompute_conv_stencil_1_read.2"],
          ["ub_hw_input_global_wrapper_stencil_bank_9.data_out_1","self.op_hcompute_conv_stencil_1_read.3"],
          ["ub_hw_input_global_wrapper_stencil_bank_13.data_out_0","self.op_hcompute_conv_stencil_1_read.4"],
          ["ub_hw_input_global_wrapper_stencil_bank_12.data_out_0","self.op_hcompute_conv_stencil_1_read.5"],
          ["ub_hw_input_global_wrapper_stencil_bank_12.data_out_1","self.op_hcompute_conv_stencil_1_read.6"],
          ["ub_hw_input_global_wrapper_stencil_bank_11.data_out_0","self.op_hcompute_conv_stencil_1_read.7"],
          ["ub_hw_input_global_wrapper_stencil_bank_11.data_out_1","self.op_hcompute_conv_stencil_1_read.8"],
          ["ub_hw_input_global_wrapper_stencil_bank_10.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_11.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_12.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_13.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_9.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_10.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_11.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_12.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_13.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_9.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_bank_10_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_10.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_10_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_10.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_bank_11_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_11.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_11_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_11.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_bank_12_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_12.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_12_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_12.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_bank_13_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_13.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_13_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_13.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_bank_9_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_9.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_bank_9_clk_en_const.out","ub_hw_input_global_wrapper_stencil_bank_9.rst_n"]
        ]
      },
      "multi_channel_conv":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "arr__U20":{
            "modref":"global.array_delay_U21"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "conv_stencil_clkwrk_dsa0":{
            "modref":"global.conv_stencil_clkwrk_dsa0_ub"
          },
          "delay_reg__U18":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_1_exe_start":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_pt__U15"
          },
          "op_hcompute_conv_stencil_1_exe_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U16"
          },
          "op_hcompute_conv_stencil_1_port_controller":{
            "modref":"global.affine_controller__U9"
          },
          "op_hcompute_conv_stencil_1_read_start":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_pt__U13"
          },
          "op_hcompute_conv_stencil_1_read_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_read_start_control_vars_pt__U14"
          },
          "op_hcompute_conv_stencil_1_write_start":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_pt__U17"
          },
          "op_hcompute_conv_stencil_1_write_start_control_vars":{
            "modref":"global.op_hcompute_conv_stencil_1_write_start_control_vars_pt__U19"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U28"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U27"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U29"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U7"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[139],"cycle_stride":[1,64,4096],"dimensionality":3,"extent":[62,62,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U6"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U8"
          }
        },
        "connections":[
          ["self.clk","_U30.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U30.in"],
          ["self.clk","arr__U20.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.d","arr__U20.in"],
          ["op_hcompute_conv_stencil_1_write_start_control_vars.in","arr__U20.out"],
          ["self.clk","conv_stencil.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","conv_stencil.reset"],
          ["self.clk","conv_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_conv_stencil_1.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_conv_stencil.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write","conv_stencil_clkwrk_dsa0.op_hcompute_conv_stencil_write"],
          ["self.reset","conv_stencil_clkwrk_dsa0.reset"],
          ["self.clk","delay_reg__U18.clk"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","delay_reg__U18.in"],
          ["op_hcompute_conv_stencil_1_write_start.in","delay_reg__U18.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_conv_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["op_hcompute_conv_stencil_1_exe_start_control_vars.out.1","op_hcompute_conv_stencil_1.conv_s1_z"],
          ["op_hcompute_conv_stencil_1_port_controller.valid","op_hcompute_conv_stencil_1_exe_start.in"],
          ["op_hcompute_conv_stencil_1_port_controller.d","op_hcompute_conv_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_conv_stencil_1_port_controller.clk"],
          ["op_hcompute_conv_stencil_1_read_start_control_vars.in","op_hcompute_conv_stencil_1_port_controller.d"],
          ["self.reset","op_hcompute_conv_stencil_1_port_controller.rst_n"],
          ["op_hcompute_conv_stencil_1_read_start.in","op_hcompute_conv_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U16":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_exe_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_control_vars_pt__U14":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_read_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_control_vars_pt__U19":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_conv_stencil_1_write_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U27":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
