# Design and Verification using Verilog HDL

# ğŸ“Œ Overview

Verilog HDL implementations of combinational and sequential circuits, including basic digital design modules and test examples. It covers all the Combinational and Sequential circuits. Each project includes RTL design, testbenches, and simulation results to demonstrate the complete design and verification flow.

# ğŸ¯ Objectives

â–ªï¸ Learn digital design using Verilog HDL.

â–ªï¸ Implement fundamental and advanced digital circuits.

â–ªï¸ Develop testbenches for functional verification.

â–ªï¸ Analyze simulation results using waveform viewers.

â–ªï¸ RTL Code (.v) â†’ Contains the Verilog design files.

â–ªï¸ Testbench (.v) â†’ Contains testbenches for verification.

â–ªï¸ Waveform/Logs â†’ Simulation results.

# ğŸ§° Tools Used

â–ªï¸ Simulation Tools: Quartus Prime Lite.

â–ªï¸ Waveform Analysis: EDA Playground (online).

# ğŸ‘¨â€ğŸ’» Author

Md Abu Bakar Sani 

Bachelor of Science in Electrical and Electronics Engineering

Leading University

Grade: 3.88 CGPA

ğŸ”— LinkedIn Profile- (https://www.linkedin.com/in/md-abu-bakar-sani-448639177/)

