[{"commit":{"message":"indent"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"d064a1cc3074b792087c8da7d6a3a4a129963db9"},{"commit":{"message":"rename from 'ui' to 'uw'"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"700126439e3e0d5bc70e77405da87aba68847154"},{"commit":{"message":"Merge branch 'master' into compareUnsigned"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"d89658bc1928aee0ac6040dfe4c5c94c76db8707"},{"commit":{"message":"fix indent"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"7d7725bb862d9b76a4bf5bb48e056c20a95168d1"},{"commit":{"message":"Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"85a85cdc8c8c204f1bcd3f12c8453178ac9efcf1"}]