

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Mon Aug  8 19:27:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |     1158|     1158|  10.838 us|  10.838 us|  1159|  1159|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|      1160|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|    592|    148|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    236|   2568|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|     65|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    893|   2743|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|     15|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |dataflow_in_loop_VITIS_LOOP_10_1_U0  |dataflow_in_loop_VITIS_LOOP_10_1  |        0|   0|  236|  2568|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                |                                  |        0|   0|  236|  2568|    0|
    +-------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+-----+----+------------+------------+
    |         Variable Name         | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |ap_loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |ap_loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |ap_bound_minus_1               |         -|   0|  148|  36|          32|           1|
    |ap_bound_minus_1_output        |         -|   0|  148|  36|          32|           1|
    |ap_bound_read                  |       and|   0|    0|   2|           1|           1|
    |ap_bound_ack                   |        or|   0|    0|   2|           1|           1|
    +-------------------------------+----------+----+-----+----+------------+------------+
    |Total                          |          |   0|  592| 148|         130|           6|
    +-------------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_bound_reg_ack               |   9|          2|    1|          2|
    |ap_loop_dataflow_input_count   |   9|          2|   32|         64|
    |ap_loop_dataflow_output_count  |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  27|          6|   65|        130|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_bound_reg_ack               |   1|   0|    1|          0|
    |ap_loop_dataflow_input_count   |  32|   0|   32|          0|
    |ap_loop_dataflow_output_count  |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  65|   0|   65|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|    Protocol   | Source Object|    C Type    |
+--------------+-----+-----+---------------+--------------+--------------+
|In_r_dout     |   in|    8|        ap_fifo|          In_r|       pointer|
|In_r_empty_n  |   in|    1|        ap_fifo|          In_r|       pointer|
|In_r_read     |  out|    1|        ap_fifo|          In_r|       pointer|
|num_blocks    |   in|   32|        ap_none|    num_blocks|        scalar|
|Out_r_din     |  out|   32|        ap_fifo|         Out_r|       pointer|
|Out_r_full_n  |   in|    1|        ap_fifo|         Out_r|       pointer|
|Out_r_write   |  out|    1|        ap_fifo|         Out_r|       pointer|
|ap_clk        |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_rst        |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_start      |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_done       |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_ready      |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_idle       |  out|    1|  ap_ctrl_chain|   accelerator|  return value|
|ap_continue   |   in|    1|  ap_ctrl_chain|   accelerator|  return value|
+--------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [byte_count_stream/src/byte_count_stream.cpp:6]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [byte_count_stream/src/byte_count_stream.cpp:6]   --->   Operation 5 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %In_r"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_blocks"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_blocks, void @empty_1, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_blocks_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_blocks" [byte_count_stream/src/byte_count_stream.cpp:6]   --->   Operation 12 'read' 'num_blocks_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln10 = br void %for.cond" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 13 'br' 'br_ln10' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%counter = phi i32 0, void %entry, i32 %counter_1, void %for.body"   --->   Operation 14 'phi' 'counter' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%icmp_ln10 = icmp_eq  i32 %counter, i32 %num_blocks_read" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln10 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i32 %counter, i32 %num_blocks, i32 1" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 16 'specdataflowpipeline' 'specdataflowpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%counter_1 = add i32 %counter, i32 1" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 17 'add' 'counter_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body, void %for.end" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 18 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_10_1, i8 %In_r, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 19 'call' 'call_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [byte_count_stream/src/byte_count_stream.cpp:18]   --->   Operation 20 'ret' 'ret_ln18' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [byte_count_stream/src/byte_count_stream.cpp:13]   --->   Operation 21 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_10_1, i8 %In_r, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 22 'call' 'call_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.cond" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 23 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_blocks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln6         (spectopmodule       ) [ 0000]
specinterface_ln6         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specbitsmap_ln0           (specbitsmap         ) [ 0000]
num_blocks_read           (read                ) [ 0011]
br_ln10                   (br                  ) [ 0111]
counter                   (phi                 ) [ 0010]
icmp_ln10                 (icmp                ) [ 0011]
specdataflowpipeline_ln10 (specdataflowpipeline) [ 0000]
counter_1                 (add                 ) [ 0111]
br_ln10                   (br                  ) [ 0000]
ret_ln18                  (ret                 ) [ 0000]
specloopname_ln13         (specloopname        ) [ 0000]
call_ln16                 (call                ) [ 0000]
br_ln10                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num_blocks">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_blocks"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_10_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="num_blocks_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_blocks_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="counter_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="counter_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_10_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln10_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="1"/>
<pin id="68" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="counter_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_1/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="num_blocks_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_blocks_read "/>
</bind>
</comp>

<comp id="81" class="1005" name="icmp_ln10_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="85" class="1005" name="counter_1_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="69"><net_src comp="50" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="50" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="40" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="84"><net_src comp="65" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="70" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r | {2 3 }
 - Input state : 
	Port: accelerator : In_r | {2 3 }
	Port: accelerator : num_blocks | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		specdataflowpipeline_ln10 : 1
		counter_1 : 1
		br_ln10 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_10_1_fu_57 |    0    | 13.2389 |   145   |   1611  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    add   |               counter_1_fu_70              |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln10_fu_65              |    0    |    0    |    0    |    18   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   read   |         num_blocks_read_read_fu_40         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    0    | 13.2389 |   145   |   1668  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   counter_1_reg_85   |   32   |
|    counter_reg_46    |   32   |
|   icmp_ln10_reg_81   |    1   |
|num_blocks_read_reg_76|   32   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   13   |   145  |  1668  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   97   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |   242  |  1668  |    0   |
+-----------+--------+--------+--------+--------+--------+
