# Generated by Ollama Llama 3
# Task: add_enable_signal_rich
# Attempt: 2
# Success: False
# Overall Score: 0.195

Below is an example Verilog/SystemVerilog file and its transformed version. The task is to generate a transformation module for the XFORM framework that performs the given task.

#### Input File (input.v):
```verilog
module top(
    input clk,
    output reg [7:0] counter

);

always @(posedge clk)
  begin
    if(reset) 
      counter <= 0;
    else 
      counter <= counter + 1;
  end

endmodule
```

#### Transformed File (output.v):
```verilog
`timescale 1 ns / 1 ps

module top(
    input clk,
    output reg [7:0] counter,

    // Add an enable signal as a new input port 
    input enable

);

always @(posedge clk) begin
    if(reset)
      counter <= 0;
    else if(enable) // Wrap counter increments with enable condition 
      counter <= counter + 1;  
end

endmodule
```