
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003654                       # Number of seconds simulated
sim_ticks                                  3654025467                       # Number of ticks simulated
final_tick                               533263544403                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159495                       # Simulator instruction rate (inst/s)
host_op_rate                                   201992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287801                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890036                       # Number of bytes of host memory used
host_seconds                                 12696.37                       # Real time elapsed on the host
sim_insts                                  2025011045                       # Number of instructions simulated
sim_ops                                    2564569151                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       313088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       321280                       # Number of bytes read from this memory
system.physmem.bytes_read::total               645120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       145024                       # Number of bytes written to this memory
system.physmem.bytes_written::total            145024                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2510                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5040                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1133                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1133                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506284                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     85683037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1436224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87924948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               176550494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506284                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1436224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2942508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39688831                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39688831                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39688831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     85683037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1436224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87924948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              216239325                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8762652                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087059                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534813                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207214                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1300596                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194811                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300418                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8955                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16813921                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087059                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495229                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1041634                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        790154                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1636516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8545766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.314381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4948344     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354545      4.15%     62.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334314      3.91%     65.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316973      3.71%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259054      3.03%     72.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187798      2.20%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137687      1.61%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210342      2.46%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796709     21.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8545766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352297                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.918816                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3482881                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       756542                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438523                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40661                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        827152                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496347                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3955                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19978459                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10869                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        827152                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3665475                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         386077                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88785                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289764                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288507                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19384683                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           78                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153184                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        84446                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26870178                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90301678                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90301678                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788554                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10081593                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3686                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1994                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707905                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1905197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1021193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23292                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       439329                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18060706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14623244                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        22988                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5724634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17477005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8545766                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.711168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838479                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3057231     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1707883     19.99%     55.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1368024     16.01%     71.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       820324      9.60%     81.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830529      9.72%     91.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380370      4.45%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245009      2.87%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66847      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69549      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8545766                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63313     57.99%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21105     19.33%     77.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24754     22.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015277     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200123      1.37%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1555303     10.64%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850950      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14623244                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668815                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109172                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007466                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37924412                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23789218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14249357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14732416                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46151                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       669994                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          255                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        827152                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         295614                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14470                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18064336                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1905197                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1021193                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1979                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1454                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          255                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238306                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14380660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1475177                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242582                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312423                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020240                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            837246                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.641131                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14260209                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14249357                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204223                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24885564                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.626147                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369862                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240053                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5825243                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206413                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7718614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.585784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110670                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3128452     40.53%     40.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048400     26.54%     67.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850167     11.01%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431612      5.59%     83.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449535      5.82%     89.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228052      2.95%     92.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155720      2.02%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89645      1.16%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337031      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7718614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240053                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018903                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235200                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009301                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337031                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25446554                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36958332                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 216886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.876265                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.876265                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.141207                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.141207                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65020293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485588                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18762365                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8762652                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3137343                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2545875                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214067                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308734                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1234796                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334442                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9346                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3289273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17292348                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3137343                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1569238                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3650886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1126157                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        631107                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619764                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99803                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8478289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.514267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.321075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4827403     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          229152      2.70%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259721      3.06%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          474364      5.60%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          214410      2.53%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328339      3.87%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180290      2.13%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152961      1.80%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811649     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8478289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358036                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.973415                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3471037                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       582354                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3484647                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35356                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904891                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533318                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2132                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20586947                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4903                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904891                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3660820                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         146318                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       175479                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3326078                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264699                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19777436                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4302                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141935                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77315                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1223                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27693165                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92132436                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92132436                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17016838                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10676327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4286                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2636                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677779                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1848428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14433                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       278249                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18582611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14958586                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6283593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18817311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          884                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8478289                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923191                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3002707     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794845     21.17%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205772     14.22%     70.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       843950      9.95%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       711022      8.39%     89.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       379965      4.48%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       378230      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87330      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74468      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8478289                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108226     76.36%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15225     10.74%     87.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18283     12.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12463417     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211474      1.41%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1495526     10.00%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786525      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14958586                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.707084                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141737                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009475                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38567560                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24870682                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14521595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15100323                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29582                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722689                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238137                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904891                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57989                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9014                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18586934                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1848428                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943456                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2619                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249213                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14672836                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393857                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       285750                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2148961                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2077654                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            755104                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.674474                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14533055                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14521595                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9502436                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26657454                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.657215                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356464                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9978172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12256004                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6330987                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216902                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7573398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618297                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159359                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3023569     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2047341     27.03%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       841616     11.11%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418531      5.53%     83.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426829      5.64%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167061      2.21%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182978      2.42%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94435      1.25%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       371038      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7573398                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9978172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12256004                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831058                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125739                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1762681                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11040693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249210                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       371038                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25789013                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38079683                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 284363                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9978172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12256004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9978172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878182                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878182                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.138716                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.138716                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65971501                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20066235                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19050207                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3428                       # number of misc regfile writes
system.l20.replacements                          2489                       # number of replacements
system.l20.tagsinuse                      4094.126458                       # Cycle average of tags in use
system.l20.total_refs                          529050                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6581                       # Sample count of references to valid blocks.
system.l20.avg_refs                         80.390518                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.602339                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.668799                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1234.807073                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2812.048247                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002100                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009441                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.301467                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.686535                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999543                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8326                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8327                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1761                       # number of Writeback hits
system.l20.Writeback_hits::total                 1761                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          101                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  101                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8427                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8428                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8427                       # number of overall hits
system.l20.overall_hits::total                   8428                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2446                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2489                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2446                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2489                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2446                       # number of overall misses
system.l20.overall_misses::total                 2489                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6014263                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    228589993                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      234604256                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6014263                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    228589993                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       234604256                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6014263                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    228589993                       # number of overall miss cycles
system.l20.overall_miss_latency::total      234604256                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10772                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10816                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1761                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1761                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          101                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              101                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10873                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10917                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10873                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10917                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.227070                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.230122                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.224961                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.227993                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.224961                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.227993                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 139866.581395                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93454.616926                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94256.430695                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 139866.581395                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93454.616926                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94256.430695                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 139866.581395                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93454.616926                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94256.430695                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 609                       # number of writebacks
system.l20.writebacks::total                      609                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2446                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2489                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2446                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2489                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2446                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2489                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5696277                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    210410304                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    216106581                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5696277                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    210410304                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    216106581                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5696277                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    210410304                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    216106581                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.227070                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.230122                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.224961                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.227993                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.224961                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.227993                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 132471.558140                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86022.201145                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86824.660908                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 132471.558140                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86022.201145                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86824.660908                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 132471.558140                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86022.201145                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86824.660908                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2551                       # number of replacements
system.l21.tagsinuse                      4093.221239                       # Cycle average of tags in use
system.l21.total_refs                          375375                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6645                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.489842                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           42.947810                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.549096                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   962.752307                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3051.972025                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010485                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008679                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.235047                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.745110                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999322                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5190                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5194                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1700                       # number of Writeback hits
system.l21.Writeback_hits::total                 1700                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          107                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  107                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5297                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5301                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5297                       # number of overall hits
system.l21.overall_hits::total                   5301                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2510                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2551                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2510                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2551                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2510                       # number of overall misses
system.l21.overall_misses::total                 2551                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4382625                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    220116026                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      224498651                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4382625                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    220116026                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       224498651                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4382625                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    220116026                       # number of overall miss cycles
system.l21.overall_miss_latency::total      224498651                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7700                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7745                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1700                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1700                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          107                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              107                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7807                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7852                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7807                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7852                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.325974                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.329374                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.321506                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.324885                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.321506                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.324885                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 106893.292683                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87695.627888                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88004.175225                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 106893.292683                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87695.627888                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88004.175225                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 106893.292683                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87695.627888                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88004.175225                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 524                       # number of writebacks
system.l21.writebacks::total                      524                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2510                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2551                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2510                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2551                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2510                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2551                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4066504                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    200605179                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    204671683                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4066504                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    200605179                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    204671683                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4066504                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    200605179                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    204671683                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.325974                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.329374                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.321506                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.324885                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.321506                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.324885                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99183.024390                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79922.382072                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 80231.941592                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99183.024390                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 79922.382072                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 80231.941592                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99183.024390                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 79922.382072                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 80231.941592                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.957633                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646129                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712215.605128                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.472979                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.484654                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861354                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927817                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1636452                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1636452                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1636452                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1636452                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1636452                       # number of overall hits
system.cpu0.icache.overall_hits::total        1636452                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8748152                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8748152                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8748152                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8748152                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8748152                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8748152                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1636516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1636516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1636516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1636516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1636516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1636516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136689.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136689.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136689.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136689.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136689.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136689.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6223276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6223276                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6223276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6223276                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6223276                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6223276                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141438.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 141438.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 141438.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 141438.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 141438.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 141438.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10873                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174240382                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11129                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15656.427532                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.759462                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.240538                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905310                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094690                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1138064                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1138064                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779906                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779906                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1650                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1917970                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1917970                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1917970                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1917970                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37410                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          344                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37754                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37754                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37754                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1510149632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1510149632                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10333891                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10333891                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1520483523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1520483523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1520483523                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1520483523                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1175474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1175474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1955724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1955724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1955724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1955724                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031825                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031825                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000441                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000441                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019304                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019304                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019304                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019304                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40367.538947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40367.538947                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30040.380814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30040.380814                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40273.441834                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40273.441834                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40273.441834                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40273.441834                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1761                       # number of writebacks
system.cpu0.dcache.writebacks::total             1761                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26638                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26638                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          243                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26881                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26881                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10772                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10772                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10873                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    307763725                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    307763725                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2064920                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2064920                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    309828645                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    309828645                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    309828645                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    309828645                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009164                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005560                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28570.713424                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28570.713424                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20444.752475                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20444.752475                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28495.230847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28495.230847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28495.230847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28495.230847                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               515.594807                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006662409                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947122.647969                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.594807                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069863                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.826274                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619702                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619702                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619702                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619702                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619702                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619702                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7185392                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7185392                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7185392                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7185392                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7185392                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7185392                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619764                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 115893.419355                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 115893.419355                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 115893.419355                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 115893.419355                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 115893.419355                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 115893.419355                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4654614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4654614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4654614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4654614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4654614                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4654614                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 103435.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 103435.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 103435.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 103435.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 103435.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 103435.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7807                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165201821                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8063                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20488.877713                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.264821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.735179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086816                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086816                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701341                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701341                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2531                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2531                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1714                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788157                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788157                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15176                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          412                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          412                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15588                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15588                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15588                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15588                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    690561643                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    690561643                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16489941                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16489941                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    707051584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    707051584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    707051584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    707051584                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101992                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101992                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013771                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013771                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000587                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008642                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008642                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008642                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008642                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45503.534726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45503.534726                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40024.128641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40024.128641                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45358.710803                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45358.710803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45358.710803                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45358.710803                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1700                       # number of writebacks
system.cpu1.dcache.writebacks::total             1700                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7476                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7476                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7700                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7807                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    267811882                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    267811882                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2912258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2912258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    270724140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    270724140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    270724140                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    270724140                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006987                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004328                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004328                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004328                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004328                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34780.763896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34780.763896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27217.364486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27217.364486                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34677.102600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34677.102600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34677.102600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34677.102600                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
