<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4750" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4750{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4750{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4750{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4750{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4750{left:538px;bottom:998px;letter-spacing:-0.14px;}
#t6_4750{left:81px;bottom:973px;letter-spacing:-0.17px;}
#t7_4750{left:142px;bottom:973px;letter-spacing:-0.17px;}
#t8_4750{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t9_4750{left:445px;bottom:973px;letter-spacing:-0.11px;}
#ta_4750{left:538px;bottom:973px;letter-spacing:-0.11px;}
#tb_4750{left:538px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tc_4750{left:189px;bottom:927px;}
#td_4750{left:538px;bottom:927px;letter-spacing:-0.12px;}
#te_4750{left:189px;bottom:903px;}
#tf_4750{left:538px;bottom:903px;letter-spacing:-0.14px;}
#tg_4750{left:189px;bottom:878px;letter-spacing:-0.12px;}
#th_4750{left:538px;bottom:878px;letter-spacing:-0.14px;}
#ti_4750{left:189px;bottom:854px;}
#tj_4750{left:538px;bottom:854px;letter-spacing:-0.12px;}
#tk_4750{left:189px;bottom:830px;}
#tl_4750{left:538px;bottom:830px;letter-spacing:-0.12px;}
#tm_4750{left:189px;bottom:805px;}
#tn_4750{left:538px;bottom:805px;letter-spacing:-0.14px;}
#to_4750{left:189px;bottom:781px;}
#tp_4750{left:538px;bottom:781px;letter-spacing:-0.15px;}
#tq_4750{left:189px;bottom:756px;letter-spacing:-0.13px;}
#tr_4750{left:538px;bottom:756px;letter-spacing:-0.14px;}
#ts_4750{left:189px;bottom:732px;letter-spacing:-0.14px;}
#tt_4750{left:538px;bottom:732px;letter-spacing:-0.14px;}
#tu_4750{left:189px;bottom:707px;letter-spacing:-0.14px;}
#tv_4750{left:538px;bottom:707px;letter-spacing:-0.15px;}
#tw_4750{left:189px;bottom:683px;letter-spacing:-0.13px;}
#tx_4750{left:538px;bottom:683px;letter-spacing:-0.15px;}
#ty_4750{left:189px;bottom:658px;letter-spacing:-0.13px;}
#tz_4750{left:538px;bottom:658px;letter-spacing:-0.14px;}
#t10_4750{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t11_4750{left:538px;bottom:634px;letter-spacing:-0.15px;}
#t12_4750{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t13_4750{left:538px;bottom:609px;letter-spacing:-0.14px;}
#t14_4750{left:81px;bottom:585px;letter-spacing:-0.17px;}
#t15_4750{left:138px;bottom:585px;letter-spacing:-0.16px;}
#t16_4750{left:189px;bottom:585px;letter-spacing:-0.15px;}
#t17_4750{left:445px;bottom:585px;letter-spacing:-0.13px;}
#t18_4750{left:538px;bottom:585px;letter-spacing:-0.11px;}
#t19_4750{left:538px;bottom:568px;letter-spacing:-0.11px;}
#t1a_4750{left:538px;bottom:547px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_4750{left:81px;bottom:522px;letter-spacing:-0.15px;}
#t1c_4750{left:138px;bottom:522px;letter-spacing:-0.15px;}
#t1d_4750{left:189px;bottom:522px;letter-spacing:-0.14px;}
#t1e_4750{left:445px;bottom:522px;letter-spacing:-0.13px;}
#t1f_4750{left:538px;bottom:522px;letter-spacing:-0.12px;}
#t1g_4750{left:538px;bottom:501px;letter-spacing:-0.11px;}
#t1h_4750{left:538px;bottom:484px;letter-spacing:-0.11px;}
#t1i_4750{left:538px;bottom:467px;letter-spacing:-0.12px;}
#t1j_4750{left:538px;bottom:451px;letter-spacing:-0.11px;}
#t1k_4750{left:538px;bottom:434px;letter-spacing:-0.11px;}
#t1l_4750{left:538px;bottom:412px;letter-spacing:-0.11px;}
#t1m_4750{left:538px;bottom:396px;letter-spacing:-0.12px;}
#t1n_4750{left:538px;bottom:379px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_4750{left:189px;bottom:354px;letter-spacing:-0.14px;}
#t1p_4750{left:538px;bottom:354px;letter-spacing:-0.11px;}
#t1q_4750{left:538px;bottom:333px;letter-spacing:-0.11px;}
#t1r_4750{left:538px;bottom:316px;letter-spacing:-0.11px;}
#t1s_4750{left:538px;bottom:299px;letter-spacing:-0.09px;}
#t1t_4750{left:189px;bottom:275px;letter-spacing:-0.14px;}
#t1u_4750{left:538px;bottom:275px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4750{left:538px;bottom:254px;letter-spacing:-0.11px;}
#t1w_4750{left:538px;bottom:237px;letter-spacing:-0.11px;}
#t1x_4750{left:538px;bottom:220px;letter-spacing:-0.12px;}
#t1y_4750{left:189px;bottom:195px;letter-spacing:-0.14px;}
#t1z_4750{left:538px;bottom:195px;letter-spacing:-0.14px;}
#t20_4750{left:80px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t21_4750{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t22_4750{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t23_4750{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t24_4750{left:230px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t25_4750{left:467px;bottom:1046px;letter-spacing:-0.16px;}
#t26_4750{left:645px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t27_4750{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t28_4750{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4750{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4750{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4750{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4750{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4750{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4750" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4750Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4750" style="-webkit-user-select: none;"><object width="935" height="1210" data="4750/4750.svg" type="image/svg+xml" id="pdf4750" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4750" class="t s1_4750">2-228 </span><span id="t2_4750" class="t s1_4750">Vol. 4 </span>
<span id="t3_4750" class="t s2_4750">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4750" class="t s3_4750">63:9 </span><span id="t5_4750" class="t s3_4750">Reserved </span>
<span id="t6_4750" class="t s3_4750">1D9H </span><span id="t7_4750" class="t s3_4750">473 </span><span id="t8_4750" class="t s3_4750">IA32_DEBUGCTL </span><span id="t9_4750" class="t s3_4750">Thread </span><span id="ta_4750" class="t s3_4750">Debug Control (R/W) </span>
<span id="tb_4750" class="t s3_4750">See Table 2-2. </span>
<span id="tc_4750" class="t s3_4750">0 </span><span id="td_4750" class="t s3_4750">LBR: Last Branch Record </span>
<span id="te_4750" class="t s3_4750">1 </span><span id="tf_4750" class="t s3_4750">BTF </span>
<span id="tg_4750" class="t s3_4750">5:2 </span><span id="th_4750" class="t s3_4750">Reserved </span>
<span id="ti_4750" class="t s3_4750">6 </span><span id="tj_4750" class="t s3_4750">TR: Branch Trace </span>
<span id="tk_4750" class="t s3_4750">7 </span><span id="tl_4750" class="t s3_4750">BTS: Log Branch Trace Message to BTS Buffer </span>
<span id="tm_4750" class="t s3_4750">8 </span><span id="tn_4750" class="t s3_4750">BTINT </span>
<span id="to_4750" class="t s3_4750">9 </span><span id="tp_4750" class="t s3_4750">BTS_OFF_OS </span>
<span id="tq_4750" class="t s3_4750">10 </span><span id="tr_4750" class="t s3_4750">BTS_OFF_USER </span>
<span id="ts_4750" class="t s3_4750">11 </span><span id="tt_4750" class="t s3_4750">FREEZE_LBR_ON_PMI </span>
<span id="tu_4750" class="t s3_4750">12 </span><span id="tv_4750" class="t s3_4750">FREEZE_PERFMON_ON_PMI </span>
<span id="tw_4750" class="t s3_4750">13 </span><span id="tx_4750" class="t s3_4750">ENABLE_UNCORE_PMI </span>
<span id="ty_4750" class="t s3_4750">14 </span><span id="tz_4750" class="t s3_4750">FREEZE_WHILE_SMM </span>
<span id="t10_4750" class="t s3_4750">15 </span><span id="t11_4750" class="t s3_4750">RTM_DEBUG </span>
<span id="t12_4750" class="t s3_4750">63:15 </span><span id="t13_4750" class="t s3_4750">Reserved </span>
<span id="t14_4750" class="t s3_4750">491H </span><span id="t15_4750" class="t s3_4750">1169 </span><span id="t16_4750" class="t s3_4750">IA32_VMX_VMFUNC </span><span id="t17_4750" class="t s3_4750">Thread </span><span id="t18_4750" class="t s3_4750">Capability Reporting Register of VM-Function </span>
<span id="t19_4750" class="t s3_4750">Controls (R/O) </span>
<span id="t1a_4750" class="t s3_4750">See Table 2-2. </span>
<span id="t1b_4750" class="t s3_4750">60BH </span><span id="t1c_4750" class="t s3_4750">1548 </span><span id="t1d_4750" class="t s3_4750">MSR_PKGC_IRTL1 </span><span id="t1e_4750" class="t s3_4750">Package </span><span id="t1f_4750" class="t s3_4750">Package C6/C7 Interrupt Response Limit 1 (R/W) </span>
<span id="t1g_4750" class="t s3_4750">This MSR defines the interrupt response time limit </span>
<span id="t1h_4750" class="t s3_4750">used by the processor to manage a transition to a </span>
<span id="t1i_4750" class="t s3_4750">package C6 or C7 state. The latency programmed in </span>
<span id="t1j_4750" class="t s3_4750">this register is for the shorter-latency sub C-states </span>
<span id="t1k_4750" class="t s3_4750">used by an MWAIT hint to a C6 or C7 state. </span>
<span id="t1l_4750" class="t s3_4750">Note: C-state values are processor specific C-state </span>
<span id="t1m_4750" class="t s3_4750">code names, unrelated to MWAIT extension C-state </span>
<span id="t1n_4750" class="t s3_4750">parameters or ACPI C-States. </span>
<span id="t1o_4750" class="t s3_4750">9:0 </span><span id="t1p_4750" class="t s3_4750">Interrupt Response Time Limit (R/W) </span>
<span id="t1q_4750" class="t s3_4750">Specifies the limit that should be used to decide if </span>
<span id="t1r_4750" class="t s3_4750">the package should be put into a package C6 or C7 </span>
<span id="t1s_4750" class="t s3_4750">state. </span>
<span id="t1t_4750" class="t s3_4750">12:10 </span><span id="t1u_4750" class="t s3_4750">Time Unit (R/W) </span>
<span id="t1v_4750" class="t s3_4750">Specifies the encoding value of time unit of the </span>
<span id="t1w_4750" class="t s3_4750">interrupt response time limit. See Table 2-20 for </span>
<span id="t1x_4750" class="t s3_4750">supported time unit encodings. </span>
<span id="t1y_4750" class="t s3_4750">14:13 </span><span id="t1z_4750" class="t s3_4750">Reserved </span>
<span id="t20_4750" class="t s4_4750">Table 2-29. </span><span id="t21_4750" class="t s4_4750">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t22_4750" class="t s5_4750">Register </span>
<span id="t23_4750" class="t s5_4750">Address </span><span id="t24_4750" class="t s5_4750">Register Name / Bit Fields </span><span id="t25_4750" class="t s5_4750">Scope </span><span id="t26_4750" class="t s5_4750">Bit Description </span>
<span id="t27_4750" class="t s5_4750">Hex </span><span id="t28_4750" class="t s5_4750">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
