// Seed: 3232798839
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  always @(posedge 1 or(id_4)) begin
    id_5 <= (1);
  end
endmodule
