Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 1D2E3856DBB
	for <lists+qemu-devel@lfdr.de>; Thu, 15 Feb 2024 20:31:03 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rahPn-0001c2-TK; Thu, 15 Feb 2024 14:28:59 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1rahPe-0001bg-FI
 for qemu-devel@nongnu.org; Thu, 15 Feb 2024 14:28:50 -0500
Received: from mail-pl1-x643.google.com ([2607:f8b0:4864:20::643])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1rahPR-0004gX-FX
 for qemu-devel@nongnu.org; Thu, 15 Feb 2024 14:28:50 -0500
Received: by mail-pl1-x643.google.com with SMTP id
 d9443c01a7336-1d746ce7d13so11938195ad.0
 for <qemu-devel@nongnu.org>; Thu, 15 Feb 2024 11:28:30 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1708025309; x=1708630109; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=Oa8+9JzyW2AXOuQAQT/XowweMVndm3ihCRFuRjvbNSU=;
 b=ONBtAAjYuBJbn5ONQ77Fq1TJ/XyU7cvAqliuRCdpEvjfTayGMGvQEpta9saTKSUwlu
 k4sd1PPZq6+8INtoneUhuRqexIUOjMHpY827yMTJXEvblO7QJrSO09+9Tq8bY+nc7RnE
 LhSrzAVbfzNxzFmYudvgQ7B0IizyW/cC7h8u9MSroumJnVNhuaRdFaBGB9puDIPH0fQs
 G7Roc/SvTd+IGf8vA7Q6TGRY5euoj38+sBO2fI3OR7iqNflLsT+ll6G41xX3aEePh0zA
 efGGVpfPVoqG7h/AZsS7xnyQlD00uc7dJpnio7jURco1KlKNGOnBu9QY3T7Jaz7YYHEC
 xYHQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1708025309; x=1708630109;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=Oa8+9JzyW2AXOuQAQT/XowweMVndm3ihCRFuRjvbNSU=;
 b=rJafyNMnKMepA2qRukQ8u3s1p6EsythGyILf8PXxD1y00mYYHenj7WgkXsGJGUVq1Y
 XVyM6N9O1+QFRAThb7S0Rz2x2tFCuDS6BqOCzOJ//kN+oyOrX+3LdpwD3yBwV/gAf/wM
 x68G1LOgCrgqCffrxPWyWjG2TjzNHsaCumB9oMrE+AMw967rg/wRw4OIYAZBoVZ27exk
 kD4RCm6AHA1NVeqDr0t9Drzj4+iEWumgG9ahWiRNuUUyt+tO7eEcJ7F9jw18ncc/qtMD
 KS1b/SMywAczXBZGYaapMtyunZJXD3Sf6KSrSLn3RIBK1tMHDyNJYWkv1VkEf6ERFR5q
 0qXw==
X-Gm-Message-State: AOJu0Yx7Ds8wONhpx0KRfojOsuZPY4vYffD2+cNWrdgiwUKpr30O2ud/
 I4Jyg+78AqeQjac0r2fiTDlfTtWS31HQEzU1nu9Do7zec5qlBaa+nkiEVeGQCn6EoeNlyMYcvVH
 HghQAxM5iW7hMSDsOKSNoWurGKaQAAsw3fUIknA2o2nP/t096uKSmb23FK67PhPfAN4wYJ9OmGG
 RIxpv0kWT+FPkk7eCxFuwFvsk2agHdRzoDp4zX35J7o3M=
X-Google-Smtp-Source: AGHT+IH+ef7TpzK13R9moXThf+5dAP11DtUE2qop2zpVzcqepZa7/ef7qHMVckUfXYNDXteKzLruaQ==
X-Received: by 2002:a17:902:e810:b0:1db:4c96:b578 with SMTP id
 u16-20020a170902e81000b001db4c96b578mr3433658plg.59.1708025308092; 
 Thu, 15 Feb 2024 11:28:28 -0800 (PST)
Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.
 [114.35.142.126]) by smtp.gmail.com with ESMTPSA id
 u8-20020a170902a60800b001db5ee73fe9sm1618653plq.114.2024.02.15.11.28.27
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 15 Feb 2024 11:28:27 -0800 (PST)
From: Max Chou <max.chou@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: dbarboza@ventanamicro.com,
	Max Chou <max.chou@sifive.com>
Subject: [RFC PATCH 0/6] Improve the performance of RISC-V vector unit-stride
 ld/st instructions
Date: Fri, 16 Feb 2024 03:28:11 +0800
Message-Id: <20240215192823.729209-1-max.chou@sifive.com>
X-Mailer: git-send-email 2.34.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::643;
 envelope-from=max.chou@sifive.com; helo=mail-pl1-x643.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001,
 T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi all,

When glibc with RVV support [1], the memcpy benchmark will run 2x to 60x
slower than the scalar equivalent on QEMU and it hurts developer
productivity.

From the performance analysis result, we can observe that the glibc
memcpy spends most of the time in the vector unit-stride load/store
helper functions.

Samples: 465K of event 'cycles:u', Event count (approx.): 1707645730664
  Children      Self  Command       Shared Object            Symbol
+   28.46%    27.85%  qemu-riscv64  qemu-riscv64             [.] vext_ldst_us
+   26.92%     0.00%  qemu-riscv64  [unknown]                [.] 0x00000000000000ff
+   14.41%    14.41%  qemu-riscv64  qemu-riscv64             [.] qemu_plugin_vcpu_mem_cb
+   13.85%    13.85%  qemu-riscv64  qemu-riscv64             [.] lde_b
+   13.64%    13.64%  qemu-riscv64  qemu-riscv64             [.] cpu_stb_mmu
+    9.25%     9.19%  qemu-riscv64  qemu-riscv64             [.] cpu_ldb_mmu
+    7.81%     7.81%  qemu-riscv64  qemu-riscv64             [.] cpu_mmu_lookup
+    7.70%     7.70%  qemu-riscv64  qemu-riscv64             [.] ste_b
+    5.53%     0.00%  qemu-riscv64  qemu-riscv64             [.] adjust_addr (inlined)   


So this patchset tries to improve the performance of the RVV version of
glibc memcpy on QEMU by improving the corresponding helper function
quality.

The overall performance improvement can achieve following numbers
(depending on the size).
Average: 2.86X / Smallest: 1.15X / Largest: 4.49X

PS: This RFC patchset only focuses on the vle8.v & vse8.v instructions,
the next version or next serious will complete other vector ld/st part.

Regards,
Max.

[1] https://inbox.sourceware.org/libc-alpha/20230504074851.38763-1-hau.hsu@sifive.com

Max Chou (6):
  target/riscv: Seperate vector segment ld/st instructions
  accel/tcg: Avoid uncessary call overhead from qemu_plugin_vcpu_mem_cb
  target/riscv: Inline vext_ldst_us and coressponding function for
    performance
  accel/tcg: Inline cpu_mmu_lookup function
  accel/tcg: Inline do_ld1_mmu function
  accel/tcg: Inline do_st1_mmu function

 accel/tcg/ldst_common.c.inc             |  40 ++++++--
 accel/tcg/user-exec.c                   |  17 ++--
 target/riscv/helper.h                   |   4 +
 target/riscv/insn32.decode              |  11 +-
 target/riscv/insn_trans/trans_rvv.c.inc |  61 +++++++++++
 target/riscv/vector_helper.c            | 130 +++++++++++++++++++-----
 6 files changed, 221 insertions(+), 42 deletions(-)

-- 
2.34.1


