#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f97dc5001a0 .scope module, "tb_ALU" "tb_ALU" 2 6;
 .timescale -9 -9;
v0x7f97dc51c440_0 .var "p_a", 7 0;
v0x7f97dc51c4f0_0 .var "p_b", 7 0;
v0x7f97dc51c580_0 .var "p_cin", 0 0;
v0x7f97dc51c650_0 .net "p_cout", 0 0, v0x7f97dc51c170_0;  1 drivers
v0x7f97dc51c700_0 .var "p_op", 3 0;
v0x7f97dc51c7d0_0 .net "p_sum", 7 0, v0x7f97dc51c300_0;  1 drivers
S_0x7f97dc50c100 .scope module, "A1" "ALU" 2 15, 3 14 0, S_0x7f97dc5001a0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 8 "sum"
    .port_info 2 /INPUT 4 "oper"
    .port_info 3 /INPUT 8 "a"
    .port_info 4 /INPUT 8 "b"
    .port_info 5 /INPUT 1 "c_in"
v0x7f97dc50c2f0_0 .net "a", 7 0, v0x7f97dc51c440_0;  1 drivers
v0x7f97dc51c010_0 .net "b", 7 0, v0x7f97dc51c4f0_0;  1 drivers
v0x7f97dc51c0c0_0 .net "c_in", 0 0, v0x7f97dc51c580_0;  1 drivers
v0x7f97dc51c170_0 .var "c_out", 0 0;
v0x7f97dc51c210_0 .net "oper", 3 0, v0x7f97dc51c700_0;  1 drivers
v0x7f97dc51c300_0 .var "sum", 7 0;
E_0x7f97dc5043b0 .event edge, v0x7f97dc51c210_0, v0x7f97dc50c2f0_0, v0x7f97dc51c010_0, v0x7f97dc51c0c0_0;
    .scope S_0x7f97dc50c100;
T_0 ;
    %wait E_0x7f97dc5043b0;
    %load/vec4 v0x7f97dc51c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 511, 511, 9;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7f97dc50c2f0_0;
    %pad/u 9;
    %load/vec4 v0x7f97dc51c010_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x7f97dc51c0c0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7f97dc50c2f0_0;
    %pad/u 9;
    %load/vec4 v0x7f97dc51c010_0;
    %pad/u 9;
    %inv;
    %add;
    %load/vec4 v0x7f97dc51c0c0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7f97dc51c010_0;
    %pad/u 9;
    %load/vec4 v0x7f97dc50c2f0_0;
    %pad/u 9;
    %inv;
    %add;
    %load/vec4 v0x7f97dc51c0c0_0;
    %pad/u 9;
    %inv;
    %add;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97dc50c2f0_0;
    %load/vec4 v0x7f97dc51c010_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97dc50c2f0_0;
    %load/vec4 v0x7f97dc51c010_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97dc50c2f0_0;
    %inv;
    %load/vec4 v0x7f97dc51c010_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97dc50c2f0_0;
    %load/vec4 v0x7f97dc51c010_0;
    %xor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f97dc50c2f0_0;
    %load/vec4 v0x7f97dc51c010_0;
    %xnor;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c300_0, 0, 8;
    %store/vec4 v0x7f97dc51c170_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f97dc5001a0;
T_1 ;
    %vpi_call 2 25 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f97dc5001a0 {0 0 0};
    %vpi_func 2 28 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x7f97dc51c440_0, 0, 8;
    %vpi_func 2 29 "$random" 32 {0 0 0};
    %pushi/vec4 512, 0, 32;
    %mod/s;
    %pad/s 9;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c4f0_0, 0, 8;
    %store/vec4 v0x7f97dc51c580_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97dc51c700_0, 0, 4;
    %pushi/vec4 79, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %vpi_func 2 36 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x7f97dc51c440_0, 0, 8;
    %vpi_func 2 37 "$random" 32 {0 0 0};
    %pushi/vec4 512, 0, 32;
    %mod/s;
    %pad/s 9;
    %split/vec4 8;
    %store/vec4 v0x7f97dc51c4f0_0, 0, 8;
    %store/vec4 v0x7f97dc51c580_0, 0, 1;
    %load/vec4 v0x7f97dc51c700_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f97dc51c700_0, 0, 4;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 10, 0;
    %vpi_call 2 42 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f97dc5001a0;
T_2 ;
    %vpi_call 2 46 "$monitor", "oper = %d, a = %b, b = %b, c_out = %b, sum = %b.", v0x7f97dc51c700_0, v0x7f97dc51c440_0, v0x7f97dc51c4f0_0, v0x7f97dc51c650_0, v0x7f97dc51c7d0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ALU.v";
    "./ALU.v";
