// Seed: 2807770227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output tri id_3;
  input wire id_2;
  output wire id_1;
  wire  id_6;
  wire  id_7;
  logic id_8 = id_8 === id_2;
  assign id_3 = -1'd0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7
);
  wire id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  initial id_1 = id_3;
endmodule
