

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Feb 21 04:31:15 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        gcn_fpga_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.45|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |      ?|      ?|         ?|          -|          -|    85|    no    |
        | + memset_node_out_bram    |    543|    543|        17|          -|          -|    32|    no    |
        |  ++ memset_node_out_bram  |     15|     15|         1|          -|          -|    16|    no    |
        | + Loop 1.2                |      ?|      ?|         ?|          -|          -|    85|    no    |
        |  ++ Loop 1.2.1            |  45920|  45920|      1435|          -|          -|    32|    no    |
        |   +++ Loop 1.2.1.1        |   1433|   1433|         1|          -|          -|  1433|    no    |
        |  ++ Loop 1.2.2            |      ?|      ?|        10|          -|          -|     ?|    no    |
        | + Loop 1.3                |   1088|   1088|        34|          -|          -|    32|    no    |
        |  ++ Loop 1.3.1            |     32|     32|         2|          -|          -|    16|    no    |
        +---------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	4  / (!tmp_2)
	3  / (tmp_2 & !tmp_3)
	5  / (tmp_2 & tmp_3)
5 --> 
	6  / (!exitcond2)
	19  / (exitcond2)
6 --> 
	8  / (exitcond4)
	7  / (!exitcond4)
7 --> 
	7  / (!exitcond5)
	6  / (exitcond5)
8 --> 
	9  / true
9 --> 
	10  / (!exitcond6)
	5  / (exitcond6)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	9  / true
19 --> 
	20  / (!exitcond3)
	2  / (exitcond3)
20 --> 
	21  / (!exitcond)
	19  / (exitcond)
21 --> 
	20  / true
* FSM state operations: 

 <State 1>: 2.05ns
ST_1: StgValue_22 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(float* %node_out_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str44, [1 x i8]* @p_str45, [1 x i8]* @p_str46, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str47, [1 x i8]* @p_str48)

ST_1: StgValue_23 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %metadata_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)

ST_1: StgValue_24 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %edge_strm_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str31, i32 0, i32 0, [1 x i8]* @p_str32, [1 x i8]* @p_str33, [1 x i8]* @p_str34, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str35, [1 x i8]* @p_str36)

ST_1: StgValue_25 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i12* %edge_strm_V_dst_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str27, [1 x i8]* @p_str28, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str29, [1 x i8]* @p_str30)

ST_1: StgValue_26 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i12* %edge_strm_V_src_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str20, [1 x i8]* @p_str21, [1 x i8]* @p_str22, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str23, [1 x i8]* @p_str24)

ST_1: StgValue_27 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(float* %node_in_strm_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)

ST_1: StgValue_28 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %node_in_strm_V), !map !46

ST_1: StgValue_29 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i12* %edge_strm_V_src_V), !map !52

ST_1: StgValue_30 (16)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i12* %edge_strm_V_dst_V), !map !56

ST_1: StgValue_31 (17)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %edge_strm_V_c), !map !60

ST_1: StgValue_32 (18)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i64* %metadata_strm_V), !map !64

ST_1: StgValue_33 (19)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %node_out_strm_V), !map !68

ST_1: StgValue_34 (20)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([22928 x float]* %wt), !map !72

ST_1: StgValue_35 (21)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

ST_1: node_in_bram (22)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:6
:14  %node_in_bram = alloca [45856 x float], align 4

ST_1: node_in_bram_addr (23)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:15  %node_in_bram_addr = getelementptr [45856 x float]* %node_in_bram, i64 0, i64 0

ST_1: node_out_bram (24)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:8
:16  %node_out_bram = alloca [512 x float], align 4

ST_1: StgValue_39 (25)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface([22928 x float]* %wt, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 22928, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_40 (26)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecMemCore([22928 x float]* %wt, [1 x i8]* @p_str1, [7 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_41 (27)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:7
:19  br label %.loopexit


 <State 2>: 1.28ns
ST_2: dst (29)  [1/1] 0.00ns
.loopexit:0  %dst = phi i7 [ 0, %0 ], [ %dst_1, %.loopexit.loopexit ]

ST_2: exitcond1 (30)  [1/1] 1.28ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:1  %exitcond1 = icmp eq i7 %dst, -43

ST_2: empty (31)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 85, i64 85, i64 85)

ST_2: dst_1 (32)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:3  %dst_1 = add i7 %dst, 1

ST_2: StgValue_46 (33)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:7
.loopexit:4  br i1 %exitcond1, label %6, label %meminst.preheader

ST_2: StgValue_47 (35)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst.preheader:0  br label %meminst

ST_2: StgValue_48 (146)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:27
:0  ret void


 <State 3>: 1.24ns
ST_3: invdar (37)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst:0  %invdar = phi i5 [ %indvarinc, %meminst23 ], [ 0, %meminst.preheader ]

ST_3: indvarinc (38)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst:1  %indvarinc = add i5 %invdar, 1

ST_3: empty_6 (39)  [1/1] 0.00ns
meminst:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_52 (40)  [1/1] 0.89ns
meminst:3  br label %meminst24


 <State 4>: 2.05ns
ST_4: invdar1 (42)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:0  %invdar1 = phi i4 [ 0, %meminst ], [ %indvarinc1, %meminst24 ]

ST_4: indvarinc1 (43)  [1/1] 0.43ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:1  %indvarinc1 = add i4 %invdar1, 1

ST_4: tmp (44)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:2  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %invdar, i4 %invdar1)

ST_4: tmp_1 (45)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:3  %tmp_1 = zext i9 %tmp to i64

ST_4: node_out_bram_addr (46)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:4  %node_out_bram_addr = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_1

ST_4: StgValue_58 (47)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:5  store float 0.000000e+00, float* %node_out_bram_addr, align 4

ST_4: tmp_2 (48)  [1/1] 1.11ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:6  %tmp_2 = icmp eq i4 %invdar1, -1

ST_4: empty_7 (49)  [1/1] 0.00ns
meminst24:7  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_node_out_bram) nounwind

ST_4: empty_8 (50)  [1/1] 0.00ns
meminst24:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_62 (51)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst24:9  br i1 %tmp_2, label %meminst23, label %meminst24

ST_4: tmp_3 (53)  [1/1] 1.17ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst23:0  %tmp_3 = icmp eq i5 %invdar, -1

ST_4: empty_9 (54)  [1/1] 0.00ns
meminst23:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memset_node_out_bram) nounwind

ST_4: StgValue_65 (55)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:8
meminst23:2  br i1 %tmp_3, label %.preheader27.preheader, label %meminst

ST_4: StgValue_66 (57)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27.preheader:0  br label %.preheader27


 <State 5>: 1.28ns
ST_5: src (59)  [1/1] 0.00ns
.preheader27:0  %src = phi i7 [ %src_1, %.preheader27.loopexit ], [ 0, %.preheader27.preheader ]

ST_5: exitcond2 (60)  [1/1] 1.28ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:1  %exitcond2 = icmp eq i7 %src, -43

ST_5: empty_10 (61)  [1/1] 0.00ns
.preheader27:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 85, i64 85, i64 85)

ST_5: src_1 (62)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:3  %src_1 = add i7 %src, 1

ST_5: StgValue_71 (63)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:9
.preheader27:4  br i1 %exitcond2, label %.preheader20.preheader, label %.preheader22.preheader

ST_5: StgValue_72 (65)  [1/1] 0.89ns
.preheader22.preheader:0  br label %.preheader22

ST_5: StgValue_73 (116)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20.preheader:0  br label %.preheader20


 <State 6>: 2.05ns
ST_6: row (67)  [1/1] 0.00ns
.preheader22:0  %row = phi i6 [ %row_2, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

ST_6: phi_mul (68)  [1/1] 0.00ns
.preheader22:1  %phi_mul = phi i16 [ %next_mul, %.preheader22.loopexit ], [ 0, %.preheader22.preheader ]

ST_6: next_mul (69)  [1/1] 1.36ns
.preheader22:2  %next_mul = add i16 %phi_mul, 1433

ST_6: exitcond4 (70)  [1/1] 1.22ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:3  %exitcond4 = icmp eq i6 %row, -32

ST_6: empty_11 (71)  [1/1] 0.00ns
.preheader22:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_6: row_2 (72)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:5  %row_2 = add i6 %row, 1

ST_6: StgValue_80 (73)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:10
.preheader22:6  br i1 %exitcond4, label %2, label %.preheader21.preheader

ST_6: StgValue_81 (75)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21.preheader:0  br label %.preheader21

ST_6: node_in_bram_load (94)  [2/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:1  %node_in_bram_load = load float* %node_in_bram_addr, align 16


 <State 7>: 3.41ns
ST_7: col (77)  [1/1] 0.00ns
.preheader21:0  %col = phi i11 [ %col_2, %1 ], [ 0, %.preheader21.preheader ]

ST_7: exitcond5 (78)  [1/1] 1.31ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:1  %exitcond5 = icmp eq i11 %col, -615

ST_7: empty_12 (79)  [1/1] 0.00ns
.preheader21:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1433, i64 1433, i64 1433)

ST_7: col_2 (80)  [1/1] 1.30ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:3  %col_2 = add i11 %col, 1

ST_7: StgValue_87 (81)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:11
.preheader21:4  br i1 %exitcond5, label %.preheader22.loopexit, label %1

ST_7: tmp_12 (83)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:0  %tmp_12 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %node_in_strm_V)

ST_7: tmp_10_cast (84)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:1  %tmp_10_cast = zext i11 %col to i16

ST_7: tmp_13 (85)  [1/1] 1.36ns  loc: gcn_fpga_hls/src/top.cpp:12
:2  %tmp_13 = add i16 %phi_mul, %tmp_10_cast

ST_7: tmp_20_cast (86)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:3  %tmp_20_cast = zext i16 %tmp_13 to i64

ST_7: node_in_bram_addr_1 (87)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:12
:4  %node_in_bram_addr_1 = getelementptr [45856 x float]* %node_in_bram, i64 0, i64 %tmp_20_cast

ST_7: StgValue_93 (88)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:12
:5  store float %tmp_12, float* %node_in_bram_addr_1, align 4

ST_7: StgValue_94 (89)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:11
:6  br label %.preheader21

ST_7: StgValue_95 (91)  [1/1] 0.00ns
.preheader22.loopexit:0  br label %.preheader22


 <State 8>: 2.05ns
ST_8: tmp_4 (93)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:15
:0  %tmp_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %metadata_strm_V)

ST_8: node_in_bram_load (94)  [1/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:1  %node_in_bram_load = load float* %node_in_bram_addr, align 16

ST_8: tmp_s (95)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:15
:2  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_4, i32 32, i32 63)

ST_8: StgValue_99 (96)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:16
:3  br label %3


 <State 9>: 1.60ns
ST_9: i (98)  [1/1] 0.00ns
:0  %i = phi i32 [ 0, %2 ], [ %i_1, %4 ]

ST_9: exitcond6 (99)  [1/1] 1.50ns  loc: gcn_fpga_hls/src/top.cpp:16
:1  %exitcond6 = icmp eq i32 %i, %tmp_s

ST_9: i_1 (100)  [1/1] 1.60ns  loc: gcn_fpga_hls/src/top.cpp:16
:2  %i_1 = add nsw i32 %i, 1

ST_9: StgValue_103 (101)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:16
:3  br i1 %exitcond6, label %.preheader27.loopexit, label %4

ST_9: empty_13 (103)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:0  %empty_13 = call { i12, i12, float } @_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.floatP(i12* %edge_strm_V_src_V, i12* %edge_strm_V_dst_V, float* %edge_strm_V_c)

ST_9: tmp_dst_V (104)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:1  %tmp_dst_V = extractvalue { i12, i12, float } %empty_13, 1

ST_9: tmp_c (105)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:2  %tmp_c = extractvalue { i12, i12, float } %empty_13, 2

ST_9: tmp_9 (107)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:4  %tmp_9 = trunc i12 %tmp_dst_V to i5

ST_9: StgValue_108 (114)  [1/1] 0.00ns
.preheader27.loopexit:0  br label %.preheader27


 <State 10>: 3.45ns
ST_10: tmp_8 (106)  [8/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 11>: 3.45ns
ST_11: tmp_8 (106)  [7/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 12>: 3.45ns
ST_12: tmp_8 (106)  [6/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 13>: 3.45ns
ST_13: tmp_8 (106)  [5/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 14>: 3.45ns
ST_14: tmp_8 (106)  [4/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 15>: 3.45ns
ST_15: tmp_8 (106)  [3/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 16>: 3.45ns
ST_16: tmp_8 (106)  [2/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 17>: 3.45ns
ST_17: tmp_8 (106)  [1/8] 3.45ns  loc: gcn_fpga_hls/src/top.cpp:18
:3  %tmp_8 = fadd float %tmp_c, %node_in_bram_load


 <State 18>: 2.05ns
ST_18: tmp_10 (108)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:17
:5  %tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_9, i4 0)

ST_18: tmp_11 (109)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:6  %tmp_11 = zext i9 %tmp_10 to i64

ST_18: node_out_bram_addr_2 (110)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:18
:7  %node_out_bram_addr_2 = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_11

ST_18: StgValue_120 (111)  [1/1] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:18
:8  store float %tmp_8, float* %node_out_bram_addr_2, align 16

ST_18: StgValue_121 (112)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:16
:9  br label %3


 <State 19>: 1.24ns
ST_19: row1 (118)  [1/1] 0.00ns
.preheader20:0  %row1 = phi i6 [ %row_1, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]

ST_19: exitcond3 (119)  [1/1] 1.22ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:1  %exitcond3 = icmp eq i6 %row1, -32

ST_19: empty_14 (120)  [1/1] 0.00ns
.preheader20:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_19: row_1 (121)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:3  %row_1 = add i6 %row1, 1

ST_19: StgValue_126 (122)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader20:4  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader

ST_19: tmp_5 (124)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:21
.preheader.preheader:0  %tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %row1, i4 0)

ST_19: tmp_9_cast (125)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader.preheader:1  %tmp_9_cast = zext i10 %tmp_5 to i11

ST_19: StgValue_129 (126)  [1/1] 0.89ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader.preheader:2  br label %.preheader

ST_19: StgValue_130 (144)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 20>: 3.35ns
ST_20: col2 (128)  [1/1] 0.00ns
.preheader:0  %col2 = phi i5 [ %col_1, %5 ], [ 0, %.preheader.preheader ]

ST_20: exitcond (129)  [1/1] 1.17ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:1  %exitcond = icmp eq i5 %col2, -16

ST_20: empty_15 (130)  [1/1] 0.00ns
.preheader:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_20: col_1 (131)  [1/1] 1.24ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:3  %col_1 = add i5 %col2, 1

ST_20: StgValue_135 (132)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
.preheader:4  br i1 %exitcond, label %.preheader20.loopexit, label %5

ST_20: tmp_cast (134)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:0  %tmp_cast = zext i5 %col2 to i11

ST_20: tmp_6 (135)  [1/1] 1.30ns  loc: gcn_fpga_hls/src/top.cpp:23
:1  %tmp_6 = add i11 %tmp_9_cast, %tmp_cast

ST_20: tmp_15_cast (136)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:2  %tmp_15_cast = zext i11 %tmp_6 to i64

ST_20: node_out_bram_addr_1 (137)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:3  %node_out_bram_addr_1 = getelementptr [512 x float]* %node_out_bram, i64 0, i64 %tmp_15_cast

ST_20: tmp_7 (138)  [2/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:23
:4  %tmp_7 = load float* %node_out_bram_addr_1, align 4

ST_20: StgValue_141 (142)  [1/1] 0.00ns
.preheader20.loopexit:0  br label %.preheader20


 <State 21>: 3.05ns
ST_21: tmp_7 (138)  [1/2] 2.05ns  loc: gcn_fpga_hls/src/top.cpp:23
:4  %tmp_7 = load float* %node_out_bram_addr_1, align 4

ST_21: StgValue_143 (139)  [1/1] 1.00ns  loc: gcn_fpga_hls/src/top.cpp:23
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %node_out_strm_V, float %tmp_7)

ST_21: StgValue_144 (140)  [1/1] 0.00ns  loc: gcn_fpga_hls/src/top.cpp:22
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ node_in_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ edge_strm_V_src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ edge_strm_V_dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ edge_strm_V_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metadata_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ node_out_strm_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_22          (specinterface    ) [ 0000000000000000000000]
StgValue_23          (specinterface    ) [ 0000000000000000000000]
StgValue_24          (specinterface    ) [ 0000000000000000000000]
StgValue_25          (specinterface    ) [ 0000000000000000000000]
StgValue_26          (specinterface    ) [ 0000000000000000000000]
StgValue_27          (specinterface    ) [ 0000000000000000000000]
StgValue_28          (specbitsmap      ) [ 0000000000000000000000]
StgValue_29          (specbitsmap      ) [ 0000000000000000000000]
StgValue_30          (specbitsmap      ) [ 0000000000000000000000]
StgValue_31          (specbitsmap      ) [ 0000000000000000000000]
StgValue_32          (specbitsmap      ) [ 0000000000000000000000]
StgValue_33          (specbitsmap      ) [ 0000000000000000000000]
StgValue_34          (specbitsmap      ) [ 0000000000000000000000]
StgValue_35          (spectopmodule    ) [ 0000000000000000000000]
node_in_bram         (alloca           ) [ 0011111111111111111111]
node_in_bram_addr    (getelementptr    ) [ 0011111111111111111111]
node_out_bram        (alloca           ) [ 0011111111111111111111]
StgValue_39          (specinterface    ) [ 0000000000000000000000]
StgValue_40          (specmemcore      ) [ 0000000000000000000000]
StgValue_41          (br               ) [ 0111111111111111111111]
dst                  (phi              ) [ 0010000000000000000000]
exitcond1            (icmp             ) [ 0011111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000]
dst_1                (add              ) [ 0111111111111111111111]
StgValue_46          (br               ) [ 0000000000000000000000]
StgValue_47          (br               ) [ 0011111111111111111111]
StgValue_48          (ret              ) [ 0000000000000000000000]
invdar               (phi              ) [ 0001100000000000000000]
indvarinc            (add              ) [ 0011111111111111111111]
empty_6              (speclooptripcount) [ 0000000000000000000000]
StgValue_52          (br               ) [ 0011111111111111111111]
invdar1              (phi              ) [ 0000100000000000000000]
indvarinc1           (add              ) [ 0011111111111111111111]
tmp                  (bitconcatenate   ) [ 0000000000000000000000]
tmp_1                (zext             ) [ 0000000000000000000000]
node_out_bram_addr   (getelementptr    ) [ 0000000000000000000000]
StgValue_58          (store            ) [ 0000000000000000000000]
tmp_2                (icmp             ) [ 0011111111111111111111]
empty_7              (specloopname     ) [ 0000000000000000000000]
empty_8              (speclooptripcount) [ 0000000000000000000000]
StgValue_62          (br               ) [ 0011111111111111111111]
tmp_3                (icmp             ) [ 0011111111111111111111]
empty_9              (specloopname     ) [ 0000000000000000000000]
StgValue_65          (br               ) [ 0011111111111111111111]
StgValue_66          (br               ) [ 0011111111111111111111]
src                  (phi              ) [ 0000010000000000000000]
exitcond2            (icmp             ) [ 0011111111111111111111]
empty_10             (speclooptripcount) [ 0000000000000000000000]
src_1                (add              ) [ 0011111111111111111111]
StgValue_71          (br               ) [ 0000000000000000000000]
StgValue_72          (br               ) [ 0011111111111111111111]
StgValue_73          (br               ) [ 0011111111111111111111]
row                  (phi              ) [ 0000001000000000000000]
phi_mul              (phi              ) [ 0000001100000000000000]
next_mul             (add              ) [ 0011111111111111111111]
exitcond4            (icmp             ) [ 0011111111111111111111]
empty_11             (speclooptripcount) [ 0000000000000000000000]
row_2                (add              ) [ 0011111111111111111111]
StgValue_80          (br               ) [ 0000000000000000000000]
StgValue_81          (br               ) [ 0011111111111111111111]
col                  (phi              ) [ 0000000100000000000000]
exitcond5            (icmp             ) [ 0011111111111111111111]
empty_12             (speclooptripcount) [ 0000000000000000000000]
col_2                (add              ) [ 0011111111111111111111]
StgValue_87          (br               ) [ 0000000000000000000000]
tmp_12               (read             ) [ 0000000000000000000000]
tmp_10_cast          (zext             ) [ 0000000000000000000000]
tmp_13               (add              ) [ 0000000000000000000000]
tmp_20_cast          (zext             ) [ 0000000000000000000000]
node_in_bram_addr_1  (getelementptr    ) [ 0000000000000000000000]
StgValue_93          (store            ) [ 0000000000000000000000]
StgValue_94          (br               ) [ 0011111111111111111111]
StgValue_95          (br               ) [ 0011111111111111111111]
tmp_4                (read             ) [ 0000000000000000000000]
node_in_bram_load    (load             ) [ 0000000001111111111000]
tmp_s                (partselect       ) [ 0000000001111111111000]
StgValue_99          (br               ) [ 0011111111111111111111]
i                    (phi              ) [ 0000000001000000000000]
exitcond6            (icmp             ) [ 0011111111111111111111]
i_1                  (add              ) [ 0011111111111111111111]
StgValue_103         (br               ) [ 0000000000000000000000]
empty_13             (read             ) [ 0000000000000000000000]
tmp_dst_V            (extractvalue     ) [ 0000000000000000000000]
tmp_c                (extractvalue     ) [ 0000000000111111110000]
tmp_9                (trunc            ) [ 0000000000111111111000]
StgValue_108         (br               ) [ 0011111111111111111111]
tmp_8                (fadd             ) [ 0000000000000000001000]
tmp_10               (bitconcatenate   ) [ 0000000000000000000000]
tmp_11               (zext             ) [ 0000000000000000000000]
node_out_bram_addr_2 (getelementptr    ) [ 0000000000000000000000]
StgValue_120         (store            ) [ 0000000000000000000000]
StgValue_121         (br               ) [ 0011111111111111111111]
row1                 (phi              ) [ 0000000000000000000100]
exitcond3            (icmp             ) [ 0011111111111111111111]
empty_14             (speclooptripcount) [ 0000000000000000000000]
row_1                (add              ) [ 0011111111111111111111]
StgValue_126         (br               ) [ 0000000000000000000000]
tmp_5                (bitconcatenate   ) [ 0000000000000000000000]
tmp_9_cast           (zext             ) [ 0000000000000000000011]
StgValue_129         (br               ) [ 0011111111111111111111]
StgValue_130         (br               ) [ 0111111111111111111111]
col2                 (phi              ) [ 0000000000000000000010]
exitcond             (icmp             ) [ 0011111111111111111111]
empty_15             (speclooptripcount) [ 0000000000000000000000]
col_1                (add              ) [ 0011111111111111111111]
StgValue_135         (br               ) [ 0000000000000000000000]
tmp_cast             (zext             ) [ 0000000000000000000000]
tmp_6                (add              ) [ 0000000000000000000000]
tmp_15_cast          (zext             ) [ 0000000000000000000000]
node_out_bram_addr_1 (getelementptr    ) [ 0000000000000000000001]
StgValue_141         (br               ) [ 0011111111111111111111]
tmp_7                (load             ) [ 0000000000000000000000]
StgValue_143         (write            ) [ 0000000000000000000000]
StgValue_144         (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="node_in_strm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_in_strm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_strm_V_src_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_strm_V_src_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_strm_V_dst_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_strm_V_dst_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="edge_strm_V_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_strm_V_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="metadata_strm_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metadata_strm_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="node_out_strm_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_out_strm_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_node_out_bram"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P.i12P.floatP"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="node_in_bram_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="node_in_bram/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="node_out_bram_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="node_out_bram/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_12_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_4_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_13_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="56" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="0" index="2" bw="12" slack="0"/>
<pin id="214" dir="0" index="3" bw="32" slack="0"/>
<pin id="215" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_143_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/21 "/>
</bind>
</comp>

<comp id="227" class="1004" name="node_in_bram_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_in_bram_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="node_out_bram_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="9" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_out_bram_addr/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_58/4 StgValue_120/18 tmp_7/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="node_in_bram_load/6 StgValue_93/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="node_in_bram_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_in_bram_addr_1/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="node_out_bram_addr_2_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_out_bram_addr_2/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="node_out_bram_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="11" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_out_bram_addr_1/20 "/>
</bind>
</comp>

<comp id="274" class="1005" name="dst_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dst (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="dst_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dst/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="invdar_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="invdar_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/3 "/>
</bind>
</comp>

<comp id="297" class="1005" name="invdar1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="invdar1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="invdar1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar1/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="src_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="src (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="src_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src/5 "/>
</bind>
</comp>

<comp id="319" class="1005" name="row_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="row_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="6" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_mul_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="phi_mul_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="342" class="1005" name="col_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="1"/>
<pin id="344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="col_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="364" class="1005" name="row1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="row1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row1/19 "/>
</bind>
</comp>

<comp id="375" class="1005" name="col2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="1"/>
<pin id="377" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="col2 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="col2_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col2/20 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="32" slack="2"/>
<pin id="389" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="exitcond1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="dst_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="indvarinc_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvarinc1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="1"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="exitcond2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="src_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_1/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="next_mul_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="12" slack="0"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="exitcond4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="row_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="col_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_10_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_13_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="0" index="1" bw="11" slack="0"/>
<pin id="488" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_20_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_s_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="0"/>
<pin id="499" dir="0" index="2" bw="7" slack="0"/>
<pin id="500" dir="0" index="3" bw="7" slack="0"/>
<pin id="501" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="i_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_dst_V_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="56" slack="0"/>
<pin id="519" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dst_V/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_c_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="56" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_c/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_9_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_10_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="9"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/18 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="9" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="541" class="1004" name="exitcond3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/19 "/>
</bind>
</comp>

<comp id="547" class="1004" name="row_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/19 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="0" index="1" bw="6" slack="0"/>
<pin id="556" dir="0" index="2" bw="1" slack="0"/>
<pin id="557" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/19 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_9_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/19 "/>
</bind>
</comp>

<comp id="565" class="1004" name="exitcond_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="571" class="1004" name="col_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/20 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/20 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="1"/>
<pin id="583" dir="0" index="1" bw="5" slack="0"/>
<pin id="584" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/20 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_15_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="11" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/20 "/>
</bind>
</comp>

<comp id="591" class="1005" name="node_in_bram_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="5"/>
<pin id="593" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="node_in_bram_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="dst_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="dst_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="indvarinc_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="609" class="1005" name="indvarinc1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="src_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="src_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="next_mul_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="0"/>
<pin id="630" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="636" class="1005" name="row_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="col_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="node_in_bram_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="2"/>
<pin id="651" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="node_in_bram_load "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_s_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_c_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_c "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_9_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="5" slack="9"/>
<pin id="674" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_8_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="685" class="1005" name="row_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_9_cast_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="1"/>
<pin id="692" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_cast "/>
</bind>
</comp>

<comp id="698" class="1005" name="col_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="node_out_bram_addr_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="1"/>
<pin id="705" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="node_out_bram_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="102" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="102" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="170" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="172" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="182" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="225"><net_src comp="188" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="190" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="104" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="104" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="140" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="198" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="264"><net_src comp="104" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="271"><net_src comp="104" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="241" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="277"><net_src comp="118" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="128" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="134" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="118" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="152" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="154" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="162" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="152" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="128" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="394"><net_src comp="278" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="120" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="278" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="126" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="289" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="130" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="301" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="136" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="138" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="285" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="301" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="431"><net_src comp="301" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="142" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="285" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="150" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="312" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="120" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="312" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="126" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="334" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="156" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="323" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="158" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="323" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="160" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="346" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="164" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="346" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="168" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="346" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="330" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="502"><net_src comp="174" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="204" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="176" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="178" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="357" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="357" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="180" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="210" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="210" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="138" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="134" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="545"><net_src comp="368" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="158" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="368" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="160" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="184" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="368" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="134" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="379" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="186" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="379" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="130" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="379" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="594"><net_src comp="227" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="602"><net_src comp="396" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="607"><net_src comp="402" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="612"><net_src comp="408" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="626"><net_src comp="445" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="631"><net_src comp="451" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="639"><net_src comp="463" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="647"><net_src comp="475" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="652"><net_src comp="247" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="657"><net_src comp="496" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="665"><net_src comp="511" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="670"><net_src comp="521" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="675"><net_src comp="525" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="680"><net_src comp="386" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="688"><net_src comp="547" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="693"><net_src comp="561" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="701"><net_src comp="571" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="706"><net_src comp="266" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: node_out_strm_V | {21 }
 - Input state : 
	Port: top : node_in_strm_V | {7 }
	Port: top : edge_strm_V_src_V | {9 }
	Port: top : edge_strm_V_dst_V | {9 }
	Port: top : edge_strm_V_c | {9 }
	Port: top : metadata_strm_V | {8 }
  - Chain level:
	State 1
		node_in_bram_addr : 1
	State 2
		exitcond1 : 1
		dst_1 : 1
		StgValue_46 : 2
	State 3
		indvarinc : 1
	State 4
		indvarinc1 : 1
		tmp : 1
		tmp_1 : 2
		node_out_bram_addr : 3
		StgValue_58 : 4
		tmp_2 : 1
		StgValue_62 : 2
		StgValue_65 : 1
	State 5
		exitcond2 : 1
		src_1 : 1
		StgValue_71 : 2
	State 6
		next_mul : 1
		exitcond4 : 1
		row_2 : 1
		StgValue_80 : 2
	State 7
		exitcond5 : 1
		col_2 : 1
		StgValue_87 : 2
		tmp_10_cast : 1
		tmp_13 : 2
		tmp_20_cast : 3
		node_in_bram_addr_1 : 4
		StgValue_93 : 5
	State 8
	State 9
		exitcond6 : 1
		i_1 : 1
		StgValue_103 : 2
		tmp_9 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		tmp_11 : 1
		node_out_bram_addr_2 : 2
		StgValue_120 : 3
	State 19
		exitcond3 : 1
		row_1 : 1
		StgValue_126 : 2
		tmp_5 : 1
		tmp_9_cast : 2
	State 20
		exitcond : 1
		col_1 : 1
		StgValue_135 : 2
		tmp_cast : 1
		tmp_6 : 2
		tmp_15_cast : 3
		node_out_bram_addr_1 : 4
		tmp_7 : 5
	State 21
		StgValue_143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_386        |    2    |   296   |   239   |
|----------|---------------------------|---------|---------|---------|
|          |        dst_1_fu_396       |    0    |    0    |    7    |
|          |      indvarinc_fu_402     |    0    |    0    |    5    |
|          |     indvarinc1_fu_408     |    0    |    0    |    4    |
|          |        src_1_fu_445       |    0    |    0    |    7    |
|          |      next_mul_fu_451      |    0    |    0    |    16   |
|    add   |        row_2_fu_463       |    0    |    0    |    6    |
|          |        col_2_fu_475       |    0    |    0    |    11   |
|          |       tmp_13_fu_485       |    0    |    0    |    16   |
|          |         i_1_fu_511        |    0    |    0    |    32   |
|          |        row_1_fu_547       |    0    |    0    |    6    |
|          |        col_1_fu_571       |    0    |    0    |    5    |
|          |        tmp_6_fu_581       |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_390     |    0    |    0    |    3    |
|          |        tmp_2_fu_427       |    0    |    0    |    2    |
|          |        tmp_3_fu_433       |    0    |    0    |    2    |
|          |      exitcond2_fu_439     |    0    |    0    |    3    |
|   icmp   |      exitcond4_fu_457     |    0    |    0    |    3    |
|          |      exitcond5_fu_469     |    0    |    0    |    4    |
|          |      exitcond6_fu_506     |    0    |    0    |    11   |
|          |      exitcond3_fu_541     |    0    |    0    |    3    |
|          |      exitcond_fu_565      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_12_read_fu_198    |    0    |    0    |    0    |
|   read   |     tmp_4_read_fu_204     |    0    |    0    |    0    |
|          |    empty_13_read_fu_210   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  | StgValue_143_write_fu_220 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_414        |    0    |    0    |    0    |
|bitconcatenate|       tmp_10_fu_529       |    0    |    0    |    0    |
|          |        tmp_5_fu_553       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_422       |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_481    |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_491    |    0    |    0    |    0    |
|   zext   |       tmp_11_fu_536       |    0    |    0    |    0    |
|          |     tmp_9_cast_fu_561     |    0    |    0    |    0    |
|          |      tmp_cast_fu_577      |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_586    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_s_fu_496       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|      tmp_dst_V_fu_517     |    0    |    0    |    0    |
|          |        tmp_c_fu_521       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |        tmp_9_fu_525       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |   296   |   397   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
| node_in_bram|   128  |    0   |    0   |
|node_out_bram|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   129  |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        col2_reg_375        |    5   |
|        col_1_reg_698       |    5   |
|        col_2_reg_644       |   11   |
|         col_reg_342        |   11   |
|        dst_1_reg_599       |    7   |
|         dst_reg_274        |    7   |
|         i_1_reg_662        |   32   |
|          i_reg_353         |   32   |
|     indvarinc1_reg_609     |    4   |
|      indvarinc_reg_604     |    5   |
|       invdar1_reg_297      |    4   |
|       invdar_reg_285       |    5   |
|      next_mul_reg_628      |   16   |
|  node_in_bram_addr_reg_591 |   16   |
|  node_in_bram_load_reg_649 |   32   |
|node_out_bram_addr_1_reg_703|    9   |
|       phi_mul_reg_330      |   16   |
|        row1_reg_364        |    6   |
|        row_1_reg_685       |    6   |
|        row_2_reg_636       |    6   |
|         row_reg_319        |    6   |
|        src_1_reg_623       |    7   |
|         src_reg_308        |    7   |
|        tmp_8_reg_677       |   32   |
|     tmp_9_cast_reg_690     |   11   |
|        tmp_9_reg_672       |    5   |
|        tmp_c_reg_667       |   32   |
|        tmp_s_reg_654       |   32   |
+----------------------------+--------+
|            Total           |   367  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   4  |   9  |   36   ||    9    |
| grp_access_fu_241 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_247 |  p0  |   2  |  16  |   32   ||    16   |
|   invdar_reg_285  |  p0  |   2  |   5  |   10   ||    5    |
|  phi_mul_reg_330  |  p0  |   2  |  16  |   32   ||    16   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   174  ||   4.46  ||    78   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |   296  |   397  |
|   Memory  |   129  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   78   |
|  Register |    -   |    -   |    -   |   367  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   129  |    2   |    4   |   663  |   475  |
+-----------+--------+--------+--------+--------+--------+
