// Seed: 224915209
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2
);
  logic id_4;
  assign module_1.id_20 = 0;
endmodule
module module_1 #(
    parameter id_37 = 32'd56,
    parameter id_5  = 32'd0
) (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    input supply0 _id_5,
    input tri id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wire id_10,
    output supply0 id_11,
    input supply0 id_12,
    input tri id_13,
    output tri id_14,
    input supply0 id_15,
    output supply0 id_16,
    input tri id_17,
    output supply1 id_18,
    input tri id_19,
    input tri id_20,
    input wor id_21,
    input supply0 id_22,
    input supply0 id_23,
    output supply0 id_24,
    output supply1 id_25,
    input supply1 id_26,
    output tri0 id_27,
    output tri1 id_28,
    input wor id_29,
    input supply0 id_30,
    output supply0 id_31,
    input wire id_32,
    output wor id_33,
    output supply1 id_34,
    input tri id_35,
    input tri1 id_36,
    input tri0 _id_37,
    output wor id_38
    , id_48,
    input tri id_39,
    input wire id_40,
    input wor id_41,
    output tri0 id_42,
    input tri1 id_43,
    input wire id_44,
    input supply1 id_45,
    output tri1 id_46
);
  wire id_49;
  ;
  or primCall (
      id_42,
      id_29,
      id_4,
      id_36,
      id_0,
      id_43,
      id_40,
      id_44,
      id_41,
      id_32,
      id_22,
      id_12,
      id_45,
      id_17,
      id_48,
      id_39,
      id_15,
      id_19,
      id_10,
      id_3,
      id_6,
      id_26,
      id_23,
      id_1,
      id_9,
      id_13,
      id_2,
      id_21,
      id_20,
      id_50,
      id_30
  );
  logic [id_37 : id_5] id_50;
  module_0 modCall_1 (
      id_40,
      id_44,
      id_42
  );
  assign id_27 = 1'd0 - id_15;
endmodule
