-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    input_5_V : IN STD_LOGIC_VECTOR (911 downto 0);
    layer6_out_0_V : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    input_5_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer6_out_0_V_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.263500,HLS_SYN_LAT=120,HLS_SYN_TPT=114,HLS_SYN_MEM=112,HLS_SYN_DSP=39,HLS_SYN_FF=11737,HLS_SYN_LUT=11603,HLS_VERSION=2019_1}";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal myproject_entry120_U0_ap_start : STD_LOGIC;
    signal myproject_entry120_U0_start_full_n : STD_LOGIC;
    signal myproject_entry120_U0_ap_done : STD_LOGIC;
    signal myproject_entry120_U0_ap_continue : STD_LOGIC;
    signal myproject_entry120_U0_ap_idle : STD_LOGIC;
    signal myproject_entry120_U0_ap_ready : STD_LOGIC;
    signal myproject_entry120_U0_start_out : STD_LOGIC;
    signal myproject_entry120_U0_start_write : STD_LOGIC;
    signal myproject_entry120_U0_input_5_V_out_din : STD_LOGIC_VECTOR (911 downto 0);
    signal myproject_entry120_U0_input_5_V_out_write : STD_LOGIC;
    signal myproject_entry120_U0_input_5_V_out1_din : STD_LOGIC_VECTOR (911 downto 0);
    signal myproject_entry120_U0_input_5_V_out1_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer9_out_18_V : STD_LOGIC;
    signal layer9_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_17_V : STD_LOGIC;
    signal layer9_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_16_V : STD_LOGIC;
    signal layer9_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_15_V : STD_LOGIC;
    signal layer9_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_14_V : STD_LOGIC;
    signal layer9_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_13_V : STD_LOGIC;
    signal layer9_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_12_V : STD_LOGIC;
    signal layer9_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_11_V : STD_LOGIC;
    signal layer9_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_10_V : STD_LOGIC;
    signal layer9_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_9_V : STD_LOGIC;
    signal layer9_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_8_V : STD_LOGIC;
    signal layer9_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_7_V : STD_LOGIC;
    signal layer9_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_6_V : STD_LOGIC;
    signal layer9_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_5_V : STD_LOGIC;
    signal layer9_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_4_V : STD_LOGIC;
    signal layer9_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_3_V : STD_LOGIC;
    signal layer9_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_2_V : STD_LOGIC;
    signal layer9_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_1_V : STD_LOGIC;
    signal layer9_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer9_out_0_V : STD_LOGIC;
    signal layer9_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer9_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer9_out_0_V : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_channel_done_layer10_out_18_V : STD_LOGIC;
    signal layer10_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_17_V : STD_LOGIC;
    signal layer10_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_16_V : STD_LOGIC;
    signal layer10_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_15_V : STD_LOGIC;
    signal layer10_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_14_V : STD_LOGIC;
    signal layer10_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_13_V : STD_LOGIC;
    signal layer10_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_12_V : STD_LOGIC;
    signal layer10_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_11_V : STD_LOGIC;
    signal layer10_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_10_V : STD_LOGIC;
    signal layer10_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_9_V : STD_LOGIC;
    signal layer10_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_8_V : STD_LOGIC;
    signal layer10_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_7_V : STD_LOGIC;
    signal layer10_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_6_V : STD_LOGIC;
    signal layer10_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_5_V : STD_LOGIC;
    signal layer10_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_4_V : STD_LOGIC;
    signal layer10_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_3_V : STD_LOGIC;
    signal layer10_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_2_V : STD_LOGIC;
    signal layer10_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_1_V : STD_LOGIC;
    signal layer10_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer10_out_0_V : STD_LOGIC;
    signal layer10_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer10_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer10_out_0_V : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V : STD_LOGIC_VECTOR (15 downto 0);
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal input_5_V_c_full_n : STD_LOGIC;
    signal input_5_V_c_dout : STD_LOGIC_VECTOR (911 downto 0);
    signal input_5_V_c_empty_n : STD_LOGIC;
    signal input_5_V_c7_full_n : STD_LOGIC;
    signal input_5_V_c7_dout : STD_LOGIC_VECTOR (911 downto 0);
    signal input_5_V_c7_empty_n : STD_LOGIC;
    signal layer9_out_0_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_0_V_empty_n : STD_LOGIC;
    signal layer9_out_1_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_1_V_empty_n : STD_LOGIC;
    signal layer9_out_2_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_2_V_empty_n : STD_LOGIC;
    signal layer9_out_3_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_3_V_empty_n : STD_LOGIC;
    signal layer9_out_4_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_4_V_empty_n : STD_LOGIC;
    signal layer9_out_5_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_5_V_empty_n : STD_LOGIC;
    signal layer9_out_6_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_6_V_empty_n : STD_LOGIC;
    signal layer9_out_7_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_7_V_empty_n : STD_LOGIC;
    signal layer9_out_8_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_8_V_empty_n : STD_LOGIC;
    signal layer9_out_9_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_9_V_empty_n : STD_LOGIC;
    signal layer9_out_10_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_10_V_empty_n : STD_LOGIC;
    signal layer9_out_11_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_11_V_empty_n : STD_LOGIC;
    signal layer9_out_12_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_12_V_empty_n : STD_LOGIC;
    signal layer9_out_13_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_13_V_empty_n : STD_LOGIC;
    signal layer9_out_14_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_14_V_empty_n : STD_LOGIC;
    signal layer9_out_15_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_15_V_empty_n : STD_LOGIC;
    signal layer9_out_16_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_16_V_empty_n : STD_LOGIC;
    signal layer9_out_17_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_17_V_empty_n : STD_LOGIC;
    signal layer9_out_18_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer9_out_18_V_empty_n : STD_LOGIC;
    signal layer10_out_0_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_0_V_empty_n : STD_LOGIC;
    signal layer10_out_1_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_1_V_empty_n : STD_LOGIC;
    signal layer10_out_2_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_2_V_empty_n : STD_LOGIC;
    signal layer10_out_3_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_3_V_empty_n : STD_LOGIC;
    signal layer10_out_4_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_4_V_empty_n : STD_LOGIC;
    signal layer10_out_5_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_5_V_empty_n : STD_LOGIC;
    signal layer10_out_6_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_6_V_empty_n : STD_LOGIC;
    signal layer10_out_7_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_7_V_empty_n : STD_LOGIC;
    signal layer10_out_8_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_8_V_empty_n : STD_LOGIC;
    signal layer10_out_9_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_9_V_empty_n : STD_LOGIC;
    signal layer10_out_10_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_10_V_empty_n : STD_LOGIC;
    signal layer10_out_11_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_11_V_empty_n : STD_LOGIC;
    signal layer10_out_12_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_12_V_empty_n : STD_LOGIC;
    signal layer10_out_13_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_13_V_empty_n : STD_LOGIC;
    signal layer10_out_14_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_14_V_empty_n : STD_LOGIC;
    signal layer10_out_15_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_15_V_empty_n : STD_LOGIC;
    signal layer10_out_16_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_16_V_empty_n : STD_LOGIC;
    signal layer10_out_17_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_17_V_empty_n : STD_LOGIC;
    signal layer10_out_18_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer10_out_18_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n : STD_LOGIC;
    signal klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write : STD_LOGIC;

    component myproject_entry120 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_5_V : IN STD_LOGIC_VECTOR (911 downto 0);
        input_5_V_ap_vld : IN STD_LOGIC;
        input_5_V_out_din : OUT STD_LOGIC_VECTOR (911 downto 0);
        input_5_V_out_full_n : IN STD_LOGIC;
        input_5_V_out_write : OUT STD_LOGIC;
        input_5_V_out1_din : OUT STD_LOGIC_VECTOR (911 downto 0);
        input_5_V_out1_full_n : IN STD_LOGIC;
        input_5_V_out1_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (911 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_dout : IN STD_LOGIC_VECTOR (911 downto 0);
        data_V_empty_n : IN STD_LOGIC;
        data_V_read : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mean_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        mean_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        log_var_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        res_V : OUT STD_LOGIC_VECTOR (15 downto 0);
        res_V_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w912_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (911 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (911 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    myproject_entry120_U0 : component myproject_entry120
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => myproject_entry120_U0_ap_start,
        start_full_n => myproject_entry120_U0_start_full_n,
        ap_done => myproject_entry120_U0_ap_done,
        ap_continue => myproject_entry120_U0_ap_continue,
        ap_idle => myproject_entry120_U0_ap_idle,
        ap_ready => myproject_entry120_U0_ap_ready,
        start_out => myproject_entry120_U0_start_out,
        start_write => myproject_entry120_U0_start_write,
        input_5_V => input_5_V,
        input_5_V_ap_vld => input_5_V_ap_vld,
        input_5_V_out_din => myproject_entry120_U0_input_5_V_out_din,
        input_5_V_out_full_n => input_5_V_c_full_n,
        input_5_V_out_write => myproject_entry120_U0_input_5_V_out_write,
        input_5_V_out1_din => myproject_entry120_U0_input_5_V_out1_din,
        input_5_V_out1_full_n => input_5_V_c7_full_n,
        input_5_V_out1_write => myproject_entry120_U0_input_5_V_out1_write);

    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0 : component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start,
        ap_done => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready,
        data_V_dout => input_5_V_c_dout,
        data_V_empty_n => input_5_V_c_empty_n,
        data_V_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read,
        ap_return_0 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0,
        ap_return_1 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1,
        ap_return_2 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2,
        ap_return_3 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3,
        ap_return_4 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4,
        ap_return_5 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5,
        ap_return_6 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6,
        ap_return_7 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7,
        ap_return_8 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8,
        ap_return_9 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9,
        ap_return_10 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10,
        ap_return_11 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11,
        ap_return_12 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12,
        ap_return_13 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13,
        ap_return_14 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14,
        ap_return_15 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15,
        ap_return_16 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_16,
        ap_return_17 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_17,
        ap_return_18 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_18);

    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0 : component pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start,
        ap_done => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready,
        data_V_dout => input_5_V_c7_dout,
        data_V_empty_n => input_5_V_c7_empty_n,
        data_V_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read,
        ap_return_0 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        ap_return_1 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        ap_return_2 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        ap_return_3 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        ap_return_4 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        ap_return_5 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        ap_return_6 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        ap_return_7 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        ap_return_8 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        ap_return_9 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        ap_return_10 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        ap_return_11 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        ap_return_12 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        ap_return_13 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        ap_return_14 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        ap_return_15 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        ap_return_16 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        ap_return_17 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        ap_return_18 => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18);

    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0 : component klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start,
        ap_done => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done,
        ap_continue => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue,
        ap_idle => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle,
        ap_ready => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready,
        mean_0_V_read => layer9_out_0_V_dout,
        mean_1_V_read => layer9_out_1_V_dout,
        mean_2_V_read => layer9_out_2_V_dout,
        mean_3_V_read => layer9_out_3_V_dout,
        mean_4_V_read => layer9_out_4_V_dout,
        mean_5_V_read => layer9_out_5_V_dout,
        mean_6_V_read => layer9_out_6_V_dout,
        mean_7_V_read => layer9_out_7_V_dout,
        mean_8_V_read => layer9_out_8_V_dout,
        mean_9_V_read => layer9_out_9_V_dout,
        mean_10_V_read => layer9_out_10_V_dout,
        mean_11_V_read => layer9_out_11_V_dout,
        mean_12_V_read => layer9_out_12_V_dout,
        mean_13_V_read => layer9_out_13_V_dout,
        mean_14_V_read => layer9_out_14_V_dout,
        mean_15_V_read => layer9_out_15_V_dout,
        mean_16_V_read => layer9_out_16_V_dout,
        mean_17_V_read => layer9_out_17_V_dout,
        mean_18_V_read => layer9_out_18_V_dout,
        log_var_0_V_read => layer10_out_0_V_dout,
        log_var_1_V_read => layer10_out_1_V_dout,
        log_var_2_V_read => layer10_out_2_V_dout,
        log_var_3_V_read => layer10_out_3_V_dout,
        log_var_4_V_read => layer10_out_4_V_dout,
        log_var_5_V_read => layer10_out_5_V_dout,
        log_var_6_V_read => layer10_out_6_V_dout,
        log_var_7_V_read => layer10_out_7_V_dout,
        log_var_8_V_read => layer10_out_8_V_dout,
        log_var_9_V_read => layer10_out_9_V_dout,
        log_var_10_V_read => layer10_out_10_V_dout,
        log_var_11_V_read => layer10_out_11_V_dout,
        log_var_12_V_read => layer10_out_12_V_dout,
        log_var_13_V_read => layer10_out_13_V_dout,
        log_var_14_V_read => layer10_out_14_V_dout,
        log_var_15_V_read => layer10_out_15_V_dout,
        log_var_16_V_read => layer10_out_16_V_dout,
        log_var_17_V_read => layer10_out_17_V_dout,
        log_var_18_V_read => layer10_out_18_V_dout,
        res_V => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V,
        res_V_ap_vld => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V_ap_vld);

    input_5_V_c_U : component fifo_w912_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry120_U0_input_5_V_out_din,
        if_full_n => input_5_V_c_full_n,
        if_write => myproject_entry120_U0_input_5_V_out_write,
        if_dout => input_5_V_c_dout,
        if_empty_n => input_5_V_c_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read);

    input_5_V_c7_U : component fifo_w912_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => myproject_entry120_U0_input_5_V_out1_din,
        if_full_n => input_5_V_c7_full_n,
        if_write => myproject_entry120_U0_input_5_V_out1_write,
        if_dout => input_5_V_c7_dout,
        if_empty_n => input_5_V_c7_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read);

    layer9_out_0_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0,
        if_full_n => layer9_out_0_V_full_n,
        if_write => ap_channel_done_layer9_out_0_V,
        if_dout => layer9_out_0_V_dout,
        if_empty_n => layer9_out_0_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_1_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1,
        if_full_n => layer9_out_1_V_full_n,
        if_write => ap_channel_done_layer9_out_1_V,
        if_dout => layer9_out_1_V_dout,
        if_empty_n => layer9_out_1_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_2_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2,
        if_full_n => layer9_out_2_V_full_n,
        if_write => ap_channel_done_layer9_out_2_V,
        if_dout => layer9_out_2_V_dout,
        if_empty_n => layer9_out_2_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_3_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3,
        if_full_n => layer9_out_3_V_full_n,
        if_write => ap_channel_done_layer9_out_3_V,
        if_dout => layer9_out_3_V_dout,
        if_empty_n => layer9_out_3_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_4_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4,
        if_full_n => layer9_out_4_V_full_n,
        if_write => ap_channel_done_layer9_out_4_V,
        if_dout => layer9_out_4_V_dout,
        if_empty_n => layer9_out_4_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_5_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_5,
        if_full_n => layer9_out_5_V_full_n,
        if_write => ap_channel_done_layer9_out_5_V,
        if_dout => layer9_out_5_V_dout,
        if_empty_n => layer9_out_5_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_6_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_6,
        if_full_n => layer9_out_6_V_full_n,
        if_write => ap_channel_done_layer9_out_6_V,
        if_dout => layer9_out_6_V_dout,
        if_empty_n => layer9_out_6_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_7_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_7,
        if_full_n => layer9_out_7_V_full_n,
        if_write => ap_channel_done_layer9_out_7_V,
        if_dout => layer9_out_7_V_dout,
        if_empty_n => layer9_out_7_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_8_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_8,
        if_full_n => layer9_out_8_V_full_n,
        if_write => ap_channel_done_layer9_out_8_V,
        if_dout => layer9_out_8_V_dout,
        if_empty_n => layer9_out_8_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_9_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_9,
        if_full_n => layer9_out_9_V_full_n,
        if_write => ap_channel_done_layer9_out_9_V,
        if_dout => layer9_out_9_V_dout,
        if_empty_n => layer9_out_9_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_10_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_10,
        if_full_n => layer9_out_10_V_full_n,
        if_write => ap_channel_done_layer9_out_10_V,
        if_dout => layer9_out_10_V_dout,
        if_empty_n => layer9_out_10_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_11_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_11,
        if_full_n => layer9_out_11_V_full_n,
        if_write => ap_channel_done_layer9_out_11_V,
        if_dout => layer9_out_11_V_dout,
        if_empty_n => layer9_out_11_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_12_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_12,
        if_full_n => layer9_out_12_V_full_n,
        if_write => ap_channel_done_layer9_out_12_V,
        if_dout => layer9_out_12_V_dout,
        if_empty_n => layer9_out_12_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_13_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_13,
        if_full_n => layer9_out_13_V_full_n,
        if_write => ap_channel_done_layer9_out_13_V,
        if_dout => layer9_out_13_V_dout,
        if_empty_n => layer9_out_13_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_14_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_14,
        if_full_n => layer9_out_14_V_full_n,
        if_write => ap_channel_done_layer9_out_14_V,
        if_dout => layer9_out_14_V_dout,
        if_empty_n => layer9_out_14_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_15_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_15,
        if_full_n => layer9_out_15_V_full_n,
        if_write => ap_channel_done_layer9_out_15_V,
        if_dout => layer9_out_15_V_dout,
        if_empty_n => layer9_out_15_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_16_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_16,
        if_full_n => layer9_out_16_V_full_n,
        if_write => ap_channel_done_layer9_out_16_V,
        if_dout => layer9_out_16_V_dout,
        if_empty_n => layer9_out_16_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_17_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_17,
        if_full_n => layer9_out_17_V_full_n,
        if_write => ap_channel_done_layer9_out_17_V,
        if_dout => layer9_out_17_V_dout,
        if_empty_n => layer9_out_17_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer9_out_18_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_return_18,
        if_full_n => layer9_out_18_V_full_n,
        if_write => ap_channel_done_layer9_out_18_V,
        if_dout => layer9_out_18_V_dout,
        if_empty_n => layer9_out_18_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_0_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_0,
        if_full_n => layer10_out_0_V_full_n,
        if_write => ap_channel_done_layer10_out_0_V,
        if_dout => layer10_out_0_V_dout,
        if_empty_n => layer10_out_0_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_1_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_1,
        if_full_n => layer10_out_1_V_full_n,
        if_write => ap_channel_done_layer10_out_1_V,
        if_dout => layer10_out_1_V_dout,
        if_empty_n => layer10_out_1_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_2_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_2,
        if_full_n => layer10_out_2_V_full_n,
        if_write => ap_channel_done_layer10_out_2_V,
        if_dout => layer10_out_2_V_dout,
        if_empty_n => layer10_out_2_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_3_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_3,
        if_full_n => layer10_out_3_V_full_n,
        if_write => ap_channel_done_layer10_out_3_V,
        if_dout => layer10_out_3_V_dout,
        if_empty_n => layer10_out_3_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_4_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_4,
        if_full_n => layer10_out_4_V_full_n,
        if_write => ap_channel_done_layer10_out_4_V,
        if_dout => layer10_out_4_V_dout,
        if_empty_n => layer10_out_4_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_5_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_5,
        if_full_n => layer10_out_5_V_full_n,
        if_write => ap_channel_done_layer10_out_5_V,
        if_dout => layer10_out_5_V_dout,
        if_empty_n => layer10_out_5_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_6_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_6,
        if_full_n => layer10_out_6_V_full_n,
        if_write => ap_channel_done_layer10_out_6_V,
        if_dout => layer10_out_6_V_dout,
        if_empty_n => layer10_out_6_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_7_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_7,
        if_full_n => layer10_out_7_V_full_n,
        if_write => ap_channel_done_layer10_out_7_V,
        if_dout => layer10_out_7_V_dout,
        if_empty_n => layer10_out_7_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_8_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_8,
        if_full_n => layer10_out_8_V_full_n,
        if_write => ap_channel_done_layer10_out_8_V,
        if_dout => layer10_out_8_V_dout,
        if_empty_n => layer10_out_8_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_9_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_9,
        if_full_n => layer10_out_9_V_full_n,
        if_write => ap_channel_done_layer10_out_9_V,
        if_dout => layer10_out_9_V_dout,
        if_empty_n => layer10_out_9_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_10_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_10,
        if_full_n => layer10_out_10_V_full_n,
        if_write => ap_channel_done_layer10_out_10_V,
        if_dout => layer10_out_10_V_dout,
        if_empty_n => layer10_out_10_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_11_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_11,
        if_full_n => layer10_out_11_V_full_n,
        if_write => ap_channel_done_layer10_out_11_V,
        if_dout => layer10_out_11_V_dout,
        if_empty_n => layer10_out_11_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_12_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_12,
        if_full_n => layer10_out_12_V_full_n,
        if_write => ap_channel_done_layer10_out_12_V,
        if_dout => layer10_out_12_V_dout,
        if_empty_n => layer10_out_12_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_13_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_13,
        if_full_n => layer10_out_13_V_full_n,
        if_write => ap_channel_done_layer10_out_13_V,
        if_dout => layer10_out_13_V_dout,
        if_empty_n => layer10_out_13_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_14_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_14,
        if_full_n => layer10_out_14_V_full_n,
        if_write => ap_channel_done_layer10_out_14_V,
        if_dout => layer10_out_14_V_dout,
        if_empty_n => layer10_out_14_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_15_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_15,
        if_full_n => layer10_out_15_V_full_n,
        if_write => ap_channel_done_layer10_out_15_V,
        if_dout => layer10_out_15_V_dout,
        if_empty_n => layer10_out_15_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_16_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_16,
        if_full_n => layer10_out_16_V_full_n,
        if_write => ap_channel_done_layer10_out_16_V,
        if_dout => layer10_out_16_V_dout,
        if_empty_n => layer10_out_16_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_17_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_17,
        if_full_n => layer10_out_17_V_full_n,
        if_write => ap_channel_done_layer10_out_17_V,
        if_dout => layer10_out_17_V_dout,
        if_empty_n => layer10_out_17_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    layer10_out_18_V_U : component fifo_w16_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_return_18,
        if_full_n => layer10_out_18_V_full_n,
        if_write => ap_channel_done_layer10_out_18_V,
        if_dout => layer10_out_18_V_dout,
        if_empty_n => layer10_out_18_V_empty_n,
        if_read => klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_U : component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n,
        if_write => myproject_entry120_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_U : component start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n,
        if_write => myproject_entry120_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n,
        if_read => pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready);





    ap_sync_reg_channel_write_layer10_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_0_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_0_V <= ap_sync_channel_write_layer10_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_10_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_10_V <= ap_sync_channel_write_layer10_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_11_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_11_V <= ap_sync_channel_write_layer10_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_12_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_12_V <= ap_sync_channel_write_layer10_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_13_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_13_V <= ap_sync_channel_write_layer10_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_14_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_14_V <= ap_sync_channel_write_layer10_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_15_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_15_V <= ap_sync_channel_write_layer10_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_16_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_16_V <= ap_sync_channel_write_layer10_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_17_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_17_V <= ap_sync_channel_write_layer10_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_18_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_18_V <= ap_sync_channel_write_layer10_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_1_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_1_V <= ap_sync_channel_write_layer10_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_2_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_2_V <= ap_sync_channel_write_layer10_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_3_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_3_V <= ap_sync_channel_write_layer10_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_4_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_4_V <= ap_sync_channel_write_layer10_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_5_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_5_V <= ap_sync_channel_write_layer10_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_6_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_6_V <= ap_sync_channel_write_layer10_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_7_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_7_V <= ap_sync_channel_write_layer10_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_8_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_8_V <= ap_sync_channel_write_layer10_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer10_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer10_out_9_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer10_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer10_out_9_V <= ap_sync_channel_write_layer10_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_0_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_0_V <= ap_sync_channel_write_layer9_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_10_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_10_V <= ap_sync_channel_write_layer9_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_11_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_11_V <= ap_sync_channel_write_layer9_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_12_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_12_V <= ap_sync_channel_write_layer9_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_13_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_13_V <= ap_sync_channel_write_layer9_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_14_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_14_V <= ap_sync_channel_write_layer9_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_15_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_15_V <= ap_sync_channel_write_layer9_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_16_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_16_V <= ap_sync_channel_write_layer9_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_17_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_17_V <= ap_sync_channel_write_layer9_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_18_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_18_V <= ap_sync_channel_write_layer9_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_1_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_1_V <= ap_sync_channel_write_layer9_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_2_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_2_V <= ap_sync_channel_write_layer9_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_3_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_3_V <= ap_sync_channel_write_layer9_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_4_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_4_V <= ap_sync_channel_write_layer9_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_5_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_5_V <= ap_sync_channel_write_layer9_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_6_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_6_V <= ap_sync_channel_write_layer9_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_7_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_7_V <= ap_sync_channel_write_layer9_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_8_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_8_V <= ap_sync_channel_write_layer9_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer9_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer9_out_9_V <= ap_const_logic_0;
            else
                if (((pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer9_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer9_out_9_V <= ap_sync_channel_write_layer9_out_9_V;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer10_out_0_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_10_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_11_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_12_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_13_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_14_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_15_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_15_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_16_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_16_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_17_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_17_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_18_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_18_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_1_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_2_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_3_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_4_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_5_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_6_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_7_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_8_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer10_out_9_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done and (ap_sync_reg_channel_write_layer10_out_9_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_0_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_10_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_11_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_12_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_13_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_14_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_15_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_15_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_16_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_16_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_17_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_17_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_18_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_18_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_1_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_2_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_3_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_4_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_5_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_6_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_7_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_8_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer9_out_9_V <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done and (ap_sync_reg_channel_write_layer9_out_9_V xor ap_const_logic_1));
    ap_done <= klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
    ap_idle <= (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle and pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle and myproject_entry120_U0_ap_idle and klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle and (layer10_out_18_V_empty_n xor ap_const_logic_1) and (layer10_out_17_V_empty_n xor ap_const_logic_1) and (layer10_out_16_V_empty_n xor ap_const_logic_1) and (layer10_out_15_V_empty_n xor ap_const_logic_1) and (layer10_out_14_V_empty_n xor ap_const_logic_1) and (layer10_out_13_V_empty_n xor ap_const_logic_1) and (layer10_out_12_V_empty_n xor ap_const_logic_1) and (layer10_out_11_V_empty_n xor ap_const_logic_1) and (layer10_out_10_V_empty_n xor ap_const_logic_1) and (layer10_out_9_V_empty_n xor ap_const_logic_1) and (layer10_out_8_V_empty_n xor ap_const_logic_1) and (layer10_out_7_V_empty_n xor ap_const_logic_1) and (layer10_out_6_V_empty_n xor ap_const_logic_1) and (layer10_out_5_V_empty_n xor ap_const_logic_1) and (layer10_out_4_V_empty_n xor ap_const_logic_1) and (layer10_out_3_V_empty_n xor ap_const_logic_1) and (layer10_out_2_V_empty_n xor ap_const_logic_1) and (layer10_out_1_V_empty_n xor ap_const_logic_1) and (layer10_out_0_V_empty_n xor ap_const_logic_1) and (layer9_out_18_V_empty_n xor ap_const_logic_1) and (layer9_out_17_V_empty_n xor ap_const_logic_1) and (layer9_out_16_V_empty_n xor ap_const_logic_1) and (layer9_out_15_V_empty_n xor ap_const_logic_1) and (layer9_out_14_V_empty_n xor ap_const_logic_1) and (layer9_out_13_V_empty_n xor ap_const_logic_1) and (layer9_out_12_V_empty_n xor ap_const_logic_1) and (layer9_out_11_V_empty_n xor ap_const_logic_1) and (layer9_out_10_V_empty_n xor ap_const_logic_1) and (layer9_out_9_V_empty_n xor ap_const_logic_1) and (layer9_out_8_V_empty_n xor ap_const_logic_1) and (layer9_out_7_V_empty_n xor ap_const_logic_1) and (layer9_out_6_V_empty_n xor ap_const_logic_1) and (layer9_out_5_V_empty_n xor ap_const_logic_1) and (layer9_out_4_V_empty_n xor ap_const_logic_1) and (layer9_out_3_V_empty_n xor ap_const_logic_1) and (layer9_out_2_V_empty_n xor ap_const_logic_1) and (layer9_out_1_V_empty_n xor ap_const_logic_1) and (layer9_out_0_V_empty_n xor ap_const_logic_1));
    ap_ready <= myproject_entry120_U0_ap_ready;
    ap_sync_channel_write_layer10_out_0_V <= ((layer10_out_0_V_full_n and ap_channel_done_layer10_out_0_V) or ap_sync_reg_channel_write_layer10_out_0_V);
    ap_sync_channel_write_layer10_out_10_V <= ((layer10_out_10_V_full_n and ap_channel_done_layer10_out_10_V) or ap_sync_reg_channel_write_layer10_out_10_V);
    ap_sync_channel_write_layer10_out_11_V <= ((layer10_out_11_V_full_n and ap_channel_done_layer10_out_11_V) or ap_sync_reg_channel_write_layer10_out_11_V);
    ap_sync_channel_write_layer10_out_12_V <= ((layer10_out_12_V_full_n and ap_channel_done_layer10_out_12_V) or ap_sync_reg_channel_write_layer10_out_12_V);
    ap_sync_channel_write_layer10_out_13_V <= ((layer10_out_13_V_full_n and ap_channel_done_layer10_out_13_V) or ap_sync_reg_channel_write_layer10_out_13_V);
    ap_sync_channel_write_layer10_out_14_V <= ((layer10_out_14_V_full_n and ap_channel_done_layer10_out_14_V) or ap_sync_reg_channel_write_layer10_out_14_V);
    ap_sync_channel_write_layer10_out_15_V <= ((layer10_out_15_V_full_n and ap_channel_done_layer10_out_15_V) or ap_sync_reg_channel_write_layer10_out_15_V);
    ap_sync_channel_write_layer10_out_16_V <= ((layer10_out_16_V_full_n and ap_channel_done_layer10_out_16_V) or ap_sync_reg_channel_write_layer10_out_16_V);
    ap_sync_channel_write_layer10_out_17_V <= ((layer10_out_17_V_full_n and ap_channel_done_layer10_out_17_V) or ap_sync_reg_channel_write_layer10_out_17_V);
    ap_sync_channel_write_layer10_out_18_V <= ((layer10_out_18_V_full_n and ap_channel_done_layer10_out_18_V) or ap_sync_reg_channel_write_layer10_out_18_V);
    ap_sync_channel_write_layer10_out_1_V <= ((layer10_out_1_V_full_n and ap_channel_done_layer10_out_1_V) or ap_sync_reg_channel_write_layer10_out_1_V);
    ap_sync_channel_write_layer10_out_2_V <= ((layer10_out_2_V_full_n and ap_channel_done_layer10_out_2_V) or ap_sync_reg_channel_write_layer10_out_2_V);
    ap_sync_channel_write_layer10_out_3_V <= ((layer10_out_3_V_full_n and ap_channel_done_layer10_out_3_V) or ap_sync_reg_channel_write_layer10_out_3_V);
    ap_sync_channel_write_layer10_out_4_V <= ((layer10_out_4_V_full_n and ap_channel_done_layer10_out_4_V) or ap_sync_reg_channel_write_layer10_out_4_V);
    ap_sync_channel_write_layer10_out_5_V <= ((layer10_out_5_V_full_n and ap_channel_done_layer10_out_5_V) or ap_sync_reg_channel_write_layer10_out_5_V);
    ap_sync_channel_write_layer10_out_6_V <= ((layer10_out_6_V_full_n and ap_channel_done_layer10_out_6_V) or ap_sync_reg_channel_write_layer10_out_6_V);
    ap_sync_channel_write_layer10_out_7_V <= ((layer10_out_7_V_full_n and ap_channel_done_layer10_out_7_V) or ap_sync_reg_channel_write_layer10_out_7_V);
    ap_sync_channel_write_layer10_out_8_V <= ((layer10_out_8_V_full_n and ap_channel_done_layer10_out_8_V) or ap_sync_reg_channel_write_layer10_out_8_V);
    ap_sync_channel_write_layer10_out_9_V <= ((layer10_out_9_V_full_n and ap_channel_done_layer10_out_9_V) or ap_sync_reg_channel_write_layer10_out_9_V);
    ap_sync_channel_write_layer9_out_0_V <= ((layer9_out_0_V_full_n and ap_channel_done_layer9_out_0_V) or ap_sync_reg_channel_write_layer9_out_0_V);
    ap_sync_channel_write_layer9_out_10_V <= ((layer9_out_10_V_full_n and ap_channel_done_layer9_out_10_V) or ap_sync_reg_channel_write_layer9_out_10_V);
    ap_sync_channel_write_layer9_out_11_V <= ((layer9_out_11_V_full_n and ap_channel_done_layer9_out_11_V) or ap_sync_reg_channel_write_layer9_out_11_V);
    ap_sync_channel_write_layer9_out_12_V <= ((layer9_out_12_V_full_n and ap_channel_done_layer9_out_12_V) or ap_sync_reg_channel_write_layer9_out_12_V);
    ap_sync_channel_write_layer9_out_13_V <= ((layer9_out_13_V_full_n and ap_channel_done_layer9_out_13_V) or ap_sync_reg_channel_write_layer9_out_13_V);
    ap_sync_channel_write_layer9_out_14_V <= ((layer9_out_14_V_full_n and ap_channel_done_layer9_out_14_V) or ap_sync_reg_channel_write_layer9_out_14_V);
    ap_sync_channel_write_layer9_out_15_V <= ((layer9_out_15_V_full_n and ap_channel_done_layer9_out_15_V) or ap_sync_reg_channel_write_layer9_out_15_V);
    ap_sync_channel_write_layer9_out_16_V <= ((layer9_out_16_V_full_n and ap_channel_done_layer9_out_16_V) or ap_sync_reg_channel_write_layer9_out_16_V);
    ap_sync_channel_write_layer9_out_17_V <= ((layer9_out_17_V_full_n and ap_channel_done_layer9_out_17_V) or ap_sync_reg_channel_write_layer9_out_17_V);
    ap_sync_channel_write_layer9_out_18_V <= ((layer9_out_18_V_full_n and ap_channel_done_layer9_out_18_V) or ap_sync_reg_channel_write_layer9_out_18_V);
    ap_sync_channel_write_layer9_out_1_V <= ((layer9_out_1_V_full_n and ap_channel_done_layer9_out_1_V) or ap_sync_reg_channel_write_layer9_out_1_V);
    ap_sync_channel_write_layer9_out_2_V <= ((layer9_out_2_V_full_n and ap_channel_done_layer9_out_2_V) or ap_sync_reg_channel_write_layer9_out_2_V);
    ap_sync_channel_write_layer9_out_3_V <= ((layer9_out_3_V_full_n and ap_channel_done_layer9_out_3_V) or ap_sync_reg_channel_write_layer9_out_3_V);
    ap_sync_channel_write_layer9_out_4_V <= ((layer9_out_4_V_full_n and ap_channel_done_layer9_out_4_V) or ap_sync_reg_channel_write_layer9_out_4_V);
    ap_sync_channel_write_layer9_out_5_V <= ((layer9_out_5_V_full_n and ap_channel_done_layer9_out_5_V) or ap_sync_reg_channel_write_layer9_out_5_V);
    ap_sync_channel_write_layer9_out_6_V <= ((layer9_out_6_V_full_n and ap_channel_done_layer9_out_6_V) or ap_sync_reg_channel_write_layer9_out_6_V);
    ap_sync_channel_write_layer9_out_7_V <= ((layer9_out_7_V_full_n and ap_channel_done_layer9_out_7_V) or ap_sync_reg_channel_write_layer9_out_7_V);
    ap_sync_channel_write_layer9_out_8_V <= ((layer9_out_8_V_full_n and ap_channel_done_layer9_out_8_V) or ap_sync_reg_channel_write_layer9_out_8_V);
    ap_sync_channel_write_layer9_out_9_V <= ((layer9_out_9_V_full_n and ap_channel_done_layer9_out_9_V) or ap_sync_reg_channel_write_layer9_out_9_V);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
    ap_sync_ready <= myproject_entry120_U0_ap_ready;
    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue <= ap_const_logic_1;
    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start <= (layer9_out_9_V_empty_n and layer9_out_8_V_empty_n and layer9_out_7_V_empty_n and layer9_out_6_V_empty_n and layer9_out_5_V_empty_n and layer9_out_4_V_empty_n and layer9_out_3_V_empty_n and layer9_out_2_V_empty_n and layer9_out_1_V_empty_n and layer9_out_18_V_empty_n and layer9_out_17_V_empty_n and layer9_out_16_V_empty_n and layer9_out_15_V_empty_n and layer9_out_14_V_empty_n and layer9_out_13_V_empty_n and layer9_out_12_V_empty_n and layer9_out_11_V_empty_n and layer9_out_10_V_empty_n and layer9_out_0_V_empty_n and layer10_out_9_V_empty_n and layer10_out_8_V_empty_n and layer10_out_7_V_empty_n and layer10_out_6_V_empty_n and layer10_out_5_V_empty_n and layer10_out_4_V_empty_n and layer10_out_3_V_empty_n and layer10_out_2_V_empty_n and layer10_out_1_V_empty_n and layer10_out_18_V_empty_n and layer10_out_17_V_empty_n and layer10_out_16_V_empty_n and layer10_out_15_V_empty_n and layer10_out_14_V_empty_n and layer10_out_13_V_empty_n and layer10_out_12_V_empty_n and layer10_out_11_V_empty_n and layer10_out_10_V_empty_n and layer10_out_0_V_empty_n);
    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n <= ap_const_logic_1;
    klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write <= ap_const_logic_0;
    layer6_out_0_V <= klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V;
    layer6_out_0_V_ap_vld <= klloss_ap_fixed_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_V_ap_vld;
    myproject_entry120_U0_ap_continue <= ap_const_logic_1;
    myproject_entry120_U0_ap_start <= ap_start;
    myproject_entry120_U0_start_full_n <= (start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n and start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n);
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue <= (ap_sync_channel_write_layer10_out_9_V and ap_sync_channel_write_layer10_out_8_V and ap_sync_channel_write_layer10_out_7_V and ap_sync_channel_write_layer10_out_6_V and ap_sync_channel_write_layer10_out_5_V and ap_sync_channel_write_layer10_out_4_V and ap_sync_channel_write_layer10_out_3_V and ap_sync_channel_write_layer10_out_2_V and ap_sync_channel_write_layer10_out_1_V and ap_sync_channel_write_layer10_out_18_V and ap_sync_channel_write_layer10_out_17_V and ap_sync_channel_write_layer10_out_16_V and ap_sync_channel_write_layer10_out_15_V and ap_sync_channel_write_layer10_out_14_V and ap_sync_channel_write_layer10_out_13_V and ap_sync_channel_write_layer10_out_12_V and ap_sync_channel_write_layer10_out_11_V and ap_sync_channel_write_layer10_out_10_V and ap_sync_channel_write_layer10_out_0_V);
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start <= start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n <= ap_const_logic_1;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write <= ap_const_logic_0;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue <= (ap_sync_channel_write_layer9_out_9_V and ap_sync_channel_write_layer9_out_8_V and ap_sync_channel_write_layer9_out_7_V and ap_sync_channel_write_layer9_out_6_V and ap_sync_channel_write_layer9_out_5_V and ap_sync_channel_write_layer9_out_4_V and ap_sync_channel_write_layer9_out_3_V and ap_sync_channel_write_layer9_out_2_V and ap_sync_channel_write_layer9_out_1_V and ap_sync_channel_write_layer9_out_18_V and ap_sync_channel_write_layer9_out_17_V and ap_sync_channel_write_layer9_out_16_V and ap_sync_channel_write_layer9_out_15_V and ap_sync_channel_write_layer9_out_14_V and ap_sync_channel_write_layer9_out_13_V and ap_sync_channel_write_layer9_out_12_V and ap_sync_channel_write_layer9_out_11_V and ap_sync_channel_write_layer9_out_10_V and ap_sync_channel_write_layer9_out_0_V);
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start <= start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n <= ap_const_logic_1;
    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write <= ap_const_logic_0;
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
