<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Transmitter control"><meta name="keywords" content="rust, rustlang, rust-lang, tx_ctl"><title>psoc6_01_pac::i2s0::tx_ctl - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module tx_ctl</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li></ul></div><div id="sidebar-vars" data-name="tx_ctl" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">psoc6_01_pac</a>::<wbr><a href="../index.html">i2s0</a>::<wbr><a class="mod" href="#">tx_ctl</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/psoc6_01_pac/i2s0/tx_ctl.rs.html#1-1077" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Transmitter control</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.B_CLOCK_INV_R.html" title="psoc6_01_pac::i2s0::tx_ctl::B_CLOCK_INV_R struct">B_CLOCK_INV_R</a></td><td class="docblock-short"><p>Field <code>B_CLOCK_INV</code> reader - Serial data transmission is advanced by 0.5 SCK cycles. This bit is valid only in TX slave mode. When set to ‘1’, the serial data will be transmitted 0.5 SCK cycles earlier than when set to ‘0’. 1) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK falling edge 2) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK rising edge that is 0.5 SCK cycles before the SCK falling edge in 1) 3) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK rising edge 4) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK falling edge that is 0.5 SCK cycles before the SCK rising edge in 3) (Note that this is only the appearance w.r.t. SCK edge, the actual timing is generated by an internal clock that runs 8x the SCK frequency). The word sync (TX_WS) signal is not affected by this bit setting. Note: When Master mode, must be ‘0’. (Note: This bit is connected to AR38U12.TX_CFG.TX_BCLKINV)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.B_CLOCK_INV_W.html" title="psoc6_01_pac::i2s0::tx_ctl::B_CLOCK_INV_W struct">B_CLOCK_INV_W</a></td><td class="docblock-short"><p>Field <code>B_CLOCK_INV</code> writer - Serial data transmission is advanced by 0.5 SCK cycles. This bit is valid only in TX slave mode. When set to ‘1’, the serial data will be transmitted 0.5 SCK cycles earlier than when set to ‘0’. 1) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK falling edge 2) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK rising edge that is 0.5 SCK cycles before the SCK falling edge in 1) 3) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK rising edge 4) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK falling edge that is 0.5 SCK cycles before the SCK rising edge in 3) (Note that this is only the appearance w.r.t. SCK edge, the actual timing is generated by an internal clock that runs 8x the SCK frequency). The word sync (TX_WS) signal is not affected by this bit setting. Note: When Master mode, must be ‘0’. (Note: This bit is connected to AR38U12.TX_CFG.TX_BCLKINV)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CH_LEN_R.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_LEN_R struct">CH_LEN_R</a></td><td class="docblock-short"><p>Field <code>CH_LEN</code> reader - Channel length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - When TDM mode, must be 32-bit length to this field. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHLEN)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CH_LEN_W.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_LEN_W struct">CH_LEN_W</a></td><td class="docblock-short"><p>Field <code>CH_LEN</code> writer - Channel length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - When TDM mode, must be 32-bit length to this field. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHLEN)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CH_NR_R.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_NR_R struct">CH_NR_R</a></td><td class="docblock-short"><p>Field <code>CH_NR</code> reader - Specifies number of channels per frame: Note: only ‘2channels’ is supported during Left Justfied or I2S mode. Hence software must set ‘1’ to this field in the modes. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHSET)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.CH_NR_W.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_NR_W struct">CH_NR_W</a></td><td class="docblock-short"><p>Field <code>CH_NR</code> writer - Specifies number of channels per frame: Note: only ‘2channels’ is supported during Left Justfied or I2S mode. Hence software must set ‘1’ to this field in the modes. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHSET)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.I2S_MODE_R.html" title="psoc6_01_pac::i2s0::tx_ctl::I2S_MODE_R struct">I2S_MODE_R</a></td><td class="docblock-short"><p>Field <code>I2S_MODE</code> reader - Select I2S, left-justified or TDM: (Note: These bits are connected to AR38U12.TX_CFG.TX_I2S_MODE)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.I2S_MODE_W.html" title="psoc6_01_pac::i2s0::tx_ctl::I2S_MODE_W struct">I2S_MODE_W</a></td><td class="docblock-short"><p>Field <code>I2S_MODE</code> writer - Select I2S, left-justified or TDM: (Note: These bits are connected to AR38U12.TX_CFG.TX_I2S_MODE)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MS_R.html" title="psoc6_01_pac::i2s0::tx_ctl::MS_R struct">MS_R</a></td><td class="docblock-short"><p>Field <code>MS</code> reader - Set interface in master or slave mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_MS)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.MS_W.html" title="psoc6_01_pac::i2s0::tx_ctl::MS_W struct">MS_W</a></td><td class="docblock-short"><p>Field <code>MS</code> writer - Set interface in master or slave mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_MS)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVHDATA_R.html" title="psoc6_01_pac::i2s0::tx_ctl::OVHDATA_R struct">OVHDATA_R</a></td><td class="docblock-short"><p>Field <code>OVHDATA</code> reader - Set overhead value: ‘0’: Set to ‘0’ ‘1’: Set to ‘1’ (Note: This bit is connected to AR38U12.TX_CFG.TX_OVHDATA)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.OVHDATA_W.html" title="psoc6_01_pac::i2s0::tx_ctl::OVHDATA_W struct">OVHDATA_W</a></td><td class="docblock-short"><p>Field <code>OVHDATA</code> writer - Set overhead value: ‘0’: Set to ‘0’ ‘1’: Set to ‘1’ (Note: This bit is connected to AR38U12.TX_CFG.TX_OVHDATA)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::i2s0::tx_ctl::R struct">R</a></td><td class="docblock-short"><p>Register <code>TX_CTL</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SCKI_POL_R.html" title="psoc6_01_pac::i2s0::tx_ctl::SCKI_POL_R struct">SCKI_POL_R</a></td><td class="docblock-short"><p>Field <code>SCKI_POL</code> reader - TX slave bit clock polarity. When this bit is 1, the incoming tx_sck signal is inverted before it is received by the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. See TX_CTL.B_CLOCK_INV for more details.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SCKI_POL_W.html" title="psoc6_01_pac::i2s0::tx_ctl::SCKI_POL_W struct">SCKI_POL_W</a></td><td class="docblock-short"><p>Field <code>SCKI_POL</code> writer - TX slave bit clock polarity. When this bit is 1, the incoming tx_sck signal is inverted before it is received by the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. See TX_CTL.B_CLOCK_INV for more details.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SCKO_POL_R.html" title="psoc6_01_pac::i2s0::tx_ctl::SCKO_POL_R struct">SCKO_POL_R</a></td><td class="docblock-short"><p>Field <code>SCKO_POL</code> reader - TX master bit clock polarity. When this bit is 1, the outgoing tx_sck signal is inverted after it has been transmitted from the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. ‘0’: When transmitter is in master mode, serial data is transmitted from the falling bit clock edge ‘1’: When transmitter is in master mode, serial data is transmitted from the rising bit clock edge</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.SCKO_POL_W.html" title="psoc6_01_pac::i2s0::tx_ctl::SCKO_POL_W struct">SCKO_POL_W</a></td><td class="docblock-short"><p>Field <code>SCKO_POL</code> writer - TX master bit clock polarity. When this bit is 1, the outgoing tx_sck signal is inverted after it has been transmitted from the I2S transceiver core. This bit does not affect the internal serial data transmission timing. The word sync (TX_WS) signal is not affected by this bit setting. ‘0’: When transmitter is in master mode, serial data is transmitted from the falling bit clock edge ‘1’: When transmitter is in master mode, serial data is transmitted from the rising bit clock edge</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TX_CTL_SPEC.html" title="psoc6_01_pac::i2s0::tx_ctl::TX_CTL_SPEC struct">TX_CTL_SPEC</a></td><td class="docblock-short"><p>Transmitter control</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::i2s0::tx_ctl::W struct">W</a></td><td class="docblock-short"><p>Register <code>TX_CTL</code> writer</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WD_EN_R.html" title="psoc6_01_pac::i2s0::tx_ctl::WD_EN_R struct">WD_EN_R</a></td><td class="docblock-short"><p>Field <code>WD_EN</code> reader - Set watchdog for ‘tx_ws_in’: ‘0’: Disabled. ‘1’: Enabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WD_EN_W.html" title="psoc6_01_pac::i2s0::tx_ctl::WD_EN_W struct">WD_EN_W</a></td><td class="docblock-short"><p>Field <code>WD_EN</code> writer - Set watchdog for ‘tx_ws_in’: ‘0’: Disabled. ‘1’: Enabled.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WORD_LEN_R.html" title="psoc6_01_pac::i2s0::tx_ctl::WORD_LEN_R struct">WORD_LEN_R</a></td><td class="docblock-short"><p>Field <code>WORD_LEN</code> reader - Word length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - Don’t configure this field as beyond Channel length. (Note: These bits are connected to AR38U12.TX_CFG.TX_IWL)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WORD_LEN_W.html" title="psoc6_01_pac::i2s0::tx_ctl::WORD_LEN_W struct">WORD_LEN_W</a></td><td class="docblock-short"><p>Field <code>WORD_LEN</code> writer - Word length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - Don’t configure this field as beyond Channel length. (Note: These bits are connected to AR38U12.TX_CFG.TX_IWL)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WS_PULSE_R.html" title="psoc6_01_pac::i2s0::tx_ctl::WS_PULSE_R struct">WS_PULSE_R</a></td><td class="docblock-short"><p>Field <code>WS_PULSE</code> reader - Set WS pulse width in TDM mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_WS_PULSE) Note: When not TDM mode, must be ‘1’.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.WS_PULSE_W.html" title="psoc6_01_pac::i2s0::tx_ctl::WS_PULSE_W struct">WS_PULSE_W</a></td><td class="docblock-short"><p>Field <code>WS_PULSE</code> writer - Set WS pulse width in TDM mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_WS_PULSE) Note: When not TDM mode, must be ‘1’.</p>
</td></tr></table><h2 id="enums" class="section-header"><a href="#enums">Enums</a></h2>
<table><tr class="module-item"><td><a class="enum" href="enum.B_CLOCK_INV_A.html" title="psoc6_01_pac::i2s0::tx_ctl::B_CLOCK_INV_A enum">B_CLOCK_INV_A</a></td><td class="docblock-short"><p>Serial data transmission is advanced by 0.5 SCK cycles. This bit is valid only in TX slave mode. When set to ‘1’, the serial data will be transmitted 0.5 SCK cycles earlier than when set to ‘0’. 1) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK falling edge 2) TX_CTL.SCKI_POL=0 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK rising edge that is 0.5 SCK cycles before the SCK falling edge in 1) 3) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=0: Serial data will be transmitted off the SCK rising edge 4) TX_CTL.SCKI_POL=1 and TX_CTL.B_CLOCK_INV=1: Serial data will be transmitted off the SCK falling edge that is 0.5 SCK cycles before the SCK rising edge in 3) (Note that this is only the appearance w.r.t. SCK edge, the actual timing is generated by an internal clock that runs 8x the SCK frequency). The word sync (TX_WS) signal is not affected by this bit setting. Note: When Master mode, must be ‘0’. (Note: This bit is connected to AR38U12.TX_CFG.TX_BCLKINV)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.CH_LEN_A.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_LEN_A enum">CH_LEN_A</a></td><td class="docblock-short"><p>Channel length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - When TDM mode, must be 32-bit length to this field. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHLEN)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.CH_NR_A.html" title="psoc6_01_pac::i2s0::tx_ctl::CH_NR_A enum">CH_NR_A</a></td><td class="docblock-short"><p>Specifies number of channels per frame: Note: only ‘2channels’ is supported during Left Justfied or I2S mode. Hence software must set ‘1’ to this field in the modes. (Note: These bits are connected to AR38U12.TX_CFG.TX_CHSET)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.I2S_MODE_A.html" title="psoc6_01_pac::i2s0::tx_ctl::I2S_MODE_A enum">I2S_MODE_A</a></td><td class="docblock-short"><p>Select I2S, left-justified or TDM: (Note: These bits are connected to AR38U12.TX_CFG.TX_I2S_MODE)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.MS_A.html" title="psoc6_01_pac::i2s0::tx_ctl::MS_A enum">MS_A</a></td><td class="docblock-short"><p>Set interface in master or slave mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_MS)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.WORD_LEN_A.html" title="psoc6_01_pac::i2s0::tx_ctl::WORD_LEN_A enum">WORD_LEN_A</a></td><td class="docblock-short"><p>Word length in number of bits: Note: - When this field is configured to ‘6’ or ‘7’, the length is set to 32-bit (same as ‘5’). - Don’t configure this field as beyond Channel length. (Note: These bits are connected to AR38U12.TX_CFG.TX_IWL)</p>
</td></tr><tr class="module-item"><td><a class="enum" href="enum.WS_PULSE_A.html" title="psoc6_01_pac::i2s0::tx_ctl::WS_PULSE_A enum">WS_PULSE_A</a></td><td class="docblock-short"><p>Set WS pulse width in TDM mode: (Note: This bit is connected to AR38U12.TX_CFG.TX_WS_PULSE) Note: When not TDM mode, must be ‘1’.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../search-index.js" data-search-js="../../../search.js"></div><script src="../../../main.js"></script></body></html>