info x 48 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 pwm
term mark 166 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 98 7 0 257 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 4 2 0 100 8 0 257 100 50 50 10 10 0 0 0 0 DATAINInstd_logic_vectorRISING_EDGECLK
var add 5 0 0 98 9 0 257 100 50 50 10 10 0 0 0 0 DUALPWMOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111
cell fill 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001
cell fill 4 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 001
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110
cell fill 4 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000
cell fill 4 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110
cell fill 4 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 010
cell fill 4 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110
cell fill 4 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
cell fill 4 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 011
cell fill 4 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100
cell fill 4 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
cell fill 4 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 011
cell fill 4 84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 010
cell fill 4 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2504631743 30321495 0 0 0 0 0 0 0 0 0 0 0 0 0 pwm.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 166 7 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = pwm.vhd
Sat Sep 07 01:11:17 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2.25000000000000
