# Register_file_RTL.
RTL implementation of an 8 x 16 Register File in Verilog
