// Seed: 2369311437
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2
);
  id_4(
      "", ""
  ); id_5(
      1
  );
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_0 = -1;
  wire id_9, id_10, id_11;
  wire id_12;
  assign id_0 = 1 != id_3;
  wire id_13;
  wire id_14;
  tri1 id_15 = id_3;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_3
  );
endmodule
