RV32I subset
Low-power clock gating
Sleep instruction
2-stage pipeline
Verilog HDL
Synthesizable
Testbench included


This project is part of my VLSI learning journey. 
I want to contribute to the open-source semiconductor ecosystem and 
support future low-power embedded systems.
(Open Source Low-Power RISC-V Microcontroller Core)

| Tier      | Price | Reward         |
| --------- | ----- | -------------- |
| Supporter | $3    | Name in README |
| Silver    | $7    | Email thanks   |
| Gold      | $15   | Zoom chat/help |

## Support My Work ‚ù§Ô∏è
I am a recent Electronics & VLSI graduate building open-source 
hardware projects full-time. If you like my work, please consider 
supporting me ‚Äî even $1 means a lot üòä
