/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [46:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [30:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  reg [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  reg [16:0] celloutsig_1_7z;
  reg [10:0] celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[20] | celloutsig_0_1z);
  assign celloutsig_1_0z = ~in_data[143];
  assign celloutsig_0_7z = celloutsig_0_4z[0] ^ celloutsig_0_2z;
  assign celloutsig_0_3z = in_data[42:39] + in_data[8:5];
  assign celloutsig_0_6z = in_data[56:32] + { in_data[40:32], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[119:106], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[190:181], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_2z = celloutsig_1_1z[15:1] / { 1'h1, in_data[181:168] };
  assign celloutsig_1_12z = { in_data[146:137], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, celloutsig_1_9z[19:12], celloutsig_1_9z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] > in_data[54:51];
  assign celloutsig_0_16z = celloutsig_0_14z[4:0] > { celloutsig_0_6z[14:13], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_1z[11:9] || celloutsig_1_2z[13:11];
  assign celloutsig_1_19z = { celloutsig_1_7z[14:10], celloutsig_1_15z } * { celloutsig_1_6z[6:2], celloutsig_1_10z };
  assign celloutsig_0_13z = { celloutsig_0_4z[4:3], celloutsig_0_2z } * celloutsig_0_9z;
  assign celloutsig_0_9z = celloutsig_0_1z ? in_data[19:17] : celloutsig_0_8z[4:2];
  assign celloutsig_0_10z = celloutsig_0_4z[2] ? { celloutsig_0_6z[10:4], celloutsig_0_3z } : in_data[10:0];
  assign celloutsig_0_12z = & celloutsig_0_5z[9:4];
  assign celloutsig_1_4z = & { celloutsig_1_1z[14:2], celloutsig_1_0z };
  assign celloutsig_0_15z = | { celloutsig_0_10z[3:0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_7z[10:2], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z } << { in_data[159:150], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[26:22] <<< in_data[55:51];
  assign celloutsig_0_8z = { celloutsig_0_6z[22:16], celloutsig_0_2z } <<< celloutsig_0_6z[22:15];
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z } >>> in_data[69:65];
  assign celloutsig_1_13z = celloutsig_1_3z[11:1] >>> { celloutsig_1_2z[13:6], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_18z = celloutsig_1_12z[22:16] - celloutsig_1_12z[22:16];
  assign celloutsig_0_5z = { in_data[88:85], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_5z[8:3] ~^ { celloutsig_0_0z[4], celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z } ~^ { celloutsig_0_11z[4:2], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_1_6z = { celloutsig_1_3z[6:1], celloutsig_1_4z } ~^ in_data[133:127];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_11z = in_data[65:57];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_3z = in_data[114:103];
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_7z = in_data[178:162];
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 11'h000;
    else if (!clkin_data[0]) celloutsig_1_8z = celloutsig_1_1z[14:4];
  assign celloutsig_1_15z = ~((celloutsig_1_10z & in_data[146]) | (celloutsig_1_13z[10] & celloutsig_1_7z[5]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z[4] & celloutsig_1_6z[4]) | (celloutsig_1_9z[9] & celloutsig_1_5z));
  assign { out_data[134:128], out_data[101:96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z[43:12] };
endmodule
