

================================================================
== Vitis HLS Report for 'PE_Pipeline_VITIS_LOOP_385_5'
================================================================
* Date:           Mon Mar 10 15:35:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2323|     2323|  23.230 us|  23.230 us|  2323|  2323|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_385_5  |     2321|     2321|        13|          1|          1|  2310|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:385]   --->   Operation 16 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out = alloca i32 1" [tools.cpp:361]   --->   Operation 17 'alloca' 'out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%flag = alloca i32 1" [tools.cpp:360]   --->   Operation 18 'alloca' 'flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 19 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_1003 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_1004 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_1005 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_1006 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_1007 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_1008 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_1009 = alloca i32 1"   --->   Operation 26 'alloca' 'empty_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_1010 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_1011 = alloca i32 1"   --->   Operation 28 'alloca' 'empty_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_1012 = alloca i32 1"   --->   Operation 29 'alloca' 'empty_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_1013 = alloca i32 1"   --->   Operation 30 'alloca' 'empty_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_1014 = alloca i32 1"   --->   Operation 31 'alloca' 'empty_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_1015 = alloca i32 1"   --->   Operation 32 'alloca' 'empty_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_1016 = alloca i32 1"   --->   Operation 33 'alloca' 'empty_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_1017 = alloca i32 1"   --->   Operation 34 'alloca' 'empty_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_1018 = alloca i32 1"   --->   Operation 35 'alloca' 'empty_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1019 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_1020 = alloca i32 1"   --->   Operation 37 'alloca' 'empty_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_1021 = alloca i32 1"   --->   Operation 38 'alloca' 'empty_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1022 = alloca i32 1"   --->   Operation 39 'alloca' 'empty_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_077_2212219 = alloca i32 1"   --->   Operation 40 'alloca' 'p_0_0_077_2212219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_077_2212221223 = alloca i32 1"   --->   Operation 41 'alloca' 'p_0_0_077_2212221223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_077_2212221225229 = alloca i32 1"   --->   Operation 42 'alloca' 'p_0_0_077_2212221225229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_0_2218231 = alloca i32 1"   --->   Operation 43 'alloca' 'p_0_0_0_2218231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_0_2218233234 = alloca i32 1"   --->   Operation 44 'alloca' 'p_0_0_0_2218233234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_0_2218233236239 = alloca i32 1"   --->   Operation 45 'alloca' 'p_0_0_0_2218233236239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1023 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_W_reg_4 = alloca i32 1" [tools.cpp:345]   --->   Operation 47 'alloca' 'data_W_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_W_reg_5 = alloca i32 1" [tools.cpp:345]   --->   Operation 48 'alloca' 'data_W_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_1024 = alloca i32 1"   --->   Operation 49 'alloca' 'empty_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_1025 = alloca i32 1"   --->   Operation 50 'alloca' 'empty_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_1026 = alloca i32 1"   --->   Operation 51 'alloca' 'empty_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_1027 = alloca i32 1"   --->   Operation 52 'alloca' 'empty_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_1028 = alloca i32 1"   --->   Operation 53 'alloca' 'empty_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1029 = alloca i32 1"   --->   Operation 54 'alloca' 'empty_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1030 = alloca i32 1"   --->   Operation 55 'alloca' 'empty_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_1031 = alloca i32 1"   --->   Operation 56 'alloca' 'empty_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_1032 = alloca i32 1"   --->   Operation 57 'alloca' 'empty_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1033 = alloca i32 1"   --->   Operation 58 'alloca' 'empty_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_1034 = alloca i32 1"   --->   Operation 59 'alloca' 'empty_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1035 = alloca i32 1"   --->   Operation 60 'alloca' 'empty_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1036 = alloca i32 1"   --->   Operation 61 'alloca' 'empty_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_1037 = alloca i32 1"   --->   Operation 62 'alloca' 'empty_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_1038 = alloca i32 1"   --->   Operation 63 'alloca' 'empty_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1039 = alloca i32 1"   --->   Operation 64 'alloca' 'empty_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_1040 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_1041 = alloca i32 1"   --->   Operation 66 'alloca' 'empty_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1042 = alloca i32 1"   --->   Operation 67 'alloca' 'empty_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_1043 = alloca i32 1"   --->   Operation 68 'alloca' 'empty_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_1044 = alloca i32 1"   --->   Operation 69 'alloca' 'empty_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%empty_1045 = alloca i32 1"   --->   Operation 70 'alloca' 'empty_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_1046 = alloca i32 1"   --->   Operation 71 'alloca' 'empty_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%empty_1047 = alloca i32 1"   --->   Operation 72 'alloca' 'empty_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_0_0_2217 = alloca i32 1"   --->   Operation 73 'alloca' 'p_0_0_0_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_0_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_A_0_0, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add304_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add304_1"   --->   Operation 80 'read' 'add304_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add304_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add304_2"   --->   Operation 81 'read' 'add304_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add304_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add304_3"   --->   Operation 82 'read' 'add304_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%num_a_sa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_a_sa"   --->   Operation 83 'read' 'num_a_sa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%cmp47_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp47"   --->   Operation 84 'read' 'cmp47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%num_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num"   --->   Operation 85 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode"   --->   Operation 86 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sub267_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub267"   --->   Operation 87 'read' 'sub267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 88 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_0_2217"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1047"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 91 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1046"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 92 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1045"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 93 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1044"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 94 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1043"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 95 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1042"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 96 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1041"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 97 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1040"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 98 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1036"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 99 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1035"   --->   Operation 99 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 100 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1034"   --->   Operation 100 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 101 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1033"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 102 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1032"   --->   Operation 102 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 103 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1031"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 104 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1030"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 105 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1029"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 106 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1028"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 107 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1027"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 108 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1026"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 109 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1025"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 110 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1024"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 111 [1/1] (0.36ns)   --->   "%store_ln345 = store i32 0, i32 %data_W_reg_5" [tools.cpp:345]   --->   Operation 111 'store' 'store_ln345' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 112 [1/1] (0.36ns)   --->   "%store_ln345 = store i32 0, i32 %data_W_reg_4" [tools.cpp:345]   --->   Operation 112 'store' 'store_ln345' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 113 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1023"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 114 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_0_2218233236239"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 115 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_0_2218233234"   --->   Operation 115 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 116 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_0_2218231"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 117 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_077_2212221225229"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 118 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_077_2212221223"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 119 [1/1] (0.36ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_077_2212219"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 120 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1021"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 121 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1020"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 122 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1019"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 123 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1018"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 124 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1017"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 125 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1016"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 126 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1015"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 127 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1014"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 128 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1013"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 129 [1/1] (0.39ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1012"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 130 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1011"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 131 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1010"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 132 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1009"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 133 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1008"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 134 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1007"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 135 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1006"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 136 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1005"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 137 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1004"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 138 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1003"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 139 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 140 [1/1] (0.36ns)   --->   "%store_ln360 = store i32 0, i32 %flag" [tools.cpp:360]   --->   Operation 140 'store' 'store_ln360' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 141 [1/1] (0.36ns)   --->   "%store_ln361 = store i32 0, i32 %out" [tools.cpp:361]   --->   Operation 141 'store' 'store_ln361' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 142 [1/1] (0.36ns)   --->   "%store_ln385 = store i32 0, i32 %rep" [tools.cpp:385]   --->   Operation 142 'store' 'store_ln385' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body43"   --->   Operation 143 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%rep_2 = load i32 %rep"   --->   Operation 144 'load' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%flag_3 = load i32 %flag" [tools.cpp:385]   --->   Operation 145 'load' 'flag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln385 = icmp_eq  i32 %rep_2, i32 %sub_read" [tools.cpp:385]   --->   Operation 146 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "%rep_3 = add i32 %rep_2, i32 1" [tools.cpp:385]   --->   Operation 147 'add' 'rep_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385, void %for.body43.split, void %for.end356.loopexit.exitStub" [tools.cpp:385]   --->   Operation 148 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln388 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:388]   --->   Operation 149 'specpipeline' 'specpipeline_ln388' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln387 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2310, i64 2310, i64 2310" [tools.cpp:387]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln387' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln385 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [tools.cpp:385]   --->   Operation 151 'specloopname' 'specloopname_ln385' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln385 = trunc i32 %flag_3" [tools.cpp:385]   --->   Operation 152 'trunc' 'trunc_ln385' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.79ns)   --->   "%icmp_ln391 = icmp_ult  i32 %rep_2, i32 %num_a_sa_read" [tools.cpp:391]   --->   Operation 153 'icmp' 'icmp_ln391' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %for.body43.split.for.body66_ifconv_crit_edge, void %if.then" [tools.cpp:391]   --->   Operation 154 'br' 'br_ln391' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %p_0_0_0_2217"   --->   Operation 155 'store' 'store_ln0' <Predicate = (!icmp_ln385 & !icmp_ln391)> <Delay = 0.42>
ST_2 : Operation 156 [1/1] (0.36ns)   --->   "%br_ln391 = br void %for.body66_ifconv" [tools.cpp:391]   --->   Operation 156 'br' 'br_ln391' <Predicate = (!icmp_ln385 & !icmp_ln391)> <Delay = 0.36>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31" [tools.cpp:398]   --->   Operation 157 'partselect' 'tmp' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.78ns)   --->   "%icmp_ln398 = icmp_eq  i30 %tmp, i30 0" [tools.cpp:398]   --->   Operation 158 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.79ns)   --->   "%ult90 = icmp_ult  i32 %rep_2, i32 %num_read"   --->   Operation 159 'icmp' 'ult90' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%cmp268 = icmp_eq  i32 %flag_3, i32 %sub267_read" [tools.cpp:385]   --->   Operation 160 'icmp' 'cmp268' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31" [tools.cpp:385]   --->   Operation 161 'partselect' 'tmp_6' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.78ns)   --->   "%icmp6 = icmp_eq  i30 %tmp_6, i30 0" [tools.cpp:385]   --->   Operation 162 'icmp' 'icmp6' <Predicate = (!icmp_ln385)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.79ns)   --->   "%icmp_ln484 = icmp_eq  i32 %flag_3, i32 6" [tools.cpp:484]   --->   Operation 163 'icmp' 'icmp_ln484' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%icmp_ln484_1 = icmp_eq  i32 %flag_3, i32 5" [tools.cpp:484]   --->   Operation 164 'icmp' 'icmp_ln484_1' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.79ns)   --->   "%icmp_ln484_2 = icmp_eq  i32 %flag_3, i32 4" [tools.cpp:484]   --->   Operation 165 'icmp' 'icmp_ln484_2' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%icmp_ln484_3 = icmp_eq  i32 %flag_3, i32 3" [tools.cpp:484]   --->   Operation 166 'icmp' 'icmp_ln484_3' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.79ns)   --->   "%flag_4 = add i32 %flag_3, i32 1" [tools.cpp:512]   --->   Operation 167 'add' 'flag_4' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%icmp_ln512 = icmp_eq  i32 %flag_4, i32 %num_read" [tools.cpp:512]   --->   Operation 168 'icmp' 'icmp_ln512' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.21ns)   --->   "%flag_5 = select i1 %icmp_ln512, i32 0, i32 %flag_4" [tools.cpp:512]   --->   Operation 169 'select' 'flag_5' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %mode_read, void %if.else319, void %VITIS_LOOP_520_13" [tools.cpp:498]   --->   Operation 170 'br' 'br_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.79ns)   --->   "%icmp_ln484_4 = icmp_eq  i32 %flag_3, i32 2" [tools.cpp:484]   --->   Operation 171 'icmp' 'icmp_ln484_4' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln484_5 = icmp_eq  i32 %flag_3, i32 1" [tools.cpp:484]   --->   Operation 172 'icmp' 'icmp_ln484_5' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.79ns)   --->   "%icmp_ln484_6 = icmp_eq  i32 %flag_3, i32 0" [tools.cpp:484]   --->   Operation 173 'icmp' 'icmp_ln484_6' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.79ns)   --->   "%icmp_ln532 = icmp_ult  i32 %rep_2, i32 %sub267_read" [tools.cpp:532]   --->   Operation 174 'icmp' 'icmp_ln532' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.79ns)   --->   "%ult92 = icmp_ult  i32 %rep_2, i32 %num_a_sa_read"   --->   Operation 175 'icmp' 'ult92' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.11ns)   --->   "%rev93 = xor i1 %ult92, i1 1"   --->   Operation 176 'xor' 'rev93' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.79ns)   --->   "%icmp_ln523 = icmp_ult  i32 %rep_2, i32 %add304_1_read" [tools.cpp:523]   --->   Operation 177 'icmp' 'icmp_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.79ns)   --->   "%icmp_ln523_1 = icmp_ne  i32 %rep_2, i32 0" [tools.cpp:523]   --->   Operation 178 'icmp' 'icmp_ln523_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln523)   --->   "%and_ln523 = and i1 %icmp_ln391, i1 %icmp_ln523_1" [tools.cpp:523]   --->   Operation 179 'and' 'and_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln523)   --->   "%and_ln523_1 = and i1 %rev93, i1 %icmp_ln523" [tools.cpp:523]   --->   Operation 180 'and' 'and_ln523_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln523 = or i1 %and_ln523_1, i1 %and_ln523" [tools.cpp:523]   --->   Operation 181 'or' 'or_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.79ns)   --->   "%icmp_ln523_2 = icmp_ult  i32 %rep_2, i32 %add304_2_read" [tools.cpp:523]   --->   Operation 182 'icmp' 'icmp_ln523_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %rep_2, i32 1, i32 31" [tools.cpp:523]   --->   Operation 183 'partselect' 'tmp_8' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.78ns)   --->   "%icmp_ln523_3 = icmp_ne  i31 %tmp_8, i31 0" [tools.cpp:523]   --->   Operation 184 'icmp' 'icmp_ln523_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln523_1)   --->   "%and_ln523_2 = and i1 %icmp_ln391, i1 %icmp_ln523_3" [tools.cpp:523]   --->   Operation 185 'and' 'and_ln523_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln523_1)   --->   "%and_ln523_3 = and i1 %rev93, i1 %icmp_ln523_2" [tools.cpp:523]   --->   Operation 186 'and' 'and_ln523_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln523_1 = or i1 %and_ln523_3, i1 %and_ln523_2" [tools.cpp:523]   --->   Operation 187 'or' 'or_ln523_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %or_ln523_1, void %for.inc316.1.for.inc316.2_crit_edge, void %if.then306.2" [tools.cpp:523]   --->   Operation 188 'br' 'br_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.79ns)   --->   "%icmp_ln523_4 = icmp_ult  i32 %rep_2, i32 %add304_3_read" [tools.cpp:523]   --->   Operation 189 'icmp' 'icmp_ln523_4' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln523_5 = icmp_ugt  i32 %rep_2, i32 2" [tools.cpp:523]   --->   Operation 190 'icmp' 'icmp_ln523_5' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln523_2)   --->   "%and_ln523_4 = and i1 %icmp_ln391, i1 %icmp_ln523_5" [tools.cpp:523]   --->   Operation 191 'and' 'and_ln523_4' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln523_2)   --->   "%and_ln523_5 = and i1 %rev93, i1 %icmp_ln523_4" [tools.cpp:523]   --->   Operation 192 'and' 'and_ln523_5' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln523_2 = or i1 %and_ln523_5, i1 %and_ln523_4" [tools.cpp:523]   --->   Operation 193 'or' 'or_ln523_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %or_ln523_2, void %for.inc316.2.if.end349_crit_edge, void %if.then306.3" [tools.cpp:523]   --->   Operation 194 'br' 'br_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.36ns)   --->   "%store_ln360 = store i32 %flag_5, i32 %flag" [tools.cpp:360]   --->   Operation 195 'store' 'store_ln360' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_2 : Operation 196 [1/1] (0.36ns)   --->   "%store_ln385 = store i32 %rep_3, i32 %rep" [tools.cpp:385]   --->   Operation 196 'store' 'store_ln385' <Predicate = (!icmp_ln385)> <Delay = 0.36>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_load50 = load i32 %empty_1040" [tools.cpp:493]   --->   Operation 197 'load' 'p_load50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_load49 = load i32 %empty_1041" [tools.cpp:493]   --->   Operation 198 'load' 'p_load49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%p_load48 = load i32 %empty_1042" [tools.cpp:493]   --->   Operation 199 'load' 'p_load48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_load47 = load i32 %empty_1043" [tools.cpp:493]   --->   Operation 200 'load' 'p_load47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_load46 = load i32 %empty_1044" [tools.cpp:493]   --->   Operation 201 'load' 'p_load46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%p_load45 = load i32 %empty_1045" [tools.cpp:493]   --->   Operation 202 'load' 'p_load45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty_1046" [tools.cpp:493]   --->   Operation 203 'load' 'p_load44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_1047" [tools.cpp:493]   --->   Operation 204 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (1.52ns)   --->   "%fifo_SA_A_0_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_SA_A_0_0" [tools.cpp:393]   --->   Operation 205 'read' 'fifo_SA_A_0_0_read' <Predicate = (!icmp_ln385 & icmp_ln391)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln394 = br i1 %mode_read, void %if.then48, void %if.else" [tools.cpp:394]   --->   Operation 206 'br' 'br_ln394' <Predicate = (!icmp_ln385 & icmp_ln391)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.49ns)   --->   "%fifo_SA_W_0_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_0_0" [tools.cpp:396]   --->   Operation 207 'read' 'fifo_SA_W_0_0_read' <Predicate = (!icmp_ln385 & icmp_ln391 & !mode_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 208 [1/1] (0.42ns)   --->   "%store_ln396 = store i128 %fifo_SA_W_0_0_read, i128 %p_0_0_0_2217" [tools.cpp:396]   --->   Operation 208 'store' 'store_ln396' <Predicate = (!icmp_ln385 & icmp_ln391 & !mode_read)> <Delay = 0.42>
ST_3 : Operation 209 [1/1] (0.36ns)   --->   "%br_ln397 = br void %for.body66_ifconv" [tools.cpp:397]   --->   Operation 209 'br' 'br_ln397' <Predicate = (!icmp_ln385 & icmp_ln391 & !mode_read)> <Delay = 0.36>
ST_3 : Operation 210 [1/1] (0.36ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %for.body66_ifconv, void %if.then52" [tools.cpp:398]   --->   Operation 210 'br' 'br_ln398' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 0.36>
ST_3 : Operation 211 [1/1] (1.49ns)   --->   "%fifo_SA_W_0_0_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_0_0" [tools.cpp:400]   --->   Operation 211 'read' 'fifo_SA_W_0_0_read_1' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read & icmp_ln398)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln400 = store i128 %fifo_SA_W_0_0_read_1, i128 %p_0_0_0_2217" [tools.cpp:400]   --->   Operation 212 'store' 'store_ln400' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read & icmp_ln398)> <Delay = 0.42>
ST_3 : Operation 213 [1/1] (0.36ns)   --->   "%br_ln401 = br void %for.body66_ifconv" [tools.cpp:401]   --->   Operation 213 'br' 'br_ln401' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read & icmp_ln398)> <Delay = 0.36>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_0_0_077_2213 = phi i128 %fifo_SA_A_0_0_read, void %if.then48, i128 %fifo_SA_A_0_0_read, void %if.then52, i128 0, void %for.body43.split.for.body66_ifconv_crit_edge, i128 %fifo_SA_A_0_0_read, void %if.else" [tools.cpp:393]   --->   Operation 214 'phi' 'p_0_0_077_2213' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%out_load = load i32 %out" [tools.cpp:512]   --->   Operation 215 'load' 'out_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_load87 = load i32 %empty_1003" [tools.cpp:493]   --->   Operation 216 'load' 'p_load87' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_load85 = load i32 %empty_1005" [tools.cpp:493]   --->   Operation 217 'load' 'p_load85' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_load83 = load i32 %empty_1007" [tools.cpp:493]   --->   Operation 218 'load' 'p_load83' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_load81 = load i32 %empty_1009" [tools.cpp:493]   --->   Operation 219 'load' 'p_load81' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_0_0_077_2212219_load = load i128 %p_0_0_077_2212219" [tools.cpp:421]   --->   Operation 220 'load' 'p_0_0_077_2212219_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_0_0_077_2212221223_load = load i128 %p_0_0_077_2212221223" [tools.cpp:421]   --->   Operation 221 'load' 'p_0_0_077_2212221223_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_0_0_077_2212221225229_load = load i128 %p_0_0_077_2212221225229" [tools.cpp:421]   --->   Operation 222 'load' 'p_0_0_077_2212221225229_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_0_0_0_2218231_load = load i128 %p_0_0_0_2218231" [tools.cpp:433]   --->   Operation 223 'load' 'p_0_0_0_2218231_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%p_0_0_0_2218233234_load = load i128 %p_0_0_0_2218233234" [tools.cpp:433]   --->   Operation 224 'load' 'p_0_0_0_2218233234_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_0_0_0_2218233236239_load = load i128 %p_0_0_0_2218233236239" [tools.cpp:433]   --->   Operation 225 'load' 'p_0_0_0_2218233236239_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_load67 = load i32 %empty_1023" [tools.cpp:493]   --->   Operation 226 'load' 'p_load67' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%data_W_reg_4_load = load i32 %data_W_reg_4" [tools.cpp:493]   --->   Operation 227 'load' 'data_W_reg_4_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%data_W_reg_5_load = load i32 %data_W_reg_5" [tools.cpp:493]   --->   Operation 228 'load' 'data_W_reg_5_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_load66 = load i32 %empty_1024" [tools.cpp:493]   --->   Operation 229 'load' 'p_load66' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_load65 = load i32 %empty_1025" [tools.cpp:446]   --->   Operation 230 'load' 'p_load65' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_load64 = load i32 %empty_1026" [tools.cpp:498]   --->   Operation 231 'load' 'p_load64' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%p_load63 = load i32 %empty_1027" [tools.cpp:498]   --->   Operation 232 'load' 'p_load63' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_load62 = load i32 %empty_1028" [tools.cpp:446]   --->   Operation 233 'load' 'p_load62' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_load61 = load i32 %empty_1029" [tools.cpp:498]   --->   Operation 234 'load' 'p_load61' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_load60 = load i32 %empty_1030" [tools.cpp:498]   --->   Operation 235 'load' 'p_load60' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_load59 = load i32 %empty_1031" [tools.cpp:498]   --->   Operation 236 'load' 'p_load59' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_load58 = load i32 %empty_1032" [tools.cpp:446]   --->   Operation 237 'load' 'p_load58' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%p_load57 = load i32 %empty_1033" [tools.cpp:498]   --->   Operation 238 'load' 'p_load57' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_load56 = load i32 %empty_1034" [tools.cpp:498]   --->   Operation 239 'load' 'p_load56' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_load55 = load i32 %empty_1035" [tools.cpp:498]   --->   Operation 240 'load' 'p_load55' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_load54 = load i32 %empty_1036" [tools.cpp:446]   --->   Operation 241 'load' 'p_load54' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_0_0_0_2217_load = load i128 %p_0_0_0_2217" [tools.cpp:433]   --->   Operation 242 'load' 'p_0_0_0_2217_load' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%temp_a_3 = trunc i128 %p_0_0_077_2213" [tools.cpp:421]   --->   Operation 243 'trunc' 'temp_a_3' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln422 = bitcast i32 %temp_a_3" [tools.cpp:422]   --->   Operation 244 'bitcast' 'bitcast_ln422' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%temp_a = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_077_2213, i32 32, i32 63" [tools.cpp:416]   --->   Operation 245 'partselect' 'temp_a' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%temp_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_077_2213, i32 64, i32 95" [tools.cpp:416]   --->   Operation 246 'partselect' 'temp_a_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%temp_a_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_077_2213, i32 96, i32 127" [tools.cpp:416]   --->   Operation 247 'partselect' 'temp_a_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_077_2213, i32 32, i32 127" [tools.cpp:423]   --->   Operation 248 'partselect' 'lshr_ln' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i96 %lshr_ln" [tools.cpp:423]   --->   Operation 249 'zext' 'zext_ln423' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%temp_a_4 = trunc i128 %p_0_0_077_2212219_load" [tools.cpp:421]   --->   Operation 250 'trunc' 'temp_a_4' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln423_1 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_077_2212219_load, i32 32, i32 127" [tools.cpp:423]   --->   Operation 251 'partselect' 'lshr_ln423_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i96 %lshr_ln423_1" [tools.cpp:423]   --->   Operation 252 'zext' 'zext_ln423_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%temp_a_5 = trunc i128 %p_0_0_077_2212221223_load" [tools.cpp:421]   --->   Operation 253 'trunc' 'temp_a_5' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%lshr_ln423_2 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_077_2212221223_load, i32 32, i32 127" [tools.cpp:423]   --->   Operation 254 'partselect' 'lshr_ln423_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln423_2 = zext i96 %lshr_ln423_2" [tools.cpp:423]   --->   Operation 255 'zext' 'zext_ln423_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%temp_a_6 = trunc i128 %p_0_0_077_2212221225229_load" [tools.cpp:421]   --->   Operation 256 'trunc' 'temp_a_6' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.21ns)   --->   "%temp_a_7 = select i1 %mode_read, i32 %temp_a_1, i32 %temp_a_5" [tools.cpp:498]   --->   Operation 257 'select' 'temp_a_7' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.21ns)   --->   "%temp_a_8 = select i1 %mode_read, i32 %temp_a, i32 %temp_a_4" [tools.cpp:498]   --->   Operation 258 'select' 'temp_a_8' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.21ns)   --->   "%temp_a_9 = select i1 %mode_read, i32 %temp_a_2, i32 %temp_a_6" [tools.cpp:498]   --->   Operation 259 'select' 'temp_a_9' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln422_1 = bitcast i32 %temp_a_9" [tools.cpp:422]   --->   Operation 260 'bitcast' 'bitcast_ln422_1' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln422_2 = bitcast i32 %temp_a_8" [tools.cpp:422]   --->   Operation 261 'bitcast' 'bitcast_ln422_2' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln422_3 = bitcast i32 %temp_a_7" [tools.cpp:422]   --->   Operation 262 'bitcast' 'bitcast_ln422_3' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.37ns)   --->   "%select_ln451 = select i1 %mode_read, i128 %p_0_0_077_2212221225229_load, i128 %zext_ln423_2" [tools.cpp:451]   --->   Operation 263 'select' 'select_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.37ns)   --->   "%select_ln451_1 = select i1 %mode_read, i128 %p_0_0_077_2212221223_load, i128 %zext_ln423_1" [tools.cpp:451]   --->   Operation 264 'select' 'select_ln451_1' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.37ns)   --->   "%select_ln451_2 = select i1 %mode_read, i128 %p_0_0_077_2212219_load, i128 %zext_ln423" [tools.cpp:451]   --->   Operation 265 'select' 'select_ln451_2' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.79ns)   --->   "%icmp_ln504 = icmp_eq  i32 %out_load, i32 6" [tools.cpp:504]   --->   Operation 266 'icmp' 'icmp_ln504' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.79ns)   --->   "%icmp_ln504_1 = icmp_eq  i32 %out_load, i32 5" [tools.cpp:504]   --->   Operation 267 'icmp' 'icmp_ln504_1' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%temp_w = trunc i128 %p_0_0_0_2217_load" [tools.cpp:433]   --->   Operation 268 'trunc' 'temp_w' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%data_W_reg = bitcast i32 %temp_w" [tools.cpp:434]   --->   Operation 269 'bitcast' 'data_W_reg' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_0_2217_load, i32 32, i32 127" [tools.cpp:435]   --->   Operation 270 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i96 %lshr_ln3" [tools.cpp:435]   --->   Operation 271 'zext' 'zext_ln435' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_67)   --->   "%temp_w_1 = trunc i128 %p_0_0_0_2218231_load" [tools.cpp:433]   --->   Operation 272 'trunc' 'temp_w_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_67)   --->   "%data_W_reg_6 = bitcast i32 %temp_w_1" [tools.cpp:434]   --->   Operation 273 'bitcast' 'data_W_reg_6' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln435_1 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_0_2218231_load, i32 32, i32 127" [tools.cpp:435]   --->   Operation 274 'partselect' 'lshr_ln435_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln435_1 = zext i96 %lshr_ln435_1" [tools.cpp:435]   --->   Operation 275 'zext' 'zext_ln435_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_71)   --->   "%temp_w_2 = trunc i128 %p_0_0_0_2218233234_load" [tools.cpp:433]   --->   Operation 276 'trunc' 'temp_w_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_71)   --->   "%data_W_reg_42 = bitcast i32 %temp_w_2" [tools.cpp:434]   --->   Operation 277 'bitcast' 'data_W_reg_42' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln435_2 = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_0_0_0_2218233234_load, i32 32, i32 127" [tools.cpp:435]   --->   Operation 278 'partselect' 'lshr_ln435_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln435_2 = zext i96 %lshr_ln435_2" [tools.cpp:435]   --->   Operation 279 'zext' 'zext_ln435_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%temp_w_3 = trunc i128 %p_0_0_0_2218233236239_load" [tools.cpp:433]   --->   Operation 280 'trunc' 'temp_w_3' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%data_W_reg_43 = bitcast i32 %temp_w_3" [tools.cpp:434]   --->   Operation 281 'bitcast' 'data_W_reg_43' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 282 [2/2] (3.88ns)   --->   "%mul = fmul i32 %p_load87, i32 %p_load67" [tools.cpp:493]   --->   Operation 282 'fmul' 'mul' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [2/2] (3.88ns)   --->   "%mul234_s = fmul i32 %p_load85, i32 %data_W_reg_4_load" [tools.cpp:493]   --->   Operation 283 'fmul' 'mul234_s' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [2/2] (3.88ns)   --->   "%mul234_4 = fmul i32 %p_load83, i32 %data_W_reg_5_load" [tools.cpp:493]   --->   Operation 284 'fmul' 'mul234_4' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.79ns)   --->   "%icmp_ln504_2 = icmp_eq  i32 %out_load, i32 4" [tools.cpp:504]   --->   Operation 285 'icmp' 'icmp_ln504_2' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [2/2] (3.88ns)   --->   "%mul234_5 = fmul i32 %p_load81, i32 %data_W_reg_43" [tools.cpp:493]   --->   Operation 286 'fmul' 'mul234_5' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.79ns)   --->   "%icmp_ln504_3 = icmp_eq  i32 %out_load, i32 3" [tools.cpp:504]   --->   Operation 287 'icmp' 'icmp_ln504_3' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [2/2] (3.88ns)   --->   "%mul234_1 = fmul i32 %p_load50, i32 %p_load66" [tools.cpp:493]   --->   Operation 288 'fmul' 'mul234_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%temp_w_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_0_2217_load, i32 32, i32 63" [tools.cpp:445]   --->   Operation 289 'partselect' 'temp_w_4' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%data_W_reg_44 = bitcast i32 %temp_w_4" [tools.cpp:446]   --->   Operation 290 'bitcast' 'data_W_reg_44' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%temp_w_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_0_2217_load, i32 64, i32 95" [tools.cpp:445]   --->   Operation 291 'partselect' 'temp_w_5' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%data_W_reg_45 = bitcast i32 %temp_w_5" [tools.cpp:446]   --->   Operation 292 'bitcast' 'data_W_reg_45' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%temp_w_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_0_0_0_2217_load, i32 96, i32 127" [tools.cpp:445]   --->   Operation 293 'partselect' 'temp_w_6' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%data_W_reg_46 = bitcast i32 %temp_w_6" [tools.cpp:446]   --->   Operation 294 'bitcast' 'data_W_reg_46' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.40ns)   --->   "%icmp_ln446 = icmp_eq  i2 %trunc_ln385, i2 0" [tools.cpp:446]   --->   Operation 295 'icmp' 'icmp_ln446' <Predicate = (!icmp_ln385)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.11ns)   --->   "%and_ln446 = and i1 %icmp6, i1 %icmp_ln446" [tools.cpp:446]   --->   Operation 296 'and' 'and_ln446' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_63)   --->   "%data_W_reg_47 = select i1 %and_ln446, i32 %data_W_reg, i32 %p_load54" [tools.cpp:446]   --->   Operation 297 'select' 'data_W_reg_47' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_64)   --->   "%data_W_reg_48 = select i1 %and_ln446, i32 %data_W_reg_44, i32 %p_load55" [tools.cpp:446]   --->   Operation 298 'select' 'data_W_reg_48' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_65)   --->   "%data_W_reg_49 = select i1 %and_ln446, i32 %data_W_reg_45, i32 %p_load56" [tools.cpp:446]   --->   Operation 299 'select' 'data_W_reg_49' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_66)   --->   "%data_W_reg_50 = select i1 %and_ln446, i32 %data_W_reg_46, i32 %p_load57" [tools.cpp:446]   --->   Operation 300 'select' 'data_W_reg_50' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.40ns)   --->   "%icmp_ln446_1 = icmp_eq  i2 %trunc_ln385, i2 1" [tools.cpp:446]   --->   Operation 301 'icmp' 'icmp_ln446_1' <Predicate = (!icmp_ln385)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.11ns)   --->   "%and_ln446_1 = and i1 %icmp6, i1 %icmp_ln446_1" [tools.cpp:446]   --->   Operation 302 'and' 'and_ln446_1' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_67)   --->   "%data_W_reg_51 = select i1 %and_ln446_1, i32 %data_W_reg, i32 %p_load58" [tools.cpp:446]   --->   Operation 303 'select' 'data_W_reg_51' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_68)   --->   "%data_W_reg_52 = select i1 %and_ln446_1, i32 %data_W_reg_44, i32 %p_load59" [tools.cpp:446]   --->   Operation 304 'select' 'data_W_reg_52' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_69)   --->   "%data_W_reg_53 = select i1 %and_ln446_1, i32 %data_W_reg_45, i32 %p_load60" [tools.cpp:446]   --->   Operation 305 'select' 'data_W_reg_53' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_70)   --->   "%data_W_reg_54 = select i1 %and_ln446_1, i32 %data_W_reg_46, i32 %p_load61" [tools.cpp:446]   --->   Operation 306 'select' 'data_W_reg_54' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.40ns)   --->   "%icmp_ln446_2 = icmp_eq  i2 %trunc_ln385, i2 2" [tools.cpp:446]   --->   Operation 307 'icmp' 'icmp_ln446_2' <Predicate = (!icmp_ln385)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.11ns)   --->   "%and_ln446_2 = and i1 %icmp6, i1 %icmp_ln446_2" [tools.cpp:446]   --->   Operation 308 'and' 'and_ln446_2' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_71)   --->   "%data_W_reg_55 = select i1 %and_ln446_2, i32 %data_W_reg, i32 %p_load62" [tools.cpp:446]   --->   Operation 309 'select' 'data_W_reg_55' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_72)   --->   "%data_W_reg_56 = select i1 %and_ln446_2, i32 %data_W_reg_44, i32 %p_load63" [tools.cpp:446]   --->   Operation 310 'select' 'data_W_reg_56' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node data_W_reg_73)   --->   "%data_W_reg_57 = select i1 %and_ln446_2, i32 %data_W_reg_45, i32 %p_load64" [tools.cpp:446]   --->   Operation 311 'select' 'data_W_reg_57' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.21ns)   --->   "%data_W_reg_58 = select i1 %and_ln446_2, i32 %data_W_reg_46, i32 %p_load66" [tools.cpp:446]   --->   Operation 312 'select' 'data_W_reg_58' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln446_2)   --->   "%sel_tmp39 = xor i1 %icmp6, i1 1" [tools.cpp:385]   --->   Operation 313 'xor' 'sel_tmp39' <Predicate = (!icmp_ln385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln446_2)   --->   "%or_ln446_1 = or i1 %icmp_ln446, i1 %icmp_ln446_2" [tools.cpp:446]   --->   Operation 314 'or' 'or_ln446_1' <Predicate = (!icmp_ln385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln446_2)   --->   "%or_ln446 = or i1 %sel_tmp39, i1 %icmp_ln446_1" [tools.cpp:446]   --->   Operation 315 'or' 'or_ln446' <Predicate = (!icmp_ln385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln446_2 = or i1 %or_ln446, i1 %or_ln446_1" [tools.cpp:446]   --->   Operation 316 'or' 'or_ln446_2' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.21ns)   --->   "%data_W_reg_59 = select i1 %or_ln446_2, i32 %p_load65, i32 %data_W_reg" [tools.cpp:446]   --->   Operation 317 'select' 'data_W_reg_59' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.21ns)   --->   "%data_W_reg_60 = select i1 %or_ln446_2, i32 %data_W_reg_5_load, i32 %data_W_reg_44" [tools.cpp:446]   --->   Operation 318 'select' 'data_W_reg_60' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.21ns)   --->   "%data_W_reg_61 = select i1 %or_ln446_2, i32 %data_W_reg_4_load, i32 %data_W_reg_45" [tools.cpp:446]   --->   Operation 319 'select' 'data_W_reg_61' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.21ns)   --->   "%data_W_reg_62 = select i1 %or_ln446_2, i32 %p_load67, i32 %data_W_reg_46" [tools.cpp:446]   --->   Operation 320 'select' 'data_W_reg_62' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [2/2] (3.88ns)   --->   "%mul1 = fmul i32 %p_load87, i32 %data_W_reg_62" [tools.cpp:493]   --->   Operation 321 'fmul' 'mul1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [2/2] (3.88ns)   --->   "%mul234_6 = fmul i32 %p_load85, i32 %data_W_reg_61" [tools.cpp:493]   --->   Operation 322 'fmul' 'mul234_6' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [2/2] (3.88ns)   --->   "%mul234_7 = fmul i32 %p_load83, i32 %data_W_reg_60" [tools.cpp:493]   --->   Operation 323 'fmul' 'mul234_7' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [2/2] (3.88ns)   --->   "%mul234_8 = fmul i32 %p_load81, i32 %data_W_reg_59" [tools.cpp:493]   --->   Operation 324 'fmul' 'mul234_8' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [2/2] (3.88ns)   --->   "%mul234_9 = fmul i32 %p_load50, i32 %data_W_reg_58" [tools.cpp:493]   --->   Operation 325 'fmul' 'mul234_9' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_63 = select i1 %mode_read, i32 %data_W_reg_47, i32 %data_W_reg" [tools.cpp:498]   --->   Operation 326 'select' 'data_W_reg_63' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_64 = select i1 %mode_read, i32 %data_W_reg_48, i32 %p_load55" [tools.cpp:498]   --->   Operation 327 'select' 'data_W_reg_64' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_65 = select i1 %mode_read, i32 %data_W_reg_49, i32 %p_load56" [tools.cpp:498]   --->   Operation 328 'select' 'data_W_reg_65' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_66 = select i1 %mode_read, i32 %data_W_reg_50, i32 %p_load57" [tools.cpp:498]   --->   Operation 329 'select' 'data_W_reg_66' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_67 = select i1 %mode_read, i32 %data_W_reg_51, i32 %data_W_reg_6" [tools.cpp:498]   --->   Operation 330 'select' 'data_W_reg_67' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_68 = select i1 %mode_read, i32 %data_W_reg_52, i32 %p_load59" [tools.cpp:498]   --->   Operation 331 'select' 'data_W_reg_68' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_69 = select i1 %mode_read, i32 %data_W_reg_53, i32 %p_load60" [tools.cpp:498]   --->   Operation 332 'select' 'data_W_reg_69' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_70 = select i1 %mode_read, i32 %data_W_reg_54, i32 %p_load61" [tools.cpp:498]   --->   Operation 333 'select' 'data_W_reg_70' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_71 = select i1 %mode_read, i32 %data_W_reg_55, i32 %data_W_reg_42" [tools.cpp:498]   --->   Operation 334 'select' 'data_W_reg_71' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_72 = select i1 %mode_read, i32 %data_W_reg_56, i32 %p_load63" [tools.cpp:498]   --->   Operation 335 'select' 'data_W_reg_72' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.21ns) (out node of the LUT)   --->   "%data_W_reg_73 = select i1 %mode_read, i32 %data_W_reg_57, i32 %p_load64" [tools.cpp:498]   --->   Operation 336 'select' 'data_W_reg_73' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.21ns)   --->   "%data_W_reg_74 = select i1 %mode_read, i32 %data_W_reg_59, i32 %data_W_reg_43" [tools.cpp:498]   --->   Operation 337 'select' 'data_W_reg_74' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.21ns)   --->   "%data_W_reg_75 = select i1 %mode_read, i32 %data_W_reg_58, i32 %p_load66" [tools.cpp:498]   --->   Operation 338 'select' 'data_W_reg_75' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.21ns)   --->   "%data_W_reg_76 = select i1 %mode_read, i32 %data_W_reg_60, i32 %data_W_reg_43" [tools.cpp:498]   --->   Operation 339 'select' 'data_W_reg_76' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.21ns)   --->   "%data_W_reg_77 = select i1 %mode_read, i32 %data_W_reg_61, i32 %data_W_reg_5_load" [tools.cpp:498]   --->   Operation 340 'select' 'data_W_reg_77' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.21ns)   --->   "%data_W_reg_78 = select i1 %mode_read, i32 %data_W_reg_62, i32 %data_W_reg_4_load" [tools.cpp:498]   --->   Operation 341 'select' 'data_W_reg_78' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.37ns)   --->   "%select_ln498_25 = select i1 %mode_read, i128 %p_0_0_0_2217_load, i128 %zext_ln435" [tools.cpp:498]   --->   Operation 342 'select' 'select_ln498_25' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.37ns)   --->   "%select_ln451_3 = select i1 %mode_read, i128 %p_0_0_0_2218233236239_load, i128 %zext_ln435_2" [tools.cpp:451]   --->   Operation 343 'select' 'select_ln451_3' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.37ns)   --->   "%select_ln451_4 = select i1 %mode_read, i128 %p_0_0_0_2218233234_load, i128 %zext_ln435_1" [tools.cpp:451]   --->   Operation 344 'select' 'select_ln451_4' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (0.37ns)   --->   "%select_ln451_5 = select i1 %mode_read, i128 %p_0_0_0_2218231_load, i128 %zext_ln435" [tools.cpp:451]   --->   Operation 345 'select' 'select_ln451_5' <Predicate = (!icmp_ln385)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 346 [2/2] (3.88ns)   --->   "%mul234_1_1 = fmul i32 %p_load49, i32 %data_W_reg_73" [tools.cpp:493]   --->   Operation 346 'fmul' 'mul234_1_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [2/2] (3.88ns)   --->   "%mul234_1_2 = fmul i32 %p_load48, i32 %data_W_reg_72" [tools.cpp:493]   --->   Operation 347 'fmul' 'mul234_1_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [2/2] (3.88ns)   --->   "%mul234_1_3 = fmul i32 %p_load47, i32 %data_W_reg_71" [tools.cpp:493]   --->   Operation 348 'fmul' 'mul234_1_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [2/2] (3.88ns)   --->   "%mul234_2 = fmul i32 %p_load46, i32 %data_W_reg_70" [tools.cpp:493]   --->   Operation 349 'fmul' 'mul234_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [2/2] (3.88ns)   --->   "%mul234_2_1 = fmul i32 %p_load45, i32 %data_W_reg_69" [tools.cpp:493]   --->   Operation 350 'fmul' 'mul234_2_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [2/2] (3.88ns)   --->   "%mul234_2_2 = fmul i32 %p_load44, i32 %data_W_reg_68" [tools.cpp:493]   --->   Operation 351 'fmul' 'mul234_2_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [2/2] (3.88ns)   --->   "%mul234_2_3 = fmul i32 %p_load, i32 %data_W_reg_67" [tools.cpp:493]   --->   Operation 352 'fmul' 'mul234_2_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [2/2] (3.88ns)   --->   "%mul234_3 = fmul i32 %bitcast_ln422_1, i32 %data_W_reg_66" [tools.cpp:493]   --->   Operation 353 'fmul' 'mul234_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [2/2] (3.88ns)   --->   "%mul234_3_1 = fmul i32 %bitcast_ln422_3, i32 %data_W_reg_65" [tools.cpp:493]   --->   Operation 354 'fmul' 'mul234_3_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [2/2] (3.88ns)   --->   "%mul234_3_2 = fmul i32 %bitcast_ln422_2, i32 %data_W_reg_64" [tools.cpp:493]   --->   Operation 355 'fmul' 'mul234_3_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [2/2] (3.88ns)   --->   "%mul234_3_3 = fmul i32 %bitcast_ln422, i32 %data_W_reg_63" [tools.cpp:493]   --->   Operation 356 'fmul' 'mul234_3_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.21ns)   --->   "%out_1 = select i1 %icmp_ln512, i32 0, i32 %out_load" [tools.cpp:512]   --->   Operation 357 'select' 'out_1' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln512 = trunc i32 %out_1" [tools.cpp:512]   --->   Operation 358 'trunc' 'trunc_ln512' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.79ns)   --->   "%icmp_ln504_4 = icmp_eq  i32 %out_load, i32 2" [tools.cpp:504]   --->   Operation 359 'icmp' 'icmp_ln504_4' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.79ns)   --->   "%icmp_ln504_5 = icmp_eq  i32 %out_load, i32 1" [tools.cpp:504]   --->   Operation 360 'icmp' 'icmp_ln504_5' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.79ns)   --->   "%icmp_ln504_6 = icmp_eq  i32 %out_load, i32 0" [tools.cpp:504]   --->   Operation 361 'icmp' 'icmp_ln504_6' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln532)   --->   "%xor_ln532 = xor i1 %icmp_ln532, i1 1" [tools.cpp:532]   --->   Operation 362 'xor' 'xor_ln532' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.79ns)   --->   "%icmp_ln532_1 = icmp_ult  i32 %out_1, i32 7" [tools.cpp:532]   --->   Operation 363 'icmp' 'icmp_ln532_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.11ns) (out node of the LUT)   --->   "%and_ln532 = and i1 %xor_ln532, i1 %icmp_ln532_1" [tools.cpp:532]   --->   Operation 364 'and' 'and_ln532' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln532 = br i1 %and_ln532, void %if.else319.if.end349_crit_edge, void %VITIS_LOOP_534_14" [tools.cpp:532]   --->   Operation 365 'br' 'br_ln532' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_63, i32 %empty_1035" [tools.cpp:498]   --->   Operation 366 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 367 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_64, i32 %empty_1034" [tools.cpp:498]   --->   Operation 367 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 368 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_65, i32 %empty_1033" [tools.cpp:498]   --->   Operation 368 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 369 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_67, i32 %empty_1031" [tools.cpp:498]   --->   Operation 369 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 370 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_68, i32 %empty_1030" [tools.cpp:498]   --->   Operation 370 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 371 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_69, i32 %empty_1029" [tools.cpp:498]   --->   Operation 371 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 372 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_71, i32 %empty_1027" [tools.cpp:498]   --->   Operation 372 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 373 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_72, i32 %empty_1026" [tools.cpp:498]   --->   Operation 373 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 374 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_73, i32 %empty_1024" [tools.cpp:498]   --->   Operation 374 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & !and_ln532)> <Delay = 0.39>
ST_3 : Operation 375 [1/1] (0.52ns)   --->   "%add335_cast = add i3 %trunc_ln512, i3 5" [tools.cpp:512]   --->   Operation 375 'add' 'add335_cast' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %out_1, i32 2, i32 31" [tools.cpp:512]   --->   Operation 376 'partselect' 'tmp_7' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.78ns)   --->   "%icmp16 = icmp_ne  i30 %tmp_7, i30 0" [tools.cpp:512]   --->   Operation 377 'icmp' 'icmp16' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.52ns)   --->   "%icmp_ln537 = icmp_ne  i3 %add335_cast, i3 0" [tools.cpp:537]   --->   Operation 378 'icmp' 'icmp_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.11ns)   --->   "%and_ln537 = and i1 %icmp16, i1 %icmp_ln537" [tools.cpp:537]   --->   Operation 379 'and' 'and_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %and_ln537, void %if.then339, void %for.inc345" [tools.cpp:537]   --->   Operation 380 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.79ns)   --->   "%icmp_ln537_1 = icmp_eq  i32 %out_1, i32 0" [tools.cpp:537]   --->   Operation 381 'icmp' 'icmp_ln537_1' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.11ns)   --->   "%or_ln537 = or i1 %icmp_ln537_1, i1 %icmp16" [tools.cpp:537]   --->   Operation 382 'or' 'or_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %or_ln537, void %if.then339.1, void %lor.lhs.false333.1" [tools.cpp:537]   --->   Operation 383 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %add335_cast, i32 1, i32 2" [tools.cpp:537]   --->   Operation 384 'partselect' 'tmp_9' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.40ns)   --->   "%icmp_ln537_2 = icmp_eq  i2 %tmp_9, i2 0" [tools.cpp:537]   --->   Operation 385 'icmp' 'icmp_ln537_2' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537)> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.11ns)   --->   "%and_ln537_1 = and i1 %icmp16, i1 %icmp_ln537_2" [tools.cpp:537]   --->   Operation 386 'and' 'and_ln537_1' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %and_ln537_1, void %for.inc345.1, void %if.then339.1" [tools.cpp:537]   --->   Operation 387 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %out_1, i32 1, i32 31" [tools.cpp:537]   --->   Operation 388 'partselect' 'tmp_10' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.78ns)   --->   "%icmp_ln537_3 = icmp_eq  i31 %tmp_10, i31 0" [tools.cpp:537]   --->   Operation 389 'icmp' 'icmp_ln537_3' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.11ns)   --->   "%or_ln537_1 = or i1 %icmp_ln537_3, i1 %icmp16" [tools.cpp:537]   --->   Operation 390 'or' 'or_ln537_1' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %or_ln537_1, void %if.then339.2, void %lor.lhs.false333.2" [tools.cpp:537]   --->   Operation 391 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.52ns)   --->   "%icmp_ln537_4 = icmp_ugt  i3 %add335_cast, i3 2" [tools.cpp:537]   --->   Operation 392 'icmp' 'icmp_ln537_4' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537_1)> <Delay = 0.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln537_2)   --->   "%xor_ln537 = xor i1 %icmp16, i1 1" [tools.cpp:537]   --->   Operation 393 'xor' 'xor_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln537_2 = or i1 %icmp_ln537_4, i1 %xor_ln537" [tools.cpp:537]   --->   Operation 394 'or' 'or_ln537_2' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537_1)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %or_ln537_2, void %if.then339.2, void %for.inc345.2" [tools.cpp:537]   --->   Operation 395 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & or_ln537_1)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.79ns)   --->   "%icmp_ln537_5 = icmp_eq  i32 %out_1, i32 3" [tools.cpp:537]   --->   Operation 396 'icmp' 'icmp_ln537_5' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537_5, void %lor.lhs.false333.3, void %if.then339.3" [tools.cpp:537]   --->   Operation 397 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln537_3)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add335_cast, i32 2" [tools.cpp:537]   --->   Operation 398 'bitselect' 'tmp_11' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln537_3)   --->   "%xor_ln537_1 = xor i1 %icmp16, i1 1" [tools.cpp:537]   --->   Operation 399 'xor' 'xor_ln537_1' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln537_3 = or i1 %tmp_11, i1 %xor_ln537_1" [tools.cpp:537]   --->   Operation 400 'or' 'or_ln537_3' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %or_ln537_3, void %if.then339.3, void %lor.lhs.false333.3.if.end349_crit_edge" [tools.cpp:537]   --->   Operation 401 'br' 'br_ln537' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_63, i32 %empty_1035" [tools.cpp:498]   --->   Operation 402 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 403 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_64, i32 %empty_1034" [tools.cpp:498]   --->   Operation 403 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 404 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_65, i32 %empty_1033" [tools.cpp:498]   --->   Operation 404 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 405 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_67, i32 %empty_1031" [tools.cpp:498]   --->   Operation 405 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 406 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_68, i32 %empty_1030" [tools.cpp:498]   --->   Operation 406 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 407 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_69, i32 %empty_1029" [tools.cpp:498]   --->   Operation 407 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 408 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_71, i32 %empty_1027" [tools.cpp:498]   --->   Operation 408 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 409 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_72, i32 %empty_1026" [tools.cpp:498]   --->   Operation 409 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 410 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_73, i32 %empty_1024" [tools.cpp:498]   --->   Operation 410 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_3 : Operation 411 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_63, i32 %empty_1035" [tools.cpp:498]   --->   Operation 411 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 412 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_64, i32 %empty_1034" [tools.cpp:498]   --->   Operation 412 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 413 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_65, i32 %empty_1033" [tools.cpp:498]   --->   Operation 413 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 414 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_67, i32 %empty_1031" [tools.cpp:498]   --->   Operation 414 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 415 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_68, i32 %empty_1030" [tools.cpp:498]   --->   Operation 415 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 416 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_69, i32 %empty_1029" [tools.cpp:498]   --->   Operation 416 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 417 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_71, i32 %empty_1027" [tools.cpp:498]   --->   Operation 417 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 418 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_72, i32 %empty_1026" [tools.cpp:498]   --->   Operation 418 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 419 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_73, i32 %empty_1024" [tools.cpp:498]   --->   Operation 419 'store' 'store_ln498' <Predicate = (!icmp_ln385 & !mode_read & and_ln532 & !or_ln537_3) | (!icmp_ln385 & !mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_3 : Operation 420 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_64, i32 %empty_1035" [tools.cpp:498]   --->   Operation 420 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 421 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_65, i32 %empty_1034" [tools.cpp:498]   --->   Operation 421 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 422 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_66, i32 %empty_1033" [tools.cpp:498]   --->   Operation 422 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 423 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_68, i32 %empty_1031" [tools.cpp:498]   --->   Operation 423 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 424 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_69, i32 %empty_1030" [tools.cpp:498]   --->   Operation 424 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 425 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_70, i32 %empty_1029" [tools.cpp:498]   --->   Operation 425 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 426 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_72, i32 %empty_1027" [tools.cpp:498]   --->   Operation 426 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 427 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_73, i32 %empty_1026" [tools.cpp:498]   --->   Operation 427 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 428 [1/1] (0.39ns)   --->   "%store_ln498 = store i32 %data_W_reg_75, i32 %empty_1024" [tools.cpp:498]   --->   Operation 428 'store' 'store_ln498' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.39>
ST_3 : Operation 429 [1/1] (0.79ns)   --->   "%icmp_ln544 = icmp_ne  i32 %out_1, i32 7" [tools.cpp:544]   --->   Operation 429 'icmp' 'icmp_ln544' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.79ns)   --->   "%add_ln546 = add i32 %out_1, i32 1" [tools.cpp:546]   --->   Operation 430 'add' 'add_ln546' <Predicate = (!icmp_ln385)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.21ns)   --->   "%out_2 = select i1 %icmp_ln544, i32 %add_ln546, i32 7" [tools.cpp:544]   --->   Operation 431 'select' 'out_2' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.42ns)   --->   "%store_ln498 = store i128 %select_ln498_25, i128 %p_0_0_0_2217" [tools.cpp:498]   --->   Operation 432 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.42>
ST_3 : Operation 433 [1/1] (0.36ns)   --->   "%store_ln422 = store i32 %bitcast_ln422, i32 %empty_1047" [tools.cpp:422]   --->   Operation 433 'store' 'store_ln422' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 434 [1/1] (0.36ns)   --->   "%store_ln422 = store i32 %bitcast_ln422_2, i32 %empty_1046" [tools.cpp:422]   --->   Operation 434 'store' 'store_ln422' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 435 [1/1] (0.36ns)   --->   "%store_ln422 = store i32 %bitcast_ln422_3, i32 %empty_1045" [tools.cpp:422]   --->   Operation 435 'store' 'store_ln422' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 436 [1/1] (0.36ns)   --->   "%store_ln422 = store i32 %bitcast_ln422_1, i32 %empty_1044" [tools.cpp:422]   --->   Operation 436 'store' 'store_ln422' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 437 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load, i32 %empty_1043" [tools.cpp:493]   --->   Operation 437 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 438 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load44, i32 %empty_1042" [tools.cpp:493]   --->   Operation 438 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 439 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load45, i32 %empty_1041" [tools.cpp:493]   --->   Operation 439 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 440 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load46, i32 %empty_1040" [tools.cpp:493]   --->   Operation 440 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 441 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %data_W_reg_63, i32 %empty_1036" [tools.cpp:498]   --->   Operation 441 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 442 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %data_W_reg_67, i32 %empty_1032" [tools.cpp:498]   --->   Operation 442 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 443 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %data_W_reg_71, i32 %empty_1028" [tools.cpp:498]   --->   Operation 443 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 444 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %data_W_reg_74, i32 %empty_1025" [tools.cpp:498]   --->   Operation 444 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 445 [1/1] (0.36ns)   --->   "%store_ln345 = store i32 %data_W_reg_76, i32 %data_W_reg_5" [tools.cpp:345]   --->   Operation 445 'store' 'store_ln345' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 446 [1/1] (0.36ns)   --->   "%store_ln345 = store i32 %data_W_reg_77, i32 %data_W_reg_4" [tools.cpp:345]   --->   Operation 446 'store' 'store_ln345' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 447 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %data_W_reg_78, i32 %empty_1023" [tools.cpp:498]   --->   Operation 447 'store' 'store_ln498' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 448 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451_3, i128 %p_0_0_0_2218233236239" [tools.cpp:451]   --->   Operation 448 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 449 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451_4, i128 %p_0_0_0_2218233234" [tools.cpp:451]   --->   Operation 449 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 450 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451_5, i128 %p_0_0_0_2218231" [tools.cpp:451]   --->   Operation 450 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 451 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451, i128 %p_0_0_077_2212221225229" [tools.cpp:451]   --->   Operation 451 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 452 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451_1, i128 %p_0_0_077_2212221223" [tools.cpp:451]   --->   Operation 452 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 453 [1/1] (0.36ns)   --->   "%store_ln451 = store i128 %select_ln451_2, i128 %p_0_0_077_2212219" [tools.cpp:451]   --->   Operation 453 'store' 'store_ln451' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 454 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load47, i32 %empty_1009" [tools.cpp:493]   --->   Operation 454 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 455 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load48, i32 %empty_1007" [tools.cpp:493]   --->   Operation 455 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 456 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load49, i32 %empty_1005" [tools.cpp:493]   --->   Operation 456 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 457 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %p_load50, i32 %empty_1003" [tools.cpp:493]   --->   Operation 457 'store' 'store_ln493' <Predicate = (!icmp_ln385)> <Delay = 0.36>
ST_3 : Operation 458 [1/1] (0.36ns)   --->   "%store_ln361 = store i32 %out_2, i32 %out" [tools.cpp:361]   --->   Operation 458 'store' 'store_ln361' <Predicate = (!icmp_ln385)> <Delay = 0.36>

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 459 [1/2] (3.88ns)   --->   "%mul = fmul i32 %p_load87, i32 %p_load67" [tools.cpp:493]   --->   Operation 459 'fmul' 'mul' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/2] (3.88ns)   --->   "%mul234_s = fmul i32 %p_load85, i32 %data_W_reg_4_load" [tools.cpp:493]   --->   Operation 460 'fmul' 'mul234_s' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/2] (3.88ns)   --->   "%mul234_4 = fmul i32 %p_load83, i32 %data_W_reg_5_load" [tools.cpp:493]   --->   Operation 461 'fmul' 'mul234_4' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/2] (3.88ns)   --->   "%mul234_5 = fmul i32 %p_load81, i32 %data_W_reg_43" [tools.cpp:493]   --->   Operation 462 'fmul' 'mul234_5' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/2] (3.88ns)   --->   "%mul234_1 = fmul i32 %p_load50, i32 %p_load66" [tools.cpp:493]   --->   Operation 463 'fmul' 'mul234_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/2] (3.88ns)   --->   "%mul1 = fmul i32 %p_load87, i32 %data_W_reg_62" [tools.cpp:493]   --->   Operation 464 'fmul' 'mul1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/2] (3.88ns)   --->   "%mul234_6 = fmul i32 %p_load85, i32 %data_W_reg_61" [tools.cpp:493]   --->   Operation 465 'fmul' 'mul234_6' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/2] (3.88ns)   --->   "%mul234_7 = fmul i32 %p_load83, i32 %data_W_reg_60" [tools.cpp:493]   --->   Operation 466 'fmul' 'mul234_7' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/2] (3.88ns)   --->   "%mul234_8 = fmul i32 %p_load81, i32 %data_W_reg_59" [tools.cpp:493]   --->   Operation 467 'fmul' 'mul234_8' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/2] (3.88ns)   --->   "%mul234_9 = fmul i32 %p_load50, i32 %data_W_reg_58" [tools.cpp:493]   --->   Operation 468 'fmul' 'mul234_9' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/2] (3.88ns)   --->   "%mul234_1_1 = fmul i32 %p_load49, i32 %data_W_reg_73" [tools.cpp:493]   --->   Operation 469 'fmul' 'mul234_1_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/2] (3.88ns)   --->   "%mul234_1_2 = fmul i32 %p_load48, i32 %data_W_reg_72" [tools.cpp:493]   --->   Operation 470 'fmul' 'mul234_1_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/2] (3.88ns)   --->   "%mul234_1_3 = fmul i32 %p_load47, i32 %data_W_reg_71" [tools.cpp:493]   --->   Operation 471 'fmul' 'mul234_1_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/2] (3.88ns)   --->   "%mul234_2 = fmul i32 %p_load46, i32 %data_W_reg_70" [tools.cpp:493]   --->   Operation 472 'fmul' 'mul234_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/2] (3.88ns)   --->   "%mul234_2_1 = fmul i32 %p_load45, i32 %data_W_reg_69" [tools.cpp:493]   --->   Operation 473 'fmul' 'mul234_2_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/2] (3.88ns)   --->   "%mul234_2_2 = fmul i32 %p_load44, i32 %data_W_reg_68" [tools.cpp:493]   --->   Operation 474 'fmul' 'mul234_2_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/2] (3.88ns)   --->   "%mul234_2_3 = fmul i32 %p_load, i32 %data_W_reg_67" [tools.cpp:493]   --->   Operation 475 'fmul' 'mul234_2_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/2] (3.88ns)   --->   "%mul234_3 = fmul i32 %bitcast_ln422_1, i32 %data_W_reg_66" [tools.cpp:493]   --->   Operation 476 'fmul' 'mul234_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/2] (3.88ns)   --->   "%mul234_3_1 = fmul i32 %bitcast_ln422_3, i32 %data_W_reg_65" [tools.cpp:493]   --->   Operation 477 'fmul' 'mul234_3_1' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/2] (3.88ns)   --->   "%mul234_3_2 = fmul i32 %bitcast_ln422_2, i32 %data_W_reg_64" [tools.cpp:493]   --->   Operation 478 'fmul' 'mul234_3_2' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/2] (3.88ns)   --->   "%mul234_3_3 = fmul i32 %bitcast_ln422, i32 %data_W_reg_63" [tools.cpp:493]   --->   Operation 479 'fmul' 'mul234_3_3' <Predicate = (!icmp_ln385)> <Delay = 3.88> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.48>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%p_load88 = load i32 %empty" [tools.cpp:484]   --->   Operation 480 'load' 'p_load88' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%p_load80 = load i32 %empty_1010" [tools.cpp:484]   --->   Operation 481 'load' 'p_load80' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.11ns)   --->   "%rev91 = xor i1 %ult90, i1 1"   --->   Operation 482 'xor' 'rev91' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln484)   --->   "%and_ln484 = and i1 %rev91, i1 %icmp_ln484" [tools.cpp:484]   --->   Operation 483 'and' 'and_ln484' <Predicate = (!icmp_ln385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln484 = select i1 %and_ln484, i32 0, i32 %p_load88" [tools.cpp:484]   --->   Operation 484 'select' 'select_ln484' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 485 [2/2] (6.04ns)   --->   "%add = fadd i32 %select_ln484, i32 %mul" [tools.cpp:493]   --->   Operation 485 'fadd' 'add' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 486 [1/1] (0.11ns)   --->   "%and_ln484_1 = and i1 %rev91, i1 %icmp_ln484_1" [tools.cpp:484]   --->   Operation 486 'and' 'and_ln484_1' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.11ns)   --->   "%and_ln484_2 = and i1 %rev91, i1 %icmp_ln484_2" [tools.cpp:484]   --->   Operation 487 'and' 'and_ln484_2' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.11ns)   --->   "%and_ln484_3 = and i1 %rev91, i1 %icmp_ln484_3" [tools.cpp:484]   --->   Operation 488 'and' 'and_ln484_3' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.21ns)   --->   "%select_ln484_4 = select i1 %and_ln484_1, i32 0, i32 %p_load80" [tools.cpp:484]   --->   Operation 489 'select' 'select_ln484_4' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 490 [2/2] (6.04ns)   --->   "%add235_1 = fadd i32 %select_ln484_4, i32 %mul234_1" [tools.cpp:493]   --->   Operation 490 'fadd' 'add235_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [2/2] (6.04ns)   --->   "%add1 = fadd i32 %mul1, i32 0" [tools.cpp:493]   --->   Operation 491 'fadd' 'add1' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 492 [2/2] (6.04ns)   --->   "%add235_9 = fadd i32 %mul234_9, i32 0" [tools.cpp:493]   --->   Operation 492 'fadd' 'add235_9' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%p_load76 = load i32 %empty_1014" [tools.cpp:484]   --->   Operation 493 'load' 'p_load76' <Predicate = (!mode_read)> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%p_load72 = load i32 %empty_1018" [tools.cpp:484]   --->   Operation 494 'load' 'p_load72' <Predicate = (!mode_read)> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.21ns)   --->   "%select_ln484_8 = select i1 %and_ln484_2, i32 0, i32 %p_load76" [tools.cpp:484]   --->   Operation 495 'select' 'select_ln484_8' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 496 [2/2] (6.04ns)   --->   "%add235_2 = fadd i32 %select_ln484_8, i32 %mul234_2" [tools.cpp:493]   --->   Operation 496 'fadd' 'add235_2' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.21ns)   --->   "%select_ln484_12 = select i1 %and_ln484_3, i32 0, i32 %p_load72" [tools.cpp:484]   --->   Operation 497 'select' 'select_ln484_12' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 498 [2/2] (6.04ns)   --->   "%add235_3 = fadd i32 %select_ln484_12, i32 %mul234_3" [tools.cpp:493]   --->   Operation 498 'fadd' 'add235_3' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [2/2] (6.04ns)   --->   "%add235_10 = fadd i32 %mul234_2, i32 0" [tools.cpp:493]   --->   Operation 499 'fadd' 'add235_10' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 500 [2/2] (6.04ns)   --->   "%add235_11 = fadd i32 %mul234_3, i32 0" [tools.cpp:493]   --->   Operation 500 'fadd' 'add235_11' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty_1010"   --->   Operation 501 'store' 'store_ln0' <Predicate = (mode_read & or_ln523_1)> <Delay = 0.36>
ST_5 : Operation 502 [1/1] (0.36ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 502 'store' 'store_ln0' <Predicate = (mode_read & or_ln523_2)> <Delay = 0.36>

State 6 <SV = 5> <Delay = 6.62>
ST_6 : Operation 503 [1/2] (6.04ns)   --->   "%add = fadd i32 %select_ln484, i32 %mul" [tools.cpp:493]   --->   Operation 503 'fadd' 'add' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/2] (6.04ns)   --->   "%add235_1 = fadd i32 %select_ln484_4, i32 %mul234_1" [tools.cpp:493]   --->   Operation 504 'fadd' 'add235_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/2] (6.04ns)   --->   "%add1 = fadd i32 %mul1, i32 0" [tools.cpp:493]   --->   Operation 505 'fadd' 'add1' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/2] (6.04ns)   --->   "%add235_9 = fadd i32 %mul234_9, i32 0" [tools.cpp:493]   --->   Operation 506 'fadd' 'add235_9' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.21ns)   --->   "%select_ln498_24 = select i1 %mode_read, i32 %add1, i32 %add" [tools.cpp:498]   --->   Operation 507 'select' 'select_ln498_24' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.21ns)   --->   "%select_ln498_29 = select i1 %mode_read, i32 %add235_9, i32 %add235_1" [tools.cpp:498]   --->   Operation 508 'select' 'select_ln498_29' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 509 [1/2] (6.04ns)   --->   "%add235_2 = fadd i32 %select_ln484_8, i32 %mul234_2" [tools.cpp:493]   --->   Operation 509 'fadd' 'add235_2' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [1/2] (6.04ns)   --->   "%add235_3 = fadd i32 %select_ln484_12, i32 %mul234_3" [tools.cpp:493]   --->   Operation 510 'fadd' 'add235_3' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3, i32 %empty_1018" [tools.cpp:493]   --->   Operation 511 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_6 : Operation 512 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2, i32 %empty_1014" [tools.cpp:493]   --->   Operation 512 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_6 : Operation 513 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_29, i32 %empty_1010" [tools.cpp:498]   --->   Operation 513 'store' 'store_ln498' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.36>
ST_6 : Operation 514 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_24, i32 %empty" [tools.cpp:498]   --->   Operation 514 'store' 'store_ln498' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.36>
ST_6 : Operation 515 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3, i32 %empty_1018" [tools.cpp:493]   --->   Operation 515 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_6 : Operation 516 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2, i32 %empty_1014" [tools.cpp:493]   --->   Operation 516 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_6 : Operation 517 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_29, i32 %empty_1010" [tools.cpp:498]   --->   Operation 517 'store' 'store_ln498' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.36>
ST_6 : Operation 518 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_24, i32 %empty" [tools.cpp:498]   --->   Operation 518 'store' 'store_ln498' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.36>
ST_6 : Operation 519 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3, i32 %empty_1018" [tools.cpp:493]   --->   Operation 519 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_6 : Operation 520 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2, i32 %empty_1014" [tools.cpp:493]   --->   Operation 520 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_6 : Operation 521 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_29, i32 %empty_1010" [tools.cpp:498]   --->   Operation 521 'store' 'store_ln498' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.36>
ST_6 : Operation 522 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_24, i32 %empty" [tools.cpp:498]   --->   Operation 522 'store' 'store_ln498' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.36>
ST_6 : Operation 523 [1/2] (6.04ns)   --->   "%add235_10 = fadd i32 %mul234_2, i32 0" [tools.cpp:493]   --->   Operation 523 'fadd' 'add235_10' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [1/2] (6.04ns)   --->   "%add235_11 = fadd i32 %mul234_3, i32 0" [tools.cpp:493]   --->   Operation 524 'fadd' 'add235_11' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [1/1] (0.36ns)   --->   "%br_ln523 = br i1 %icmp_ln391, void %for.inc316, void %if.then306" [tools.cpp:523]   --->   Operation 525 'br' 'br_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.36>
ST_6 : Operation 526 [1/1] (0.36ns)   --->   "%br_ln527 = br void %for.inc316" [tools.cpp:527]   --->   Operation 526 'br' 'br_ln527' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 0.36>
ST_6 : Operation 527 [1/1] (0.36ns)   --->   "%br_ln523 = br i1 %or_ln523, void %for.inc316.1, void %if.then306.1" [tools.cpp:523]   --->   Operation 527 'br' 'br_ln523' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.36>
ST_6 : Operation 528 [1/1] (0.36ns)   --->   "%br_ln527 = br void %for.inc316.1" [tools.cpp:527]   --->   Operation 528 'br' 'br_ln527' <Predicate = (!icmp_ln385 & mode_read & or_ln523)> <Delay = 0.36>
ST_6 : Operation 529 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_29, i32 %empty_1010" [tools.cpp:498]   --->   Operation 529 'store' 'store_ln498' <Predicate = (mode_read & !or_ln523_1)> <Delay = 0.36>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln523 = br void %for.inc316.2" [tools.cpp:523]   --->   Operation 530 'br' 'br_ln523' <Predicate = (mode_read & !or_ln523_1)> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_24, i32 %empty" [tools.cpp:498]   --->   Operation 531 'store' 'store_ln498' <Predicate = (mode_read & !or_ln523_2)> <Delay = 0.36>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln523 = br void %if.end349" [tools.cpp:523]   --->   Operation 532 'br' 'br_ln523' <Predicate = (mode_read & !or_ln523_2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.26>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%p_load86 = load i32 %empty_1004" [tools.cpp:484]   --->   Operation 533 'load' 'p_load86' <Predicate = (!icmp_ln385 & !and_ln484_1)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%p_load79 = load i32 %empty_1011" [tools.cpp:484]   --->   Operation 534 'load' 'p_load79' <Predicate = (!icmp_ln385 & !mode_read & !and_ln484_2)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.21ns)   --->   "%select_ln484_1 = select i1 %and_ln484_1, i32 0, i32 %p_load86" [tools.cpp:484]   --->   Operation 535 'select' 'select_ln484_1' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 536 [2/2] (6.04ns)   --->   "%add235_s = fadd i32 %select_ln484_1, i32 %mul234_s" [tools.cpp:493]   --->   Operation 536 'fadd' 'add235_s' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln498_30)   --->   "%select_ln484_5 = select i1 %and_ln484_2, i32 0, i32 %p_load79" [tools.cpp:484]   --->   Operation 537 'select' 'select_ln484_5' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 538 [2/2] (6.04ns)   --->   "%add235_6 = fadd i32 %add1, i32 %mul234_6" [tools.cpp:493]   --->   Operation 538 'fadd' 'add235_6' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln498_30 = select i1 %mode_read, i32 %add235_9, i32 %select_ln484_5" [tools.cpp:498]   --->   Operation 539 'select' 'select_ln498_30' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 540 [2/2] (6.04ns)   --->   "%add235_1_1 = fadd i32 %select_ln498_30, i32 %mul234_1_1" [tools.cpp:493]   --->   Operation 540 'fadd' 'add235_1_1' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [2/2] (6.04ns)   --->   "%add235_2_1 = fadd i32 %add235_10, i32 %mul234_2_1" [tools.cpp:493]   --->   Operation 541 'fadd' 'add235_2_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [2/2] (6.04ns)   --->   "%add235_3_1 = fadd i32 %add235_11, i32 %mul234_3_1" [tools.cpp:493]   --->   Operation 542 'fadd' 'add235_3_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%empty_1049 = phi i32 0, void %if.then306, i32 %add235_11, void %VITIS_LOOP_520_13" [tools.cpp:493]   --->   Operation 543 'phi' 'empty_1049' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%empty_1048 = phi i32 0, void %if.then306.1, i32 %add235_10, void %for.inc316" [tools.cpp:493]   --->   Operation 544 'phi' 'empty_1048' <Predicate = (mode_read)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %empty_1049, i32 %empty_1018" [tools.cpp:493]   --->   Operation 545 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_7 : Operation 546 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %empty_1048, i32 %empty_1014" [tools.cpp:493]   --->   Operation 546 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 547 [1/2] (6.04ns)   --->   "%add235_s = fadd i32 %select_ln484_1, i32 %mul234_s" [tools.cpp:493]   --->   Operation 547 'fadd' 'add235_s' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 548 [1/2] (6.04ns)   --->   "%add235_6 = fadd i32 %add1, i32 %mul234_6" [tools.cpp:493]   --->   Operation 548 'fadd' 'add235_6' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 549 [1/1] (0.21ns)   --->   "%select_ln498_26 = select i1 %mode_read, i32 %add235_6, i32 %add235_s" [tools.cpp:498]   --->   Operation 549 'select' 'select_ln498_26' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 550 [1/2] (6.04ns)   --->   "%add235_1_1 = fadd i32 %select_ln498_30, i32 %mul234_1_1" [tools.cpp:493]   --->   Operation 550 'fadd' 'add235_1_1' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [1/1] (0.00ns)   --->   "%p_load75 = load i32 %empty_1015" [tools.cpp:484]   --->   Operation 551 'load' 'p_load75' <Predicate = (!mode_read & !and_ln484_3)> <Delay = 0.00>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%p_load71 = load i32 %empty_1019" [tools.cpp:484]   --->   Operation 552 'load' 'p_load71' <Predicate = (!mode_read)> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (0.11ns)   --->   "%and_ln484_4 = and i1 %rev91, i1 %icmp_ln484_4" [tools.cpp:484]   --->   Operation 553 'and' 'and_ln484_4' <Predicate = (!mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.21ns)   --->   "%select_ln484_9 = select i1 %and_ln484_3, i32 0, i32 %p_load75" [tools.cpp:484]   --->   Operation 554 'select' 'select_ln484_9' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 555 [2/2] (6.04ns)   --->   "%add235_2_s = fadd i32 %select_ln484_9, i32 %mul234_2_1" [tools.cpp:493]   --->   Operation 555 'fadd' 'add235_2_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 556 [1/1] (0.21ns)   --->   "%select_ln484_13 = select i1 %and_ln484_4, i32 0, i32 %p_load71" [tools.cpp:484]   --->   Operation 556 'select' 'select_ln484_13' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 557 [2/2] (6.04ns)   --->   "%add235_3_s = fadd i32 %select_ln484_13, i32 %mul234_3_1" [tools.cpp:493]   --->   Operation 557 'fadd' 'add235_3_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 558 [1/2] (6.04ns)   --->   "%add235_2_1 = fadd i32 %add235_10, i32 %mul234_2_1" [tools.cpp:493]   --->   Operation 558 'fadd' 'add235_2_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 559 [1/2] (6.04ns)   --->   "%add235_3_1 = fadd i32 %add235_11, i32 %mul234_3_1" [tools.cpp:493]   --->   Operation 559 'fadd' 'add235_3_1' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 560 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_1, i32 %empty_1019" [tools.cpp:493]   --->   Operation 560 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 561 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_1, i32 %empty_1015" [tools.cpp:493]   --->   Operation 561 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_8 : Operation 562 [1/1] (0.36ns)   --->   "%store_ln493 = store i32 %add235_1_1, i32 %empty_1011" [tools.cpp:493]   --->   Operation 562 'store' 'store_ln493' <Predicate = true> <Delay = 0.36>
ST_8 : Operation 563 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_26, i32 %empty_1004" [tools.cpp:498]   --->   Operation 563 'store' 'store_ln498' <Predicate = true> <Delay = 0.36>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%p_load84 = load i32 %empty_1006" [tools.cpp:484]   --->   Operation 564 'load' 'p_load84' <Predicate = (!icmp_ln385 & !and_ln484_2)> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.21ns)   --->   "%select_ln484_2 = select i1 %and_ln484_2, i32 0, i32 %p_load84" [tools.cpp:484]   --->   Operation 565 'select' 'select_ln484_2' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 566 [2/2] (6.04ns)   --->   "%add235_4 = fadd i32 %select_ln484_2, i32 %mul234_4" [tools.cpp:493]   --->   Operation 566 'fadd' 'add235_4' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [2/2] (6.04ns)   --->   "%add235_7 = fadd i32 %add235_6, i32 %mul234_7" [tools.cpp:493]   --->   Operation 567 'fadd' 'add235_7' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 568 [1/2] (6.04ns)   --->   "%add235_2_s = fadd i32 %select_ln484_9, i32 %mul234_2_1" [tools.cpp:493]   --->   Operation 568 'fadd' 'add235_2_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [1/2] (6.04ns)   --->   "%add235_3_s = fadd i32 %select_ln484_13, i32 %mul234_3_1" [tools.cpp:493]   --->   Operation 569 'fadd' 'add235_3_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_s, i32 %empty_1019" [tools.cpp:493]   --->   Operation 570 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_9 : Operation 571 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_s, i32 %empty_1015" [tools.cpp:493]   --->   Operation 571 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_9 : Operation 572 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_s, i32 %empty_1019" [tools.cpp:493]   --->   Operation 572 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_9 : Operation 573 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_s, i32 %empty_1015" [tools.cpp:493]   --->   Operation 573 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_9 : Operation 574 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_s, i32 %empty_1019" [tools.cpp:493]   --->   Operation 574 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_9 : Operation 575 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_s, i32 %empty_1015" [tools.cpp:493]   --->   Operation 575 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_9 : Operation 576 [2/2] (6.04ns)   --->   "%add235_1_2 = fadd i32 %add235_1_1, i32 %mul234_1_2" [tools.cpp:493]   --->   Operation 576 'fadd' 'add235_1_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [2/2] (6.04ns)   --->   "%add235_2_2 = fadd i32 %add235_2_1, i32 %mul234_2_2" [tools.cpp:493]   --->   Operation 577 'fadd' 'add235_2_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 578 [2/2] (6.04ns)   --->   "%add235_3_2 = fadd i32 %add235_3_1, i32 %mul234_3_2" [tools.cpp:493]   --->   Operation 578 'fadd' 'add235_3_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 579 [1/2] (6.04ns)   --->   "%add235_4 = fadd i32 %select_ln484_2, i32 %mul234_4" [tools.cpp:493]   --->   Operation 579 'fadd' 'add235_4' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/2] (6.04ns)   --->   "%add235_7 = fadd i32 %add235_6, i32 %mul234_7" [tools.cpp:493]   --->   Operation 580 'fadd' 'add235_7' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 581 [1/1] (0.21ns)   --->   "%select_ln498_27 = select i1 %mode_read, i32 %add235_7, i32 %add235_4" [tools.cpp:498]   --->   Operation 581 'select' 'select_ln498_27' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%p_load78 = load i32 %empty_1012" [tools.cpp:484]   --->   Operation 582 'load' 'p_load78' <Predicate = (!mode_read & !and_ln484_3)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%p_load74 = load i32 %empty_1016" [tools.cpp:484]   --->   Operation 583 'load' 'p_load74' <Predicate = (!mode_read & !and_ln484_4)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%p_load70 = load i32 %empty_1020" [tools.cpp:484]   --->   Operation 584 'load' 'p_load70' <Predicate = (!mode_read)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.21ns)   --->   "%select_ln484_6 = select i1 %and_ln484_3, i32 0, i32 %p_load78" [tools.cpp:484]   --->   Operation 585 'select' 'select_ln484_6' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 586 [2/2] (6.04ns)   --->   "%add235_1_s = fadd i32 %select_ln484_6, i32 %mul234_1_2" [tools.cpp:493]   --->   Operation 586 'fadd' 'add235_1_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 587 [1/1] (0.21ns)   --->   "%select_ln484_10 = select i1 %and_ln484_4, i32 0, i32 %p_load74" [tools.cpp:484]   --->   Operation 587 'select' 'select_ln484_10' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 588 [2/2] (6.04ns)   --->   "%add235_2_4 = fadd i32 %select_ln484_10, i32 %mul234_2_2" [tools.cpp:493]   --->   Operation 588 'fadd' 'add235_2_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/1] (0.11ns)   --->   "%and_ln484_5 = and i1 %rev91, i1 %icmp_ln484_5" [tools.cpp:484]   --->   Operation 589 'and' 'and_ln484_5' <Predicate = (!mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/1] (0.21ns)   --->   "%select_ln484_14 = select i1 %and_ln484_5, i32 0, i32 %p_load70" [tools.cpp:484]   --->   Operation 590 'select' 'select_ln484_14' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 591 [2/2] (6.04ns)   --->   "%add235_3_4 = fadd i32 %select_ln484_14, i32 %mul234_3_2" [tools.cpp:493]   --->   Operation 591 'fadd' 'add235_3_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 592 [1/2] (6.04ns)   --->   "%add235_1_2 = fadd i32 %add235_1_1, i32 %mul234_1_2" [tools.cpp:493]   --->   Operation 592 'fadd' 'add235_1_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [1/2] (6.04ns)   --->   "%add235_2_2 = fadd i32 %add235_2_1, i32 %mul234_2_2" [tools.cpp:493]   --->   Operation 593 'fadd' 'add235_2_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 594 [1/2] (6.04ns)   --->   "%add235_3_2 = fadd i32 %add235_3_1, i32 %mul234_3_2" [tools.cpp:493]   --->   Operation 594 'fadd' 'add235_3_2' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_2, i32 %empty_1020" [tools.cpp:493]   --->   Operation 595 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_10 : Operation 596 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_2, i32 %empty_1016" [tools.cpp:493]   --->   Operation 596 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_10 : Operation 597 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_2, i32 %empty_1012" [tools.cpp:493]   --->   Operation 597 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_10 : Operation 598 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_27, i32 %empty_1006" [tools.cpp:498]   --->   Operation 598 'store' 'store_ln498' <Predicate = true> <Delay = 0.36>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%p_load82 = load i32 %empty_1008" [tools.cpp:484]   --->   Operation 599 'load' 'p_load82' <Predicate = (!icmp_ln385 & !and_ln484_3)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.21ns)   --->   "%select_ln484_3 = select i1 %and_ln484_3, i32 0, i32 %p_load82" [tools.cpp:484]   --->   Operation 600 'select' 'select_ln484_3' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 601 [2/2] (6.04ns)   --->   "%add235_5 = fadd i32 %select_ln484_3, i32 %mul234_5" [tools.cpp:493]   --->   Operation 601 'fadd' 'add235_5' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 602 [2/2] (6.04ns)   --->   "%add235_8 = fadd i32 %add235_7, i32 %mul234_8" [tools.cpp:493]   --->   Operation 602 'fadd' 'add235_8' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 603 [1/2] (6.04ns)   --->   "%add235_1_s = fadd i32 %select_ln484_6, i32 %mul234_1_2" [tools.cpp:493]   --->   Operation 603 'fadd' 'add235_1_s' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 604 [1/2] (6.04ns)   --->   "%add235_2_4 = fadd i32 %select_ln484_10, i32 %mul234_2_2" [tools.cpp:493]   --->   Operation 604 'fadd' 'add235_2_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 605 [1/2] (6.04ns)   --->   "%add235_3_4 = fadd i32 %select_ln484_14, i32 %mul234_3_2" [tools.cpp:493]   --->   Operation 605 'fadd' 'add235_3_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 606 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_4, i32 %empty_1020" [tools.cpp:493]   --->   Operation 606 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_11 : Operation 607 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_4, i32 %empty_1016" [tools.cpp:493]   --->   Operation 607 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_11 : Operation 608 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_s, i32 %empty_1012" [tools.cpp:493]   --->   Operation 608 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_11 : Operation 609 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_4, i32 %empty_1020" [tools.cpp:493]   --->   Operation 609 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_11 : Operation 610 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_4, i32 %empty_1016" [tools.cpp:493]   --->   Operation 610 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_11 : Operation 611 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_s, i32 %empty_1012" [tools.cpp:493]   --->   Operation 611 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_11 : Operation 612 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_4, i32 %empty_1020" [tools.cpp:493]   --->   Operation 612 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_11 : Operation 613 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_4, i32 %empty_1016" [tools.cpp:493]   --->   Operation 613 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_11 : Operation 614 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_s, i32 %empty_1012" [tools.cpp:493]   --->   Operation 614 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_11 : Operation 615 [2/2] (6.04ns)   --->   "%add235_1_3 = fadd i32 %add235_1_2, i32 %mul234_1_3" [tools.cpp:493]   --->   Operation 615 'fadd' 'add235_1_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 616 [2/2] (6.04ns)   --->   "%add235_2_3 = fadd i32 %add235_2_2, i32 %mul234_2_3" [tools.cpp:493]   --->   Operation 616 'fadd' 'add235_2_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 617 [2/2] (6.04ns)   --->   "%add235_3_3 = fadd i32 %add235_3_2, i32 %mul234_3_3" [tools.cpp:493]   --->   Operation 617 'fadd' 'add235_3_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.62>
ST_12 : Operation 618 [1/1] (0.00ns)   --->   "%p_load68 = load i32 %empty_1022" [tools.cpp:498]   --->   Operation 618 'load' 'p_load68' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_12 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln498)   --->   "%or_ln504 = or i1 %cmp268, i1 %icmp_ln504" [tools.cpp:504]   --->   Operation 619 'or' 'or_ln504' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln498)   --->   "%and_ln498 = and i1 %or_ln504, i1 %cmp47_read" [tools.cpp:498]   --->   Operation 620 'and' 'and_ln498' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 621 [1/1] (0.11ns)   --->   "%or_ln504_1 = or i1 %cmp268, i1 %icmp_ln504_1" [tools.cpp:504]   --->   Operation 621 'or' 'or_ln504_1' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln498 = select i1 %and_ln498, i32 %add, i32 %p_load68" [tools.cpp:498]   --->   Operation 622 'select' 'select_ln498' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_1)   --->   "%select_ln504 = select i1 %or_ln504_1, i32 %add235_s, i32 %select_ln498" [tools.cpp:504]   --->   Operation 623 'select' 'select_ln504' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 624 [1/1] (0.11ns)   --->   "%or_ln504_2 = or i1 %cmp268, i1 %icmp_ln504_2" [tools.cpp:504]   --->   Operation 624 'or' 'or_ln504_2' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 625 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_1 = select i1 %or_ln504_2, i32 %add235_4, i32 %select_ln504" [tools.cpp:504]   --->   Operation 625 'select' 'select_ln504_1' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 626 [1/2] (6.04ns)   --->   "%add235_5 = fadd i32 %select_ln484_3, i32 %mul234_5" [tools.cpp:493]   --->   Operation 626 'fadd' 'add235_5' <Predicate = (!icmp_ln385)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 627 [1/1] (0.11ns)   --->   "%or_ln504_3 = or i1 %cmp268, i1 %icmp_ln504_3" [tools.cpp:504]   --->   Operation 627 'or' 'or_ln504_3' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln498_23)   --->   "%select_ln504_2 = select i1 %or_ln504_3, i32 %add235_5, i32 %select_ln504_1" [tools.cpp:504]   --->   Operation 628 'select' 'select_ln504_2' <Predicate = (!icmp_ln385 & !mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 629 [1/2] (6.04ns)   --->   "%add235_8 = fadd i32 %add235_7, i32 %mul234_8" [tools.cpp:493]   --->   Operation 629 'fadd' 'add235_8' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 630 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln498_23 = select i1 %mode_read, i32 %p_load68, i32 %select_ln504_2" [tools.cpp:498]   --->   Operation 630 'select' 'select_ln498_23' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 631 [1/1] (0.21ns)   --->   "%select_ln498_28 = select i1 %mode_read, i32 %add235_8, i32 %add235_5" [tools.cpp:498]   --->   Operation 631 'select' 'select_ln498_28' <Predicate = (!icmp_ln385)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%p_load77 = load i32 %empty_1013" [tools.cpp:484]   --->   Operation 632 'load' 'p_load77' <Predicate = (!mode_read & !and_ln484_4)> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%p_load73 = load i32 %empty_1017" [tools.cpp:484]   --->   Operation 633 'load' 'p_load73' <Predicate = (!mode_read & !and_ln484_5)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%p_load69 = load i32 %empty_1021" [tools.cpp:484]   --->   Operation 634 'load' 'p_load69' <Predicate = (!mode_read)> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.21ns)   --->   "%select_ln484_7 = select i1 %and_ln484_4, i32 0, i32 %p_load77" [tools.cpp:484]   --->   Operation 635 'select' 'select_ln484_7' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 636 [2/2] (6.04ns)   --->   "%add235_1_4 = fadd i32 %select_ln484_7, i32 %mul234_1_3" [tools.cpp:493]   --->   Operation 636 'fadd' 'add235_1_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 637 [1/1] (0.21ns)   --->   "%select_ln484_11 = select i1 %and_ln484_5, i32 0, i32 %p_load73" [tools.cpp:484]   --->   Operation 637 'select' 'select_ln484_11' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 638 [2/2] (6.04ns)   --->   "%add235_2_5 = fadd i32 %select_ln484_11, i32 %mul234_2_3" [tools.cpp:493]   --->   Operation 638 'fadd' 'add235_2_5' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln484_15)   --->   "%and_ln484_6 = and i1 %rev91, i1 %icmp_ln484_6" [tools.cpp:484]   --->   Operation 639 'and' 'and_ln484_6' <Predicate = (!mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 640 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln484_15 = select i1 %and_ln484_6, i32 0, i32 %p_load69" [tools.cpp:484]   --->   Operation 640 'select' 'select_ln484_15' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 641 [2/2] (6.04ns)   --->   "%add235_3_5 = fadd i32 %select_ln484_15, i32 %mul234_3_3" [tools.cpp:493]   --->   Operation 641 'fadd' 'add235_3_5' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 642 [1/2] (6.04ns)   --->   "%add235_1_3 = fadd i32 %add235_1_2, i32 %mul234_1_3" [tools.cpp:493]   --->   Operation 642 'fadd' 'add235_1_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 643 [1/2] (6.04ns)   --->   "%add235_2_3 = fadd i32 %add235_2_2, i32 %mul234_2_3" [tools.cpp:493]   --->   Operation 643 'fadd' 'add235_2_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 644 [1/2] (6.04ns)   --->   "%add235_3_3 = fadd i32 %add235_3_2, i32 %mul234_3_3" [tools.cpp:493]   --->   Operation 644 'fadd' 'add235_3_3' <Predicate = (!icmp_ln385 & mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 645 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_3, i32 %empty_1021" [tools.cpp:493]   --->   Operation 645 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_12 : Operation 646 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_3, i32 %empty_1017" [tools.cpp:493]   --->   Operation 646 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_12 : Operation 647 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_3, i32 %empty_1013" [tools.cpp:493]   --->   Operation 647 'store' 'store_ln493' <Predicate = (mode_read)> <Delay = 0.39>
ST_12 : Operation 648 [1/1] (0.00ns)   --->   "%store_ln498 = store i32 %select_ln498_23, i32 %empty_1022" [tools.cpp:498]   --->   Operation 648 'store' 'store_ln498' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 649 [1/1] (0.36ns)   --->   "%store_ln498 = store i32 %select_ln498_28, i32 %empty_1008" [tools.cpp:498]   --->   Operation 649 'store' 'store_ln498' <Predicate = true> <Delay = 0.36>
ST_12 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln385 = br void %for.body43" [tools.cpp:385]   --->   Operation 650 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 651 [1/1] (0.00ns)   --->   "%p_load51 = load i32 %empty_1039" [tools.cpp:498]   --->   Operation 651 'load' 'p_load51' <Predicate = (!icmp_ln385 & !or_ln504_2 & !or_ln504_3)> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln498_1)   --->   "%and_ln498_1 = and i1 %or_ln504_1, i1 %cmp47_read" [tools.cpp:498]   --->   Operation 652 'and' 'and_ln498_1' <Predicate = (!icmp_ln385 & !or_ln504_2 & !or_ln504_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln498_1 = select i1 %and_ln498_1, i32 %select_ln498_29, i32 %p_load51" [tools.cpp:498]   --->   Operation 653 'select' 'select_ln498_1' <Predicate = (!icmp_ln385 & !or_ln504_2 & !or_ln504_3)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 654 [1/1] (0.11ns)   --->   "%and_ln498_2 = and i1 %or_ln504_2, i1 %cmp47_read" [tools.cpp:498]   --->   Operation 654 'and' 'and_ln498_2' <Predicate = (!icmp_ln385 & !or_ln504_3)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 655 [1/1] (0.11ns)   --->   "%and_ln498_3 = and i1 %or_ln504_3, i1 %cmp47_read" [tools.cpp:498]   --->   Operation 655 'and' 'and_ln498_3' <Predicate = (!icmp_ln385)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%p_load53 = load i32 %empty_1037" [tools.cpp:498]   --->   Operation 656 'load' 'p_load53' <Predicate = (!mode_read)> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (0.00ns)   --->   "%p_load52 = load i32 %empty_1038" [tools.cpp:498]   --->   Operation 657 'load' 'p_load52' <Predicate = (!mode_read & !or_ln504_3)> <Delay = 0.00>
ST_13 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_4)   --->   "%select_ln504_3 = select i1 %or_ln504_2, i32 %add235_1_1, i32 %select_ln498_1" [tools.cpp:504]   --->   Operation 658 'select' 'select_ln504_3' <Predicate = (!mode_read & !or_ln504_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 659 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_4 = select i1 %or_ln504_3, i32 %add235_1_s, i32 %select_ln504_3" [tools.cpp:504]   --->   Operation 659 'select' 'select_ln504_4' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 660 [1/2] (6.04ns)   --->   "%add235_1_4 = fadd i32 %select_ln484_7, i32 %mul234_1_3" [tools.cpp:493]   --->   Operation 660 'fadd' 'add235_1_4' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 661 [1/1] (0.11ns)   --->   "%or_ln504_4 = or i1 %cmp268, i1 %icmp_ln504_4" [tools.cpp:504]   --->   Operation 661 'or' 'or_ln504_4' <Predicate = (!mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 662 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_5 = select i1 %or_ln504_4, i32 %add235_1_4, i32 %select_ln504_4" [tools.cpp:504]   --->   Operation 662 'select' 'select_ln504_5' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_6)   --->   "%select_ln498_2 = select i1 %and_ln498_2, i32 %add235_2, i32 %p_load52" [tools.cpp:498]   --->   Operation 663 'select' 'select_ln498_2' <Predicate = (!mode_read & !or_ln504_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 664 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_6 = select i1 %or_ln504_3, i32 %add235_2_s, i32 %select_ln498_2" [tools.cpp:504]   --->   Operation 664 'select' 'select_ln504_6' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_8)   --->   "%select_ln504_7 = select i1 %or_ln504_4, i32 %add235_2_4, i32 %select_ln504_6" [tools.cpp:504]   --->   Operation 665 'select' 'select_ln504_7' <Predicate = (!mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 666 [1/2] (6.04ns)   --->   "%add235_2_5 = fadd i32 %select_ln484_11, i32 %mul234_2_3" [tools.cpp:493]   --->   Operation 666 'fadd' 'add235_2_5' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 667 [1/1] (0.11ns)   --->   "%or_ln504_5 = or i1 %cmp268, i1 %icmp_ln504_5" [tools.cpp:504]   --->   Operation 667 'or' 'or_ln504_5' <Predicate = (!mode_read)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_8 = select i1 %or_ln504_5, i32 %add235_2_5, i32 %select_ln504_7" [tools.cpp:504]   --->   Operation 668 'select' 'select_ln504_8' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_9)   --->   "%select_ln498_3 = select i1 %and_ln498_3, i32 %add235_3, i32 %p_load53" [tools.cpp:498]   --->   Operation 669 'select' 'select_ln498_3' <Predicate = (!mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_9 = select i1 %or_ln504_4, i32 %add235_3_s, i32 %select_ln498_3" [tools.cpp:504]   --->   Operation 670 'select' 'select_ln504_9' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_11)   --->   "%select_ln504_10 = select i1 %or_ln504_5, i32 %add235_3_4, i32 %select_ln504_9" [tools.cpp:504]   --->   Operation 671 'select' 'select_ln504_10' <Predicate = (!mode_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 672 [1/2] (6.04ns)   --->   "%add235_3_5 = fadd i32 %select_ln484_15, i32 %mul234_3_3" [tools.cpp:493]   --->   Operation 672 'fadd' 'add235_3_5' <Predicate = (!mode_read)> <Delay = 6.04> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 6.04> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln504_11)   --->   "%or_ln504_6 = or i1 %cmp268, i1 %icmp_ln504_6" [tools.cpp:504]   --->   Operation 673 'or' 'or_ln504_6' <Predicate = (!mode_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln504_11 = select i1 %or_ln504_6, i32 %add235_3_5, i32 %select_ln504_10" [tools.cpp:504]   --->   Operation 674 'select' 'select_ln504_11' <Predicate = (!mode_read)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 675 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_5, i32 %empty_1039" [tools.cpp:504]   --->   Operation 675 'store' 'store_ln504' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.00>
ST_13 : Operation 676 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_8, i32 %empty_1038" [tools.cpp:504]   --->   Operation 676 'store' 'store_ln504' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.00>
ST_13 : Operation 677 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_11, i32 %empty_1037" [tools.cpp:504]   --->   Operation 677 'store' 'store_ln504' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.00>
ST_13 : Operation 678 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_5, i32 %empty_1021" [tools.cpp:493]   --->   Operation 678 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_13 : Operation 679 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_5, i32 %empty_1017" [tools.cpp:493]   --->   Operation 679 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_13 : Operation 680 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_4, i32 %empty_1013" [tools.cpp:493]   --->   Operation 680 'store' 'store_ln493' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.39>
ST_13 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln532 = br void %if.end349" [tools.cpp:532]   --->   Operation 681 'br' 'br_ln532' <Predicate = (!mode_read & !and_ln532)> <Delay = 0.00>
ST_13 : Operation 682 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_5, i32 %empty_1039" [tools.cpp:504]   --->   Operation 682 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.00>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_8, i32 %empty_1038" [tools.cpp:504]   --->   Operation 683 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_11, i32 %empty_1037" [tools.cpp:504]   --->   Operation 684 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.00>
ST_13 : Operation 685 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_5, i32 %empty_1021" [tools.cpp:493]   --->   Operation 685 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_13 : Operation 686 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_5, i32 %empty_1017" [tools.cpp:493]   --->   Operation 686 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_13 : Operation 687 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_4, i32 %empty_1013" [tools.cpp:493]   --->   Operation 687 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.39>
ST_13 : Operation 688 [1/1] (0.00ns)   --->   "%br_ln537 = br void %if.end349" [tools.cpp:537]   --->   Operation 688 'br' 'br_ln537' <Predicate = (!mode_read & and_ln532 & !icmp_ln537_5 & or_ln537_3)> <Delay = 0.00>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "%bitcast_ln539_3 = bitcast i32 %select_ln498_23" [tools.cpp:539]   --->   Operation 689 'bitcast' 'bitcast_ln539_3' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.00>
ST_13 : Operation 690 [1/1] (1.44ns)   --->   "%write_ln539 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %bitcast_ln539_3" [tools.cpp:539]   --->   Operation 690 'write' 'write_ln539' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_5, i32 %empty_1039" [tools.cpp:504]   --->   Operation 691 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.00>
ST_13 : Operation 692 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_8, i32 %empty_1038" [tools.cpp:504]   --->   Operation 692 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.00>
ST_13 : Operation 693 [1/1] (0.00ns)   --->   "%store_ln504 = store i32 %select_ln504_11, i32 %empty_1037" [tools.cpp:504]   --->   Operation 693 'store' 'store_ln504' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.00>
ST_13 : Operation 694 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_3_5, i32 %empty_1021" [tools.cpp:493]   --->   Operation 694 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_13 : Operation 695 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_2_5, i32 %empty_1017" [tools.cpp:493]   --->   Operation 695 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_13 : Operation 696 [1/1] (0.39ns)   --->   "%store_ln493 = store i32 %add235_1_4, i32 %empty_1013" [tools.cpp:493]   --->   Operation 696 'store' 'store_ln493' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.39>
ST_13 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln540 = br void %if.end349" [tools.cpp:540]   --->   Operation 697 'br' 'br_ln540' <Predicate = (!mode_read & and_ln532 & !or_ln537_3) | (!mode_read & and_ln532 & icmp_ln537_5)> <Delay = 0.00>
ST_13 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln526_3 = bitcast i32 %select_ln498_28" [tools.cpp:526]   --->   Operation 698 'bitcast' 'bitcast_ln526_3' <Predicate = (mode_read & or_ln523_2)> <Delay = 0.00>
ST_13 : Operation 699 [1/1] (1.44ns)   --->   "%write_ln526 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %bitcast_ln526_3" [tools.cpp:526]   --->   Operation 699 'write' 'write_ln526' <Predicate = (mode_read & or_ln523_2)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_13 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln527 = br void %if.end349" [tools.cpp:527]   --->   Operation 700 'br' 'br_ln527' <Predicate = (mode_read & or_ln523_2)> <Delay = 0.00>
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 717 'ret' 'ret_ln0' <Predicate = (icmp_ln385)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.44>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%bitcast_ln539 = bitcast i32 %select_ln504_11" [tools.cpp:539]   --->   Operation 701 'bitcast' 'bitcast_ln539' <Predicate = (!mode_read & and_ln532 & !and_ln537)> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (1.44ns)   --->   "%write_ln539 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %bitcast_ln539" [tools.cpp:539]   --->   Operation 702 'write' 'write_ln539' <Predicate = (!mode_read & and_ln532 & !and_ln537)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc345" [tools.cpp:540]   --->   Operation 703 'br' 'br_ln540' <Predicate = (!mode_read & and_ln532 & !and_ln537)> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln539_1 = bitcast i32 %select_ln504_8" [tools.cpp:539]   --->   Operation 704 'bitcast' 'bitcast_ln539_1' <Predicate = (!mode_read & and_ln532 & and_ln537_1) | (!mode_read & and_ln532 & !or_ln537)> <Delay = 0.00>
ST_14 : Operation 705 [1/1] (1.44ns)   --->   "%write_ln539 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %bitcast_ln539_1" [tools.cpp:539]   --->   Operation 705 'write' 'write_ln539' <Predicate = (!mode_read & and_ln532 & and_ln537_1) | (!mode_read & and_ln532 & !or_ln537)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc345.1" [tools.cpp:540]   --->   Operation 706 'br' 'br_ln540' <Predicate = (!mode_read & and_ln532 & and_ln537_1) | (!mode_read & and_ln532 & !or_ln537)> <Delay = 0.00>
ST_14 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln539_2 = bitcast i32 %select_ln504_5" [tools.cpp:539]   --->   Operation 707 'bitcast' 'bitcast_ln539_2' <Predicate = (!mode_read & and_ln532 & !or_ln537_2) | (!mode_read & and_ln532 & !or_ln537_1)> <Delay = 0.00>
ST_14 : Operation 708 [1/1] (1.44ns)   --->   "%write_ln539 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %bitcast_ln539_2" [tools.cpp:539]   --->   Operation 708 'write' 'write_ln539' <Predicate = (!mode_read & and_ln532 & !or_ln537_2) | (!mode_read & and_ln532 & !or_ln537_1)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln540 = br void %for.inc345.2" [tools.cpp:540]   --->   Operation 709 'br' 'br_ln540' <Predicate = (!mode_read & and_ln532 & !or_ln537_2) | (!mode_read & and_ln532 & !or_ln537_1)> <Delay = 0.00>
ST_14 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i32 %add235_3_3" [tools.cpp:526]   --->   Operation 710 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 0.00>
ST_14 : Operation 711 [1/1] (1.44ns)   --->   "%write_ln526 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %bitcast_ln526" [tools.cpp:526]   --->   Operation 711 'write' 'write_ln526' <Predicate = (!icmp_ln385 & icmp_ln391 & mode_read)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln526_1 = bitcast i32 %add235_2_3" [tools.cpp:526]   --->   Operation 712 'bitcast' 'bitcast_ln526_1' <Predicate = (!icmp_ln385 & mode_read & or_ln523)> <Delay = 0.00>
ST_14 : Operation 713 [1/1] (1.44ns)   --->   "%write_ln526 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %bitcast_ln526_1" [tools.cpp:526]   --->   Operation 713 'write' 'write_ln526' <Predicate = (!icmp_ln385 & mode_read & or_ln523)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln526_2 = bitcast i32 %add235_1_3" [tools.cpp:526]   --->   Operation 714 'bitcast' 'bitcast_ln526_2' <Predicate = (mode_read & or_ln523_1)> <Delay = 0.00>
ST_14 : Operation 715 [1/1] (1.44ns)   --->   "%write_ln526 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %bitcast_ln526_2" [tools.cpp:526]   --->   Operation 715 'write' 'write_ln526' <Predicate = (mode_read & or_ln523_1)> <Delay = 1.44> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.44> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_14 : Operation 716 [1/1] (0.00ns)   --->   "%br_ln527 = br void %for.inc316.2" [tools.cpp:527]   --->   Operation 716 'br' 'br_ln527' <Predicate = (mode_read & or_ln523_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.420ns
The critical path consists of the following:
	'alloca' operation 128 bit ('p_0_0_0_2217') [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'p_0_0_0_2217' [89]  (0.420 ns)

 <State 2>: 2.161ns
The critical path consists of the following:
	'load' operation 32 bit ('flag', tools.cpp:385) on local variable 'flag', tools.cpp:360 [146]  (0.000 ns)
	'add' operation 32 bit ('flag', tools.cpp:512) [385]  (0.793 ns)
	'icmp' operation 1 bit ('icmp_ln512', tools.cpp:512) [386]  (0.793 ns)
	'select' operation 32 bit ('flag', tools.cpp:512) [389]  (0.213 ns)
	'store' operation 0 bit ('store_ln360', tools.cpp:360) of variable 'flag', tools.cpp:512 on local variable 'flag', tools.cpp:360 [694]  (0.362 ns)

 <State 3>: 6.009ns
The critical path consists of the following:
	fifo read operation ('fifo_SA_W_0_0_read', tools.cpp:396) on port 'fifo_SA_W_0_0' (tools.cpp:396) [172]  (1.495 ns)
	'store' operation 0 bit ('store_ln396', tools.cpp:396) of variable 'fifo_SA_W_0_0_read', tools.cpp:396 on local variable 'p_0_0_0_2217' [173]  (0.420 ns)
	'load' operation 128 bit ('p_0_0_0_2217_load', tools.cpp:433) on local variable 'p_0_0_0_2217' [220]  (0.000 ns)
	'select' operation 32 bit ('data_W_reg', tools.cpp:446) [332]  (0.213 ns)
	'fmul' operation 32 bit ('mul1', tools.cpp:493) [333]  (3.881 ns)

 <State 4>: 3.881ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', tools.cpp:493) [272]  (3.881 ns)

 <State 5>: 6.484ns
The critical path consists of the following:
	'xor' operation 1 bit ('rev91') [245]  (0.112 ns)
	'and' operation 1 bit ('and_ln484_2', tools.cpp:484) [282]  (0.112 ns)
	'select' operation 32 bit ('select_ln484_8', tools.cpp:484) [415]  (0.213 ns)
	'fadd' operation 32 bit ('add235_2', tools.cpp:493) [416]  (6.047 ns)

 <State 6>: 6.622ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_1', tools.cpp:493) [299]  (6.047 ns)
	'select' operation 32 bit ('select_ln498_29', tools.cpp:498) [365]  (0.213 ns)
	'store' operation 0 bit ('store_ln498', tools.cpp:498) of variable 'select_ln498_29', tools.cpp:498 on local variable 'empty_1010' [618]  (0.362 ns)

 <State 7>: 6.260ns
The critical path consists of the following:
	'load' operation 32 bit ('p_load86', tools.cpp:484) on local variable 'empty_1004' [188]  (0.000 ns)
	'select' operation 32 bit ('select_ln484_1', tools.cpp:484) [276]  (0.213 ns)
	'fadd' operation 32 bit ('add235_s', tools.cpp:493) [279]  (6.047 ns)

 <State 8>: 6.622ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_s', tools.cpp:493) [279]  (6.047 ns)
	'select' operation 32 bit ('select_ln498_26', tools.cpp:498) [362]  (0.213 ns)
	'store' operation 0 bit ('store_ln498', tools.cpp:498) of variable 'select_ln498_26', tools.cpp:498 on local variable 'empty_1004' [692]  (0.362 ns)

 <State 9>: 6.438ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_3_s', tools.cpp:493) [435]  (6.047 ns)
	'store' operation 0 bit ('store_ln493', tools.cpp:493) of variable 'add235_3_s', tools.cpp:493 on local variable 'empty_1019' [467]  (0.391 ns)

 <State 10>: 6.622ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_4', tools.cpp:493) [285]  (6.047 ns)
	'select' operation 32 bit ('select_ln498_27', tools.cpp:498) [363]  (0.213 ns)
	'store' operation 0 bit ('store_ln498', tools.cpp:498) of variable 'select_ln498_27', tools.cpp:498 on local variable 'empty_1006' [690]  (0.362 ns)

 <State 11>: 6.438ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_3_4', tools.cpp:493) [438]  (6.047 ns)
	'store' operation 0 bit ('store_ln493', tools.cpp:493) of variable 'add235_3_4', tools.cpp:493 on local variable 'empty_1020' [466]  (0.391 ns)

 <State 12>: 6.622ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_5', tools.cpp:493) [293]  (6.047 ns)
	'select' operation 32 bit ('select_ln498_28', tools.cpp:498) [364]  (0.213 ns)
	'store' operation 0 bit ('store_ln498', tools.cpp:498) of variable 'select_ln498_28', tools.cpp:498 on local variable 'empty_1008' [688]  (0.362 ns)

 <State 13>: 6.438ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add235_3_5', tools.cpp:493) [443]  (6.047 ns)
	'store' operation 0 bit ('store_ln493', tools.cpp:493) of variable 'add235_3_5', tools.cpp:493 on local variable 'empty_1021' [465]  (0.391 ns)

 <State 14>: 1.445ns
The critical path consists of the following:
	fifo write operation ('write_ln526', tools.cpp:526) on port 'fifo_SA_O_0_0_0' (tools.cpp:526) [594]  (1.445 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
