#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 23 15:03:49 2024
# Process ID: 32548
# Current directory: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1/top.vds
# Journal file: D:/verilog_project/digital_circuit_experiment_prime_num/digital_circuit_experiment_prime_num.runs/synth_1\vivado.jou
# Running On: dx3qOb, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34053 MB
#-----------------------------------------------------------
source top.tcl -notrace
