Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb  5 10:17:14 2024
| Host         : ERICPREBYS41E4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.765        0.000                      0                   97        0.088        0.000                      0                   97        3.750        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.765        0.000                      0                   97        0.088        0.000                      0                   97        3.750        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_64_127_15_17/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.156ns (33.648%)  route 2.280ns (66.352%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.622     7.799    r/c1/WE
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.353     8.152 r  r/c1/mem_reg_64_127_15_17_i_1/O
                         net (fo=2, routed)           0.483     8.635    r/b1/mem_reg_64_127_15_17/WE
    SLICE_X6Y20          RAMD64E                                      r  r/b1/mem_reg_64_127_15_17/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.911    r/b1/mem_reg_64_127_15_17/WCLK
    SLICE_X6Y20          RAMD64E                                      r  r/b1/mem_reg_64_127_15_17/DP/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.400    r/b1/mem_reg_64_127_15_17/DP
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_64_127_15_17/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.156ns (33.648%)  route 2.280ns (66.352%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.622     7.799    r/c1/WE
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.353     8.152 r  r/c1/mem_reg_64_127_15_17_i_1/O
                         net (fo=2, routed)           0.483     8.635    r/b1/mem_reg_64_127_15_17/WE
    SLICE_X6Y20          RAMD64E                                      r  r/b1/mem_reg_64_127_15_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.911    r/b1/mem_reg_64_127_15_17/WCLK
    SLICE_X6Y20          RAMD64E                                      r  r/b1/mem_reg_64_127_15_17/SP/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y20          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.400    r/b1/mem_reg_64_127_15_17/SP
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.130ns (32.759%)  route 2.319ns (67.241%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.622     7.799    r/c1/WE
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.327     8.126 r  r/c1/mem_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.523     8.649    r/b1/mem_reg_0_63_15_17/WE
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.910    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/CLK
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X6Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.601    r/b1/mem_reg_0_63_15_17/DP
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.130ns (32.759%)  route 2.319ns (67.241%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.622     7.799    r/c1/WE
    SLICE_X5Y20          LUT3 (Prop_lut3_I0_O)        0.327     8.126 r  r/c1/mem_reg_0_63_15_17_i_1/O
                         net (fo=2, routed)           0.523     8.649    r/b1/mem_reg_0_63_15_17/WE
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.910    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/CLK
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X6Y21          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.601    r/b1/mem_reg_0_63_15_17/SP
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.130ns (34.058%)  route 2.188ns (65.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.484     7.661    r/c1/WE
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.327     7.988 r  r/c1/mem_reg_192_255_15_17_i_1/O
                         net (fo=2, routed)           0.529     8.517    r/b1/mem_reg_192_255_15_17/WE
    SLICE_X6Y19          RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.911    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X6Y19          RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/DP/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.602    r/b1/mem_reg_192_255_15_17/DP
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 1.130ns (34.058%)  route 2.188ns (65.942%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.484     7.661    r/c1/WE
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.327     7.988 r  r/c1/mem_reg_192_255_15_17_i_1/O
                         net (fo=2, routed)           0.529     8.517    r/b1/mem_reg_192_255_15_17/WE
    SLICE_X6Y19          RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.506    14.911    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X6Y19          RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/SP/CLK
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X6Y19          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.602    r/b1/mem_reg_192_255_15_17/SP
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.130ns (36.864%)  route 1.935ns (63.136%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.438     7.615    r/c1/WE
    SLICE_X5Y22          LUT3 (Prop_lut3_I2_O)        0.327     7.942 r  r/c1/mem_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.323     8.265    r/b1/mem_reg_128_191_15_17/WE
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    14.908    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/CLK
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.599    r/b1/mem_reg_128_191_15_17/DP
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 1.130ns (36.864%)  route 1.935ns (63.136%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT2 (Prop_lut2_I1_O)        0.325     7.177 r  r/a1/nhit[0]_i_2/O
                         net (fo=5, routed)           0.438     7.615    r/c1/WE
    SLICE_X5Y22          LUT3 (Prop_lut3_I2_O)        0.327     7.942 r  r/c1/mem_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.323     8.265    r/b1/mem_reg_128_191_15_17/WE
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    14.908    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/CLK
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X6Y22          RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.599    r/b1/mem_reg_128_191_15_17/SP
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 r/a1/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/a1/FSM_sequential_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.142ns (30.829%)  route 2.562ns (69.171%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.518     5.717 r  r/a1/addr_reg[0]/Q
                         net (fo=19, routed)          1.401     7.118    r/a1/ADDR
    SLICE_X6Y25          LUT5 (Prop_lut5_I3_O)        0.152     7.270 r  r/a1/FSM_sequential_state_i_3/O
                         net (fo=1, routed)           0.499     7.769    r/a1/FSM_sequential_state_i_3_n_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I5_O)        0.348     8.117 r  r/a1/FSM_sequential_state_i_2/O
                         net (fo=1, routed)           0.663     8.780    r/a1/state__0
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.124     8.904 r  r/a1/FSM_sequential_state_i_1/O
                         net (fo=1, routed)           0.000     8.904    r/a1/FSM_sequential_state_i_1_n_0
    SLICE_X6Y25          FDRE                                         r  r/a1/FSM_sequential_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.500    14.905    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/FSM_sequential_state_reg/C
                         clock pessimism              0.294    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X6Y25          FDRE (Setup_fdre_C_D)        0.077    15.241    r/a1/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -8.904    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/c1/nhit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.927ns (29.086%)  route 2.260ns (70.914%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.175     6.852    r/a1/running_reg_0
    SLICE_X5Y22          LUT3 (Prop_lut3_I0_O)        0.295     7.147 r  r/a1/nhit[4]_i_2/O
                         net (fo=4, routed)           0.697     7.844    r/c1/nhit_reg[2]_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I1_O)        0.154     7.998 r  r/c1/nhit[2]_i_1/O
                         net (fo=1, routed)           0.388     8.386    r/c1/nhit[2]
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    14.908    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[2]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)       -0.250    14.882    r/c1/nhit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  6.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.789%)  route 0.160ns (53.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[4]/Q
                         net (fo=18, routed)          0.160     1.828    r/b1/mem_reg_128_191_15_17/A4
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.740    r/b1/mem_reg_128_191_15_17/DP
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.789%)  route 0.160ns (53.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[4]/Q
                         net (fo=18, routed)          0.160     1.828    r/b1/mem_reg_128_191_15_17/A4
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/CLK
                         clock pessimism             -0.501     1.540    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.740    r/b1/mem_reg_128_191_15_17/SP
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.339%)  route 0.295ns (67.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          0.295     1.965    r/b1/mem_reg_128_191_15_17/A0
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/CLK
                         clock pessimism             -0.480     1.561    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.871    r/b1/mem_reg_128_191_15_17/DP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.339%)  route 0.295ns (67.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          0.295     1.965    r/b1/mem_reg_128_191_15_17/A0
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/CLK
                         clock pessimism             -0.480     1.561    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.871    r/b1/mem_reg_128_191_15_17/SP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.862%)  route 0.160ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[5]/Q
                         net (fo=17, routed)          0.160     1.830    r/b1/mem_reg_128_191_15_17/A5
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/DP/CLK
                         clock pessimism             -0.480     1.561    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.731    r/b1/mem_reg_128_191_15_17/DP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_15_17/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.862%)  route 0.160ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[5]/Q
                         net (fo=17, routed)          0.160     1.830    r/b1/mem_reg_128_191_15_17/A5
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/b1/mem_reg_128_191_15_17/WCLK
    SLICE_X6Y22          RAMD64E                                      r  r/b1/mem_reg_128_191_15_17/SP/CLK
                         clock pessimism             -0.480     1.561    
    SLICE_X6Y22          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.731    r/b1/mem_reg_128_191_15_17/SP
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.852%)  route 0.316ns (69.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[1]/Q
                         net (fo=18, routed)          0.316     1.984    r/b1/mem_reg_0_63_15_17/A1
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     2.042    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X6Y21          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    r/b1/mem_reg_0_63_15_17/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.852%)  route 0.316ns (69.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[1]/Q
                         net (fo=18, routed)          0.316     1.984    r/b1/mem_reg_0_63_15_17/A1
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     2.042    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/CLK
                         clock pessimism             -0.501     1.541    
    SLICE_X6Y21          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.850    r/b1/mem_reg_0_63_15_17/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.261%)  route 0.358ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          0.358     2.028    r/b1/mem_reg_0_63_15_17/A0
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     2.042    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X6Y21          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.872    r/b1/mem_reg_0_63_15_17/DP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_15_17/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.261%)  route 0.358ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          0.358     2.028    r/b1/mem_reg_0_63_15_17/A0
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     2.042    r/b1/mem_reg_0_63_15_17/WCLK
    SLICE_X6Y21          RAMD64E                                      r  r/b1/mem_reg_0_63_15_17/SP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X6Y21          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.872    r/b1/mem_reg_0_63_15_17/SP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y27    r/SS_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y25    r/a1/FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y25    r/a1/addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y24    r/a1/addr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y24    r/a1/addr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    r/a1/addr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    r/a1/addr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    r/a1/addr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y25    r/a1/addr_reg[6]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    r/b1/mem_reg_192_255_15_17/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    r/b1/mem_reg_192_255_15_17/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y21    r/b1/mem_reg_0_63_15_17/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y22    r/b1/mem_reg_128_191_15_17/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    r/b1/mem_reg_192_255_15_17/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    r/b1/mem_reg_192_255_15_17/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HADDR[1]
                            (input port)
  Destination:            HDATA[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.347ns  (logic 5.244ns (32.077%)  route 11.104ns (67.923%))
  Logic Levels:           4  (IBUF=1 LUT6=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  HADDR[1] (IN)
                         net (fo=0)                   0.000     0.000    HADDR[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  HADDR_IBUF[1]_inst/O
                         net (fo=4, routed)           5.409     6.880    r/b1/mem_reg_192_255_15_17/DPRA1
    SLICE_X6Y19          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.004 r  r/b1/mem_reg_192_255_15_17/DP/O
                         net (fo=1, routed)           0.938     7.942    r/b1/mem_reg_192_255_15_17_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.066 r  r/b1/HDATA_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.757    12.823    HDATA_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    16.347 r  HDATA_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.347    HDATA[16]
    G2                                                                r  HDATA[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 5.211ns (42.290%)  route 7.112ns (57.710%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.482     8.740    HNHIT_TRI[0]
    R11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.583    12.323 r  HNHIT_OBUFT[5]_inst/O
                         net (fo=0)                   0.000    12.323    HNHIT[5]
    R11                                                               r  HNHIT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.192ns  (logic 5.166ns (42.374%)  route 7.026ns (57.626%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.396     8.654    HNHIT_TRI[0]
    N3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    12.192 r  HNHIT_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    12.192    HNHIT[0]
    N3                                                                r  HNHIT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.188ns  (logic 5.217ns (42.800%)  route 6.972ns (57.200%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.342     8.600    HNHIT_TRI[0]
    R10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.589    12.188 r  HNHIT_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    12.188    HNHIT[6]
    R10                                                               r  HNHIT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.130ns  (logic 5.150ns (42.455%)  route 6.980ns (57.545%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.633     5.137    r/c1/SEL_IBUF
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.124     5.261 r  r/c1/HNHIT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.347     8.608    HNHIT_OBUF[8]
    N2                   OBUF (Prop_obuf_I_O)         3.522    12.130 r  HNHIT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.130    HNHIT[8]
    N2                                                                r  HNHIT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.062ns  (logic 5.172ns (42.881%)  route 6.889ns (57.119%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.259     8.517    HNHIT_TRI[0]
    P3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544    12.062 r  HNHIT_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    12.062    HNHIT[7]
    P3                                                                r  HNHIT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.020ns  (logic 5.198ns (43.247%)  route 6.822ns (56.753%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.192     8.450    HNHIT_TRI[0]
    T13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    12.020 r  HNHIT_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    12.020    HNHIT[1]
    T13                                                               r  HNHIT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.908ns  (logic 5.167ns (43.395%)  route 6.740ns (56.605%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.110     8.368    HNHIT_TRI[0]
    P4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.539    11.908 r  BUSY_OBUFT_inst/O
                         net (fo=0)                   0.000    11.908    BUSY
    P4                                                                r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.876ns  (logic 5.204ns (43.822%)  route 6.672ns (56.178%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           3.042     8.300    HNHIT_TRI[0]
    R13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.876 r  HNHIT_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    11.876    HNHIT[2]
    R13                                                               r  HNHIT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 5.213ns (44.421%)  route 6.522ns (55.579%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  SEL_IBUF_inst/O
                         net (fo=2, routed)           3.630     5.134    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.258 f  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           2.892     8.150    HNHIT_TRI[0]
    T12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585    11.735 r  HNHIT_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    11.735    HNHIT[3]
    T12                                                               r  HNHIT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.010ns  (logic 1.141ns (28.446%)  route 2.869ns (71.554%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.139     3.186    HNHIT_TRI[0]
    R12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.010 r  HNHIT_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     4.010    HNHIT[4]
    R12                                                               r  HNHIT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.072ns  (logic 1.141ns (28.006%)  route 2.932ns (71.994%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.202     3.248    HNHIT_TRI[0]
    T12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.072 r  HNHIT_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     4.072    HNHIT[3]
    T12                                                               r  HNHIT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.135ns  (logic 1.141ns (27.580%)  route 2.995ns (72.420%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.265     3.311    HNHIT_TRI[0]
    R13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.135 r  HNHIT_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     4.135    HNHIT[2]
    R13                                                               r  HNHIT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.198ns  (logic 1.141ns (27.167%)  route 3.058ns (72.833%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.328     3.374    HNHIT_TRI[0]
    T13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.198 r  HNHIT_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     4.198    HNHIT[1]
    T13                                                               r  HNHIT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.220ns  (logic 1.141ns (27.028%)  route 3.079ns (72.972%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.349     3.396    HNHIT_TRI[0]
    P4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.220 r  BUSY_OBUFT_inst/O
                         net (fo=0)                   0.000     4.220    BUSY
    P4                                                                r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.261ns  (logic 1.141ns (26.766%)  route 3.121ns (73.234%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.391     3.437    HNHIT_TRI[0]
    R10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.261 r  HNHIT_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     4.261    HNHIT[6]
    R10                                                               r  HNHIT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.276ns  (logic 1.141ns (26.673%)  route 3.135ns (73.327%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.405     3.452    HNHIT_TRI[0]
    P3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.276 r  HNHIT_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     4.276    HNHIT[7]
    P3                                                                r  HNHIT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.314ns  (logic 1.141ns (26.437%)  route 3.174ns (73.563%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.444     3.490    HNHIT_TRI[0]
    R11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.314 r  HNHIT_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     4.314    HNHIT[5]
    R11                                                               r  HNHIT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.339ns  (logic 1.141ns (26.284%)  route 3.199ns (73.716%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.730     2.002    SEL_IBUF
    SLICE_X12Y40         LUT1 (Prop_lut1_I0_O)        0.045     2.047 r  BUSY_OBUFT_inst_i_1/O
                         net (fo=9, routed)           1.469     3.515    HNHIT_TRI[0]
    N3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.339 r  HNHIT_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.339    HNHIT[0]
    N3                                                                r  HNHIT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL
                            (input port)
  Destination:            HNHIT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.438ns  (logic 1.539ns (34.689%)  route 2.898ns (65.311%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  SEL (IN)
                         net (fo=0)                   0.000     0.000    SEL
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  SEL_IBUF_inst/O
                         net (fo=2, routed)           1.732     2.004    r/c1/SEL_IBUF
    SLICE_X12Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.049 r  r/c1/HNHIT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.166     3.215    HNHIT_OBUF[8]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.438 r  HNHIT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.438    HNHIT[8]
    N2                                                                r  HNHIT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/b1/mem_reg_192_255_15_17/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDATA[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.963ns (46.566%)  route 5.695ns (53.434%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.623     5.207    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X6Y19          RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     6.521 r  r/b1/mem_reg_192_255_15_17/DP/O
                         net (fo=1, routed)           0.938     7.459    r/b1/mem_reg_192_255_15_17_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.124     7.583 r  r/b1/HDATA_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.757    12.340    HDATA_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    15.865 r  HDATA_OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.865    HDATA[16]
    G2                                                                r  HDATA[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.102ns (45.820%)  route 4.850ns (54.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  r/c1/nhit_reg[8]/Q
                         net (fo=2, routed)           1.503     7.161    r/c1/NHIT[8]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.285 r  r/c1/HNHIT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.347    10.633    HNHIT_OBUF[8]
    N2                   OBUF (Prop_obuf_I_O)         3.522    14.155 r  HNHIT_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.155    HNHIT[8]
    N2                                                                r  HNHIT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 3.979ns (48.283%)  route 4.262ns (51.717%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.621     5.205    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.661 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          4.262     9.923    HNHIT_OBUF[0]
    N3                   OBUFT (Prop_obuft_I_O)       3.523    13.446 r  HNHIT_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    13.446    HNHIT[0]
    N3                                                                r  HNHIT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 3.985ns (50.095%)  route 3.970ns (49.905%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  r/c1/nhit_reg[7]/Q
                         net (fo=7, routed)           3.970     9.628    HNHIT_OBUF[7]
    P3                   OBUFT (Prop_obuft_I_O)       3.529    13.157 r  HNHIT_OBUFT[7]_inst/O
                         net (fo=0)                   0.000    13.157    HNHIT[7]
    P3                                                                r  HNHIT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.173ns (52.459%)  route 3.782ns (47.541%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.615     5.199    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.677 r  r/a1/running_reg/Q
                         net (fo=12, routed)          3.782     9.459    BUSY_OBUF
    P4                   OBUFT (Prop_obuft_I_O)       3.695    13.154 r  BUSY_OBUFT_inst/O
                         net (fo=0)                   0.000    13.154    BUSY
    P4                                                                r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.353ns  (logic 4.025ns (63.359%)  route 2.328ns (36.641%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  r/c1/nhit_reg[3]/Q
                         net (fo=19, routed)          2.328     7.986    HNHIT_OBUF[3]
    T12                  OBUFT (Prop_obuft_I_O)       3.569    11.556 r  HNHIT_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    11.556    HNHIT[3]
    T12                                                               r  HNHIT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.241ns  (logic 4.029ns (64.560%)  route 2.212ns (35.440%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.621     5.205    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.661 r  r/c1/nhit_reg[6]/Q
                         net (fo=8, routed)           2.212     7.873    HNHIT_OBUF[6]
    R10                  OBUFT (Prop_obuft_I_O)       3.573    11.447 r  HNHIT_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    11.447    HNHIT[6]
    R10                                                               r  HNHIT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 4.155ns (68.325%)  route 1.926ns (31.675%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     5.621 r  r/c1/nhit_reg[2]/Q
                         net (fo=17, routed)          1.926     7.548    HNHIT_OBUF[2]
    R13                  OBUFT (Prop_obuft_I_O)       3.736    11.284 r  HNHIT_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    11.284    HNHIT[2]
    R13                                                               r  HNHIT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 4.027ns (66.658%)  route 2.014ns (33.342%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  r/c1/nhit_reg[4]/Q
                         net (fo=18, routed)          2.014     7.673    HNHIT_OBUF[4]
    R12                  OBUFT (Prop_obuft_I_O)       3.571    11.244 r  HNHIT_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    11.244    HNHIT[4]
    R12                                                               r  HNHIT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.943ns  (logic 4.011ns (67.494%)  route 1.932ns (32.506%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618     5.202    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     5.658 r  r/c1/nhit_reg[1]/Q
                         net (fo=18, routed)          1.932     7.590    HNHIT_OBUF[1]
    T13                  OBUFT (Prop_obuft_I_O)       3.555    11.145 r  HNHIT_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    11.145    HNHIT[1]
    T13                                                               r  HNHIT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r/c1/nhit_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.410ns (75.927%)  route 0.447ns (24.073%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[5]/Q
                         net (fo=17, routed)          0.447     2.117    HNHIT_OBUF[5]
    R11                  OBUFT (Prop_obuft_I_O)       1.269     3.385 r  HNHIT_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     3.385    HNHIT[5]
    R11                                                               r  HNHIT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.397ns (74.233%)  route 0.485ns (25.767%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[1]/Q
                         net (fo=18, routed)          0.485     2.152    HNHIT_OBUF[1]
    T13                  OBUFT (Prop_obuft_I_O)       1.256     3.408 r  HNHIT_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     3.408    HNHIT[1]
    T13                                                               r  HNHIT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.412ns (74.311%)  route 0.488ns (25.689%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[4]/Q
                         net (fo=18, routed)          0.488     2.156    HNHIT_OBUF[4]
    R12                  OBUFT (Prop_obuft_I_O)       1.271     3.427 r  HNHIT_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     3.427    HNHIT[4]
    R12                                                               r  HNHIT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.444ns (75.194%)  route 0.476ns (24.806%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.128     1.655 r  r/c1/nhit_reg[2]/Q
                         net (fo=17, routed)          0.476     2.131    HNHIT_OBUF[2]
    R13                  OBUFT (Prop_obuft_I_O)       1.316     3.447 r  HNHIT_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     3.447    HNHIT[2]
    R13                                                               r  HNHIT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.415ns (71.431%)  route 0.566ns (28.569%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[6]/Q
                         net (fo=8, routed)           0.566     2.236    HNHIT_OBUF[6]
    R10                  OBUFT (Prop_obuft_I_O)       1.274     3.509 r  HNHIT_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     3.509    HNHIT[6]
    R10                                                               r  HNHIT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.411ns (69.000%)  route 0.634ns (31.000%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[3]/Q
                         net (fo=19, routed)          0.634     2.302    HNHIT_OBUF[3]
    T12                  OBUFT (Prop_obuft_I_O)       1.270     3.571 r  HNHIT_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     3.571    HNHIT[3]
    T12                                                               r  HNHIT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/a1/running_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.426ns (49.725%)  route 1.442ns (50.275%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.524    r/a1/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  r/a1/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.148     1.672 r  r/a1/running_reg/Q
                         net (fo=12, routed)          1.442     3.113    BUSY_OBUF
    P4                   OBUFT (Prop_obuft_I_O)       1.278     4.391 r  BUSY_OBUFT_inst/O
                         net (fo=0)                   0.000     4.391    BUSY
    P4                                                                r  BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.371ns (47.112%)  route 1.539ns (52.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  r/c1/nhit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[7]/Q
                         net (fo=7, routed)           1.539     3.207    HNHIT_OBUF[7]
    P3                   OBUFT (Prop_obuft_I_O)       1.230     4.436 r  HNHIT_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     4.436    HNHIT[7]
    P3                                                                r  HNHIT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.007ns  (logic 1.365ns (45.394%)  route 1.642ns (54.606%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.529    r/c1/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  r/c1/nhit_reg[0]/Q
                         net (fo=16, routed)          1.642     3.312    HNHIT_OBUF[0]
    N3                   OBUFT (Prop_obuft_I_O)       1.224     4.536 r  HNHIT_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     4.536    HNHIT[0]
    N3                                                                r  HNHIT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r/c1/nhit_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HNHIT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.230ns  (logic 1.409ns (43.617%)  route 1.821ns (56.383%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.527    r/c1/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  r/c1/nhit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.668 r  r/c1/nhit_reg[8]/Q
                         net (fo=2, routed)           0.655     2.323    r/c1/NHIT[8]
    SLICE_X12Y40         LUT2 (Prop_lut2_I0_O)        0.045     2.368 r  r/c1/HNHIT_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.166     3.534    HNHIT_OBUF[8]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.757 r  HNHIT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.757    HNHIT[8]
    N2                                                                r  HNHIT[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            r/SS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.530ns  (logic 1.496ns (27.050%)  route 4.034ns (72.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    D3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  START_IBUF_inst/O
                         net (fo=1, routed)           4.034     5.530    r/START_IBUF
    SLICE_X7Y27          FDRE                                         r  r/SS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503     4.908    r/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  r/SS_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            r/SS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.264ns (12.146%)  route 1.906ns (87.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  START_IBUF_inst/O
                         net (fo=1, routed)           1.906     2.170    r/START_IBUF
    SLICE_X7Y27          FDRE                                         r  r/SS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     2.041    r/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  r/SS_reg/C





