// Seed: 895647462
module module_0 (
    input tri0 id_0
);
  wire id_2;
endmodule
module module_1 (
    input wire id_0
    , id_35,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output logic id_7,
    output wor id_8,
    output tri1 id_9,
    output tri0 id_10,
    output supply1 id_11,
    input wand id_12,
    input tri1 void id_13,
    input tri id_14,
    input tri0 id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18,
    output supply0 id_19,
    output tri1 id_20,
    output logic id_21,
    output wire id_22,
    output logic id_23,
    input wor id_24,
    input logic id_25,
    output wire id_26,
    input logic id_27,
    input tri0 id_28,
    input wire id_29,
    input tri0 id_30,
    output tri1 id_31,
    output wor id_32,
    input tri0 id_33
);
  always id_21 <= 1;
  uwire   id_36 = id_29;
  supply1 id_37 = 1, id_38;
  id_39(
      .id_0(id_28)
  ); id_40 :
  assert property (@(id_14 ^ 1'd0) 1'b0) id_23 <= ~id_33;
  wire id_41;
  wire id_42 id_43;
  always_latch #1
    if (1) id_7 <= id_27;
    else @(1) id_26 = id_12;
  module_0(
      id_36
  );
  assign id_7 = id_25;
endmodule
