Classify instructions into R/I/S/B/U/J-types, and generate register masks.

device:
    GAL22V10

pins:
    GND P6  P5  P4  P3  P2  _   _   _   _   _   _
    _   R   I   S   B   U   J   S1  S2  RD  _   VCC

table:
    P6  P5  P4  P3  P2  |   R   I   S   B   U   J   S1  S2  RD
    0   0   0   0   0   |   0   1   0   0   0   0   1   0   1
    0   0   0   0   1   |   0   0   0   0   0   0   0   0   0
    0   0   0   1   0   |   0   0   0   0   0   0   0   0   0
    0   0   0   1   1   |   0   1   0   0   0   0   1   0   1
    0   0   1   0   0   |   0   1   0   0   0   0   1   0   1
    0   0   1   0   1   |   0   0   0   0   1   0   0   0   1
    0   0   1   1   0   |   0   0   0   0   0   0   0   0   0
    0   0   1   1   1   |   0   0   0   0   0   0   0   0   0
    0   1   0   0   0   |   0   0   1   0   0   0   1   1   0
    0   1   0   0   1   |   0   0   0   0   0   0   0   0   0
    0   1   0   1   0   |   0   0   0   0   0   0   0   0   0
    0   1   0   1   1   |   0   0   0   0   0   0   0   0   0
    0   1   1   0   0   |   1   0   0   0   0   0   1   1   1
    0   1   1   0   1   |   0   0   0   0   1   0   0   0   1
    0   1   1   1   0   |   0   0   0   0   0   0   0   0   0
    0   1   1   1   1   |   0   0   0   0   0   0   0   0   0
    1   0   0   0   0   |   0   0   0   0   0   0   0   0   0
    1   0   0   0   1   |   0   0   0   0   0   0   0   0   0
    1   0   0   1   0   |   0   0   0   0   0   0   0   0   0
    1   0   0   1   1   |   0   0   0   0   0   0   0   0   0
    1   0   1   0   0   |   0   0   0   0   0   0   0   0   0
    1   0   1   0   1   |   0   0   0   0   0   0   0   0   0
    1   0   1   1   0   |   0   0   0   0   0   0   0   0   0
    1   0   1   1   1   |   0   0   0   0   0   0   0   0   0
    1   1   0   0   0   |   0   0   0   1   0   0   1   1   0
    1   1   0   0   1   |   0   1   0   0   0   0   1   0   1
    1   1   0   1   0   |   0   0   0   0   0   0   0   0   0
    1   1   0   1   1   |   0   0   0   0   0   1   0   0   1
    1   1   1   0   0   |   0   1   0   0   0   0   1   0   1
    1   1   1   0   1   |   0   0   0   0   0   0   0   0   0
    1   1   1   1   0   |   0   0   0   0   0   0   0   0   0
    1   1   1   1   1   |   0   0   0   0   0   0   0   0   0
