digraph "CFG for '_Z15relu_derivativePfS_j' function" {
	label="CFG for '_Z15relu_derivativePfS_j' function";

	Node0x59b9090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp ult i32 %12, %2\l  br i1 %13, label %14, label %21\l|{<s0>T|<s1>F}}"];
	Node0x59b9090:s0 -> Node0x59baf90;
	Node0x59b9090:s1 -> Node0x59bb020;
	Node0x59baf90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %1, i64 %15\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fcmp contract oeq float %17, 0.000000e+00\l  br i1 %18, label %19, label %21\l|{<s0>T|<s1>F}}"];
	Node0x59baf90:s0 -> Node0x59bc5f0;
	Node0x59baf90:s1 -> Node0x59bb020;
	Node0x59bc5f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%19:\l19:                                               \l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  store float 0.000000e+00, float addrspace(1)* %20, align 4, !tbaa !7\l  br label %21\l}"];
	Node0x59bc5f0 -> Node0x59bb020;
	Node0x59bb020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%21:\l21:                                               \l  ret void\l}"];
}
