/* Quartus II Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/") File("DE0_Default.pof") MfrSpec(OpMask(3) Child_OpMask(1 3));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
