`default_nettype none

module alu_test(
  input wire clk,
  output wire result_out,
  output reg done
  );

wire [15:0] out_data = 16'h0000;
reg [3:0] opcode = 4'h0;
reg [1:0] extra = 2'b00;
reg [15:0] d1 = 16'h0000;
reg [15:0] d2 = 16'h0000;
reg [7:0] constant = 16'h0000;
ALU alu (
  .i_opcode(opcode),
  .i_shift_dir(extra[0]),
  .i_data1(d1),
  .i_data2(d2),
  .o_data(out_data));
reg [15:0] expected = 16'h0000;

wire [31:0] result = out_data - expected;
reg output_valid = 1'b1;
assign result_out = |result & output_valid;

initial begin
done = 1'b0;
output_valid = 0;

#10
output_valid = 1'b0;
done = 1'b1;
end

endmodule
