#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8003c0d0f0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7f8003c1a1d0_0 .var "CLK", 0 0;
v0x7f8003c1a270_0 .var "KEY", 0 0;
v0x7f8003c1a320_0 .net "LED", 0 0, L_0x7f8003c1a570;  1 drivers
v0x7f8003c1a3f0_0 .var "RST_N", 0 0;
v0x7f8003c1a4a0_0 .net "STATE", 0 0, L_0x7f8003c1a620;  1 drivers
S_0x7f8003c0d260 .scope module, "led_ex_inst" "led_ex" 2 33, 3 1 0, S_0x7f8003c0d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST_N";
    .port_info 2 /INPUT 1 "KEY";
    .port_info 3 /OUTPUT 1 "LED";
    .port_info 4 /OUTPUT 1 "STATE";
L_0x7f8003c1a570 .functor BUFZ 1, v0x7f8003c1a010_0, C4<0>, C4<0>, C4<0>;
L_0x7f8003c1a620 .functor BUFZ 1, v0x7f8003c1a0b0_0, C4<0>, C4<0>, C4<0>;
v0x7f8005104190_0 .net "CLK", 0 0, v0x7f8003c1a1d0_0;  1 drivers
v0x7f8003c19d50_0 .net "KEY", 0 0, v0x7f8003c1a270_0;  1 drivers
v0x7f8003c19e00_0 .net "LED", 0 0, L_0x7f8003c1a570;  alias, 1 drivers
v0x7f8003c19e90_0 .net "RST_N", 0 0, v0x7f8003c1a3f0_0;  1 drivers
v0x7f8003c19f30_0 .net "STATE", 0 0, L_0x7f8003c1a620;  alias, 1 drivers
v0x7f8003c1a010_0 .var "led", 0 0;
v0x7f8003c1a0b0_0 .var "state", 0 0;
E_0x7f8005104140 .event posedge, v0x7f8005104190_0;
    .scope S_0x7f8003c0d260;
T_0 ;
    %wait E_0x7f8005104140;
    %load/vec4 v0x7f8003c19e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a0b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8003c1a0b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f8003c19d50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x7f8003c1a0b0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x7f8003c1a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a010_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8003c1a0b0_0;
    %pad/u 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f8003c19d50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x7f8003c1a0b0_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x7f8003c1a0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a010_0, 0;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8003c0d0f0;
T_1 ;
    %vpi_call 2 9 "$dumpfile", "led_ex.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8003c0d0f0 {0 0 0};
    %vpi_call 2 11 "$monitor", "CLK:%b RST_N:%b SEL:%b LED:%b STATE:%d", v0x7f8003c1a1d0_0, v0x7f8003c1a3f0_0, v0x7f8003c1a270_0, v0x7f8003c1a320_0, v0x7f8003c1a4a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a3f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a3f0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a3f0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8003c1a270_0, 0;
    %delay 20, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f8003c0d0f0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7f8003c1a1d0_0;
    %inv;
    %assign/vec4 v0x7f8003c1a1d0_0, 0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "led_ex.v";
