<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSVHDL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_MIPS_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_MIPS_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_MIPS_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1610657205" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1610657205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657237" xil_pn:in_ck="6717641890195437599" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1610657237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ADD1/ADD1.vhd"/>
      <outfile xil_pn:name="../ADD2/ADD2.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ALUCTR/ALUCTR.vhd"/>
      <outfile xil_pn:name="../CTL/CTL.vhd"/>
      <outfile xil_pn:name="../CtrlFSM/CtrlFSM.vhd"/>
      <outfile xil_pn:name="../EXT/EXT.vhd"/>
      <outfile xil_pn:name="../IM/IM.vhd"/>
      <outfile xil_pn:name="../MUX32/MUX32.vhd"/>
      <outfile xil_pn:name="../MUX5/MUX5.vhd"/>
      <outfile xil_pn:name="../PC/PC.vhd"/>
      <outfile xil_pn:name="../RAM/RAM.vhd"/>
      <outfile xil_pn:name="../REG/REG.vhd"/>
      <outfile xil_pn:name="MIPS.vhd"/>
      <outfile xil_pn:name="MIPS_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1610657237" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1812230896975583775" xil_pn:start_ts="1610657237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657237" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6849591500459315423" xil_pn:start_ts="1610657237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657205" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2910596809194501563" xil_pn:start_ts="1610657205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657237" xil_pn:in_ck="6717641890195437599" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1610657237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ADD1/ADD1.vhd"/>
      <outfile xil_pn:name="../ADD2/ADD2.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ALUCTR/ALUCTR.vhd"/>
      <outfile xil_pn:name="../CTL/CTL.vhd"/>
      <outfile xil_pn:name="../CtrlFSM/CtrlFSM.vhd"/>
      <outfile xil_pn:name="../EXT/EXT.vhd"/>
      <outfile xil_pn:name="../IM/IM.vhd"/>
      <outfile xil_pn:name="../MUX32/MUX32.vhd"/>
      <outfile xil_pn:name="../MUX5/MUX5.vhd"/>
      <outfile xil_pn:name="../PC/PC.vhd"/>
      <outfile xil_pn:name="../RAM/RAM.vhd"/>
      <outfile xil_pn:name="../REG/REG.vhd"/>
      <outfile xil_pn:name="MIPS.vhd"/>
      <outfile xil_pn:name="MIPS_Test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1610657242" xil_pn:in_ck="6717641890195437599" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7562929900656945062" xil_pn:start_ts="1610657237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_MIPS_sch_tb_beh.prj"/>
      <outfile xil_pn:name="MIPS_MIPS_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1610667195" xil_pn:in_ck="2278334711061903538" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1330399828083803015" xil_pn:start_ts="1610667195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_MIPS_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3470676146808456265" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2910596809194501563" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8805487307521236875" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657122" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-709650037793293361" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1610657172" xil_pn:in_ck="867407428822767351" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8888832391667191601" xil_pn:start_ts="1610657122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="MIPS.lso"/>
      <outfile xil_pn:name="MIPS.ngc"/>
      <outfile xil_pn:name="MIPS.ngr"/>
      <outfile xil_pn:name="MIPS.prj"/>
      <outfile xil_pn:name="MIPS.stx"/>
      <outfile xil_pn:name="MIPS.syr"/>
      <outfile xil_pn:name="MIPS.xst"/>
      <outfile xil_pn:name="MIPS_vhdl.prj"/>
      <outfile xil_pn:name="MIPS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
