Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Dec 03 13:42:09 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file digitalClock_timing_summary_routed.rpt -rpx digitalClock_timing_summary_routed.rpx
| Design       : digitalClock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.469      -30.562                      7                  250        0.104        0.000                      0                  250        4.500        0.000                       0                   111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.469      -30.562                      7                  250        0.104        0.000                      0                  250        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -5.469ns,  Total Violation      -30.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsTens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.501ns  (logic 8.302ns (53.558%)  route 7.199ns (46.442%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         0.902     6.674    hrs_reg[3]_rep__0_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.798 r  hrsTens[2]_i_122/O
                         net (fo=6, routed)           0.360     7.158    hrsTens[2]_i_122_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.554 r  hrsTens_reg[2]_i_323/CO[3]
                         net (fo=1, routed)           0.000     7.554    hrsTens_reg[2]_i_323_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  hrsTens_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000     7.671    hrsTens_reg[2]_i_262_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  hrsTens_reg[2]_i_184/CO[1]
                         net (fo=34, routed)          0.554     8.382    hrsTens_reg[2]_i_184_n_2
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.182 r  hrsTens_reg[2]_i_181/CO[2]
                         net (fo=4, routed)           0.351     9.533    hrsTens_reg[2]_i_181_n_1
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.320 r  hrsTens_reg[3]_i_26/O[1]
                         net (fo=2, routed)           0.555    10.875    hrsTens_reg[3]_i_26_n_6
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.295    11.170 r  hrsTens[3]_i_18/O
                         net (fo=2, routed)           0.454    11.624    hrsTens[3]_i_18_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.328    11.952 r  hrsTens[3]_i_21/O
                         net (fo=1, routed)           0.000    11.952    hrsTens[3]_i_21_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.530 r  hrsTens_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.912    13.442    hrsTens_reg[3]_i_14_n_5
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.330    13.772 r  hrsTens[3]_i_6/O
                         net (fo=2, routed)           0.690    14.462    hrsTens[3]_i_6_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.327    14.789 r  hrsTens[3]_i_10/O
                         net (fo=1, routed)           0.000    14.789    hrsTens[3]_i_10_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.190 r  hrsTens_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.190    hrsTens_reg[3]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  hrsTens_reg[2]_i_266/CO[3]
                         net (fo=1, routed)           0.000    15.304    hrsTens_reg[2]_i_266_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.638 r  hrsTens_reg[2]_i_186/O[1]
                         net (fo=3, routed)           0.801    16.439    hrsTens_reg[2]_i_186_n_6
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.303    16.742 r  hrsTens[2]_i_189/O
                         net (fo=1, routed)           0.000    16.742    hrsTens[2]_i_189_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.292 r  hrsTens_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.292    hrsTens_reg[2]_i_129_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.605 r  hrsTens_reg[2]_i_60/O[3]
                         net (fo=3, routed)           0.322    17.926    hrsTens_reg[2]_i_60_n_4
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.306    18.232 r  hrsTens[2]_i_80/O
                         net (fo=1, routed)           0.532    18.765    hrsTens[2]_i_80_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.272 r  hrsTens_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.272    hrsTens_reg[2]_i_37_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.386 r  hrsTens_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.386    hrsTens_reg[2]_i_14_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.614 r  hrsTens_reg[2]_i_5/CO[2]
                         net (fo=4, routed)           0.604    20.218    hrsTens_reg[2]_i_5_n_1
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.313    20.531 r  hrsTens[0]_i_3/O
                         net (fo=1, routed)           0.162    20.693    hrsTens[0]_i_3_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124    20.817 r  hrsTens[0]_i_1/O
                         net (fo=1, routed)           0.000    20.817    hrsTens[0]_i_1_n_0
    SLICE_X6Y95          FDRE                                         r  hrsTens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  hrsTens_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDRE (Setup_fdre_C_D)        0.081    15.347    hrsTens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -20.817    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.462ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsTens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.444ns  (logic 8.302ns (53.755%)  route 7.142ns (46.245%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         0.902     6.674    hrs_reg[3]_rep__0_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.798 r  hrsTens[2]_i_122/O
                         net (fo=6, routed)           0.360     7.158    hrsTens[2]_i_122_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.554 r  hrsTens_reg[2]_i_323/CO[3]
                         net (fo=1, routed)           0.000     7.554    hrsTens_reg[2]_i_323_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  hrsTens_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000     7.671    hrsTens_reg[2]_i_262_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  hrsTens_reg[2]_i_184/CO[1]
                         net (fo=34, routed)          0.554     8.382    hrsTens_reg[2]_i_184_n_2
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.182 r  hrsTens_reg[2]_i_181/CO[2]
                         net (fo=4, routed)           0.351     9.533    hrsTens_reg[2]_i_181_n_1
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.320 r  hrsTens_reg[3]_i_26/O[1]
                         net (fo=2, routed)           0.555    10.875    hrsTens_reg[3]_i_26_n_6
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.295    11.170 r  hrsTens[3]_i_18/O
                         net (fo=2, routed)           0.454    11.624    hrsTens[3]_i_18_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.328    11.952 r  hrsTens[3]_i_21/O
                         net (fo=1, routed)           0.000    11.952    hrsTens[3]_i_21_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.530 r  hrsTens_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.912    13.442    hrsTens_reg[3]_i_14_n_5
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.330    13.772 r  hrsTens[3]_i_6/O
                         net (fo=2, routed)           0.690    14.462    hrsTens[3]_i_6_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.327    14.789 r  hrsTens[3]_i_10/O
                         net (fo=1, routed)           0.000    14.789    hrsTens[3]_i_10_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.190 r  hrsTens_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.190    hrsTens_reg[3]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  hrsTens_reg[2]_i_266/CO[3]
                         net (fo=1, routed)           0.000    15.304    hrsTens_reg[2]_i_266_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.638 r  hrsTens_reg[2]_i_186/O[1]
                         net (fo=3, routed)           0.801    16.439    hrsTens_reg[2]_i_186_n_6
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.303    16.742 r  hrsTens[2]_i_189/O
                         net (fo=1, routed)           0.000    16.742    hrsTens[2]_i_189_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.292 r  hrsTens_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.292    hrsTens_reg[2]_i_129_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.605 r  hrsTens_reg[2]_i_60/O[3]
                         net (fo=3, routed)           0.322    17.926    hrsTens_reg[2]_i_60_n_4
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.306    18.232 r  hrsTens[2]_i_80/O
                         net (fo=1, routed)           0.532    18.765    hrsTens[2]_i_80_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.272 r  hrsTens_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.272    hrsTens_reg[2]_i_37_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.386 r  hrsTens_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.386    hrsTens_reg[2]_i_14_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.614 r  hrsTens_reg[2]_i_5/CO[2]
                         net (fo=4, routed)           0.560    20.174    hrsTens_reg[2]_i_5_n_1
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.313    20.487 r  hrsTens[3]_i_2/O
                         net (fo=1, routed)           0.149    20.636    hrsTens[3]_i_2_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I4_O)        0.124    20.760 r  hrsTens[3]_i_1/O
                         net (fo=1, routed)           0.000    20.760    hrsTens[3]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  hrsTens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  hrsTens_reg[3]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.031    15.297    hrsTens_reg[3]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                 -5.462    

Slack (VIOLATED) :        -5.373ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsTens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 8.302ns (54.077%)  route 7.050ns (45.923%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         0.902     6.674    hrs_reg[3]_rep__0_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.798 r  hrsTens[2]_i_122/O
                         net (fo=6, routed)           0.360     7.158    hrsTens[2]_i_122_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.554 r  hrsTens_reg[2]_i_323/CO[3]
                         net (fo=1, routed)           0.000     7.554    hrsTens_reg[2]_i_323_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  hrsTens_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000     7.671    hrsTens_reg[2]_i_262_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  hrsTens_reg[2]_i_184/CO[1]
                         net (fo=34, routed)          0.554     8.382    hrsTens_reg[2]_i_184_n_2
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.182 r  hrsTens_reg[2]_i_181/CO[2]
                         net (fo=4, routed)           0.351     9.533    hrsTens_reg[2]_i_181_n_1
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.320 r  hrsTens_reg[3]_i_26/O[1]
                         net (fo=2, routed)           0.555    10.875    hrsTens_reg[3]_i_26_n_6
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.295    11.170 r  hrsTens[3]_i_18/O
                         net (fo=2, routed)           0.454    11.624    hrsTens[3]_i_18_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.328    11.952 r  hrsTens[3]_i_21/O
                         net (fo=1, routed)           0.000    11.952    hrsTens[3]_i_21_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.530 r  hrsTens_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.912    13.442    hrsTens_reg[3]_i_14_n_5
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.330    13.772 r  hrsTens[3]_i_6/O
                         net (fo=2, routed)           0.690    14.462    hrsTens[3]_i_6_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.327    14.789 r  hrsTens[3]_i_10/O
                         net (fo=1, routed)           0.000    14.789    hrsTens[3]_i_10_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.190 r  hrsTens_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.190    hrsTens_reg[3]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  hrsTens_reg[2]_i_266/CO[3]
                         net (fo=1, routed)           0.000    15.304    hrsTens_reg[2]_i_266_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.638 r  hrsTens_reg[2]_i_186/O[1]
                         net (fo=3, routed)           0.801    16.439    hrsTens_reg[2]_i_186_n_6
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.303    16.742 r  hrsTens[2]_i_189/O
                         net (fo=1, routed)           0.000    16.742    hrsTens[2]_i_189_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.292 r  hrsTens_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.292    hrsTens_reg[2]_i_129_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.605 r  hrsTens_reg[2]_i_60/O[3]
                         net (fo=3, routed)           0.322    17.926    hrsTens_reg[2]_i_60_n_4
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.306    18.232 r  hrsTens[2]_i_80/O
                         net (fo=1, routed)           0.532    18.765    hrsTens[2]_i_80_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.272 r  hrsTens_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.272    hrsTens_reg[2]_i_37_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.386 r  hrsTens_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.386    hrsTens_reg[2]_i_14_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.614 r  hrsTens_reg[2]_i_5/CO[2]
                         net (fo=4, routed)           0.463    20.077    hrsTens_reg[2]_i_5_n_1
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.313    20.390 r  hrsTens[1]_i_2/O
                         net (fo=1, routed)           0.154    20.544    hrsTens[1]_i_2_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    20.668 r  hrsTens[1]_i_1/O
                         net (fo=1, routed)           0.000    20.668    hrsTens[1]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  hrsTens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  hrsTens_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029    15.295    hrsTens_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -20.668    
  -------------------------------------------------------------------
                         slack                                 -5.373    

Slack (VIOLATED) :        -5.348ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsTens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 8.302ns (54.156%)  route 7.028ns (45.844%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         0.902     6.674    hrs_reg[3]_rep__0_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I0_O)        0.124     6.798 r  hrsTens[2]_i_122/O
                         net (fo=6, routed)           0.360     7.158    hrsTens[2]_i_122_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.554 r  hrsTens_reg[2]_i_323/CO[3]
                         net (fo=1, routed)           0.000     7.554    hrsTens_reg[2]_i_323_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  hrsTens_reg[2]_i_262/CO[3]
                         net (fo=1, routed)           0.000     7.671    hrsTens_reg[2]_i_262_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  hrsTens_reg[2]_i_184/CO[1]
                         net (fo=34, routed)          0.554     8.382    hrsTens_reg[2]_i_184_n_2
    SLICE_X5Y85          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.182 r  hrsTens_reg[2]_i_181/CO[2]
                         net (fo=4, routed)           0.351     9.533    hrsTens_reg[2]_i_181_n_1
    SLICE_X5Y86          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    10.320 r  hrsTens_reg[3]_i_26/O[1]
                         net (fo=2, routed)           0.555    10.875    hrsTens_reg[3]_i_26_n_6
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.295    11.170 r  hrsTens[3]_i_18/O
                         net (fo=2, routed)           0.454    11.624    hrsTens[3]_i_18_n_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.328    11.952 r  hrsTens[3]_i_21/O
                         net (fo=1, routed)           0.000    11.952    hrsTens[3]_i_21_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.530 r  hrsTens_reg[3]_i_14/O[2]
                         net (fo=2, routed)           0.912    13.442    hrsTens_reg[3]_i_14_n_5
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.330    13.772 r  hrsTens[3]_i_6/O
                         net (fo=2, routed)           0.690    14.462    hrsTens[3]_i_6_n_0
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.327    14.789 r  hrsTens[3]_i_10/O
                         net (fo=1, routed)           0.000    14.789    hrsTens[3]_i_10_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.190 r  hrsTens_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.190    hrsTens_reg[3]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.304 r  hrsTens_reg[2]_i_266/CO[3]
                         net (fo=1, routed)           0.000    15.304    hrsTens_reg[2]_i_266_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.638 r  hrsTens_reg[2]_i_186/O[1]
                         net (fo=3, routed)           0.801    16.439    hrsTens_reg[2]_i_186_n_6
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.303    16.742 r  hrsTens[2]_i_189/O
                         net (fo=1, routed)           0.000    16.742    hrsTens[2]_i_189_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.292 r  hrsTens_reg[2]_i_129/CO[3]
                         net (fo=1, routed)           0.000    17.292    hrsTens_reg[2]_i_129_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.605 r  hrsTens_reg[2]_i_60/O[3]
                         net (fo=3, routed)           0.322    17.926    hrsTens_reg[2]_i_60_n_4
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.306    18.232 r  hrsTens[2]_i_80/O
                         net (fo=1, routed)           0.532    18.765    hrsTens[2]_i_80_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.272 r  hrsTens_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.272    hrsTens_reg[2]_i_37_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.386 r  hrsTens_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.386    hrsTens_reg[2]_i_14_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.614 r  hrsTens_reg[2]_i_5/CO[2]
                         net (fo=4, routed)           0.446    20.060    hrsTens_reg[2]_i_5_n_1
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.313    20.373 r  hrsTens[2]_i_2/O
                         net (fo=1, routed)           0.149    20.521    hrsTens[2]_i_2_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I4_O)        0.124    20.645 r  hrsTens[2]_i_1/O
                         net (fo=1, routed)           0.000    20.645    hrsTens[2]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  hrsTens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  hrsTens_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)        0.031    15.297    hrsTens_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -20.645    
  -------------------------------------------------------------------
                         slack                                 -5.348    

Slack (VIOLATED) :        -3.094ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsOnes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 5.352ns (41.083%)  route 7.675ns (58.917%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         2.013     7.784    hrs_reg[3]_rep__0_n_0
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.908 r  hrsOnes[0]_i_174/O
                         net (fo=1, routed)           0.000     7.908    hrsOnes[0]_i_174_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.421 r  hrsOnes_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000     8.421    hrsOnes_reg[0]_i_135_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.578 f  hrsOnes_reg[0]_i_106/CO[1]
                         net (fo=34, routed)          1.074     9.652    hrsOnes_reg[0]_i_106_n_2
    SLICE_X11Y89         LUT3 (Prop_lut3_I1_O)        0.358    10.010 r  hrsOnes[0]_i_53/O
                         net (fo=16, routed)          0.844    10.854    hrsOnes[0]_i_53_n_0
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.326    11.180 r  hrsOnes[0]_i_94/O
                         net (fo=1, routed)           0.000    11.180    hrsOnes[0]_i_94_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.581 r  hrsOnes_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.581    hrsOnes_reg[0]_i_49_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.820 r  hrsOnes_reg[0]_i_37/O[2]
                         net (fo=2, routed)           0.803    12.623    hrsOnes_reg[0]_i_37_n_5
    SLICE_X13Y88         LUT3 (Prop_lut3_I2_O)        0.331    12.954 r  hrsOnes[0]_i_26/O
                         net (fo=2, routed)           0.617    13.571    hrsOnes[0]_i_26_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  hrsOnes_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.159    hrsOnes_reg[0]_i_15_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.493 r  hrsOnes_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.578    15.071    hrsOnes_reg[0]_i_11_n_6
    SLICE_X12Y91         LUT2 (Prop_lut2_I1_O)        0.303    15.374 r  hrsOnes[0]_i_13/O
                         net (fo=1, routed)           0.000    15.374    hrsOnes[0]_i_13_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    15.604 r  hrsOnes_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.458    16.062    hrsOnes_reg[0]_i_10_n_6
    SLICE_X10Y91         LUT3 (Prop_lut3_I2_O)        0.306    16.368 r  hrsOnes[0]_i_6/O
                         net (fo=1, routed)           0.000    16.368    hrsOnes[0]_i_6_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.623 r  hrsOnes_reg[0]_i_3/O[3]
                         net (fo=3, routed)           0.979    17.602    hrsOnes_reg[0]_i_3_n_4
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.307    17.909 r  hrsOnes[3]_i_4/O
                         net (fo=1, routed)           0.310    18.219    hrsOnes[3]_i_4_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.124    18.343 r  hrsOnes[3]_i_2/O
                         net (fo=1, routed)           0.000    18.343    hrsOnes[3]_i_2_n_0
    SLICE_X8Y94          FDRE                                         r  hrsOnes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.524    14.947    clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  hrsOnes_reg[3]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079    15.249    hrsOnes_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -18.343    
  -------------------------------------------------------------------
                         slack                                 -3.094    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsOnes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.975ns  (logic 5.680ns (43.776%)  route 7.295ns (56.224%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         2.013     7.784    hrs_reg[3]_rep__0_n_0
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.908 r  hrsOnes[0]_i_174/O
                         net (fo=1, routed)           0.000     7.908    hrsOnes[0]_i_174_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.421 r  hrsOnes_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000     8.421    hrsOnes_reg[0]_i_135_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.578 f  hrsOnes_reg[0]_i_106/CO[1]
                         net (fo=34, routed)          1.074     9.652    hrsOnes_reg[0]_i_106_n_2
    SLICE_X11Y89         LUT3 (Prop_lut3_I1_O)        0.358    10.010 r  hrsOnes[0]_i_53/O
                         net (fo=16, routed)          0.844    10.854    hrsOnes[0]_i_53_n_0
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.326    11.180 r  hrsOnes[0]_i_94/O
                         net (fo=1, routed)           0.000    11.180    hrsOnes[0]_i_94_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.581 r  hrsOnes_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.581    hrsOnes_reg[0]_i_49_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.820 r  hrsOnes_reg[0]_i_37/O[2]
                         net (fo=2, routed)           0.803    12.623    hrsOnes_reg[0]_i_37_n_5
    SLICE_X13Y88         LUT3 (Prop_lut3_I2_O)        0.331    12.954 r  hrsOnes[0]_i_26/O
                         net (fo=2, routed)           0.617    13.571    hrsOnes[0]_i_26_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  hrsOnes_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.159    hrsOnes_reg[0]_i_15_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.493 r  hrsOnes_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.578    15.071    hrsOnes_reg[0]_i_11_n_6
    SLICE_X12Y91         LUT2 (Prop_lut2_I1_O)        0.303    15.374 r  hrsOnes[0]_i_13/O
                         net (fo=1, routed)           0.000    15.374    hrsOnes[0]_i_13_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.952 r  hrsOnes_reg[0]_i_10/O[2]
                         net (fo=1, routed)           0.585    16.536    hrsOnes_reg[0]_i_10_n_5
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.301    16.837 r  hrsOnes[3]_i_9/O
                         net (fo=1, routed)           0.000    16.837    hrsOnes[3]_i_9_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.089 r  hrsOnes_reg[3]_i_8/O[0]
                         net (fo=3, routed)           0.621    17.710    hrsOnes_reg[3]_i_8_n_7
    SLICE_X10Y94         LUT6 (Prop_lut6_I2_O)        0.295    18.005 r  hrsOnes[1]_i_4/O
                         net (fo=1, routed)           0.162    18.167    hrsOnes[1]_i_4_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.124    18.291 r  hrsOnes[1]_i_1/O
                         net (fo=1, routed)           0.000    18.291    hrsOnes[1]_i_1_n_0
    SLICE_X10Y94         FDRE                                         r  hrsOnes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  hrsOnes_reg[1]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081    15.254    hrsOnes_reg[1]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -18.291    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 hrs_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrsOnes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 5.680ns (44.833%)  route 6.989ns (55.167%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.713     5.316    clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  hrs_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  hrs_reg[3]_rep__0/Q
                         net (fo=171, routed)         2.013     7.784    hrs_reg[3]_rep__0_n_0
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.908 r  hrsOnes[0]_i_174/O
                         net (fo=1, routed)           0.000     7.908    hrsOnes[0]_i_174_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.421 r  hrsOnes_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000     8.421    hrsOnes_reg[0]_i_135_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.578 f  hrsOnes_reg[0]_i_106/CO[1]
                         net (fo=34, routed)          1.074     9.652    hrsOnes_reg[0]_i_106_n_2
    SLICE_X11Y89         LUT3 (Prop_lut3_I1_O)        0.358    10.010 r  hrsOnes[0]_i_53/O
                         net (fo=16, routed)          0.844    10.854    hrsOnes[0]_i_53_n_0
    SLICE_X11Y87         LUT4 (Prop_lut4_I0_O)        0.326    11.180 r  hrsOnes[0]_i_94/O
                         net (fo=1, routed)           0.000    11.180    hrsOnes[0]_i_94_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.581 r  hrsOnes_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.581    hrsOnes_reg[0]_i_49_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.820 r  hrsOnes_reg[0]_i_37/O[2]
                         net (fo=2, routed)           0.803    12.623    hrsOnes_reg[0]_i_37_n_5
    SLICE_X13Y88         LUT3 (Prop_lut3_I2_O)        0.331    12.954 r  hrsOnes[0]_i_26/O
                         net (fo=2, routed)           0.617    13.571    hrsOnes[0]_i_26_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  hrsOnes_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.159    hrsOnes_reg[0]_i_15_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.493 r  hrsOnes_reg[0]_i_11/O[1]
                         net (fo=2, routed)           0.578    15.071    hrsOnes_reg[0]_i_11_n_6
    SLICE_X12Y91         LUT2 (Prop_lut2_I1_O)        0.303    15.374 r  hrsOnes[0]_i_13/O
                         net (fo=1, routed)           0.000    15.374    hrsOnes[0]_i_13_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.952 r  hrsOnes_reg[0]_i_10/O[2]
                         net (fo=1, routed)           0.585    16.536    hrsOnes_reg[0]_i_10_n_5
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.301    16.837 r  hrsOnes[3]_i_9/O
                         net (fo=1, routed)           0.000    16.837    hrsOnes[3]_i_9_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.089 r  hrsOnes_reg[3]_i_8/O[0]
                         net (fo=3, routed)           0.323    17.412    hrsOnes_reg[3]_i_8_n_7
    SLICE_X11Y94         LUT6 (Prop_lut6_I3_O)        0.295    17.707 r  hrsOnes[2]_i_6/O
                         net (fo=1, routed)           0.154    17.861    hrsOnes[2]_i_6_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124    17.985 r  hrsOnes[2]_i_1/O
                         net (fo=1, routed)           0.000    17.985    hrsOnes[2]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  hrsOnes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.527    14.950    clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  hrsOnes_reg[2]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.032    15.205    hrsOnes_reg[2]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.412ns (20.665%)  route 5.421ns (79.335%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_reg[24]/Q
                         net (fo=4, routed)           1.560     7.345    counter_reg[24]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.150     7.495 r  min[5]_i_17/O
                         net (fo=3, routed)           0.873     8.368    min[5]_i_17_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.356     8.724 r  min[5]_i_9/O
                         net (fo=3, routed)           0.584     9.308    min[5]_i_9_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.326     9.634 r  counter[0]_i_3__0/O
                         net (fo=3, routed)           0.460    10.094    counter[0]_i_3__0_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124    10.218 r  hrs[5]_i_2/O
                         net (fo=11, routed)          1.944    12.162    hrs[5]_i_2_n_0
    SLICE_X7Y81          FDRE                                         r  hrs_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  hrs_reg[4]_rep/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y81          FDRE (Setup_fdre_C_CE)      -0.205    15.034    hrs_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.412ns (21.694%)  route 5.097ns (78.306%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_reg[24]/Q
                         net (fo=4, routed)           1.560     7.345    counter_reg[24]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.150     7.495 r  min[5]_i_17/O
                         net (fo=3, routed)           0.873     8.368    min[5]_i_17_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.356     8.724 r  min[5]_i_9/O
                         net (fo=3, routed)           0.584     9.308    min[5]_i_9_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.326     9.634 r  counter[0]_i_3__0/O
                         net (fo=3, routed)           0.595    10.229    counter[0]_i_3__0_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.124    10.353 r  counter[0]_i_1__0/O
                         net (fo=27, routed)          1.485    11.837    counter[0]_i_1__0_n_0
    SLICE_X0Y91          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 1.412ns (21.694%)  route 5.097ns (78.306%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.726     5.329    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  counter_reg[24]/Q
                         net (fo=4, routed)           1.560     7.345    counter_reg[24]
    SLICE_X2Y96          LUT5 (Prop_lut5_I2_O)        0.150     7.495 r  min[5]_i_17/O
                         net (fo=3, routed)           0.873     8.368    min[5]_i_17_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.356     8.724 r  min[5]_i_9/O
                         net (fo=3, routed)           0.584     9.308    min[5]_i_9_n_0
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.326     9.634 r  counter[0]_i_3__0/O
                         net (fo=3, routed)           0.595    10.229    counter[0]_i_3__0_n_0
    SLICE_X3Y96          LUT3 (Prop_lut3_I2_O)        0.124    10.353 r  counter[0]_i_1__0/O
                         net (fo=27, routed)          1.485    11.837    counter[0]_i_1__0_n_0
    SLICE_X0Y91          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.604    15.027    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  clockDisplay/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    clockDisplay/counter_reg[8]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secOnes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.419%)  route 0.298ns (61.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sec_reg[3]/Q
                         net (fo=12, routed)          0.298     1.958    seconds_OBUF[3]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.045     2.003 r  secOnes[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    secOnes[2]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    secOnes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  clockDisplay/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    clockDisplay/counter_reg[8]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  clockDisplay/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    clockDisplay/counter_reg[8]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  clockDisplay/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    clockDisplay/counter_reg[8]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  clockDisplay/counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clockDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    clockDisplay/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  clockDisplay/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    clockDisplay/counter_reg[12]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secOnes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.226ns (43.652%)  route 0.292ns (56.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  sec_reg[4]/Q
                         net (fo=11, routed)          0.292     1.938    seconds_OBUF[4]
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.098     2.036 r  secOnes[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    secOnes[1]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    secOnes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secOnes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.121%)  route 0.298ns (56.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  sec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  sec_reg[4]/Q
                         net (fo=11, routed)          0.298     1.945    seconds_OBUF[4]
    SLICE_X0Y99          LUT6 (Prop_lut6_I1_O)        0.098     2.043 r  secOnes[3]_i_3/O
                         net (fo=1, routed)           0.000     2.043    secOnes[3]_i_3_n_0
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  secOnes_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    secOnes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clockDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    clockDisplay/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  clockDisplay/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    clockDisplay/counter_reg[12]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clockDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDisplay/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.605     1.524    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  clockDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clockDisplay/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.786    clockDisplay/counter_reg[7]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.946 r  clockDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    clockDisplay/counter_reg[4]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  clockDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    clockDisplay/counter_reg[8]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.075 r  clockDisplay/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.075    clockDisplay/counter_reg[12]_i_1_n_6
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.872     2.037    clockDisplay/clk_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  clockDisplay/counter_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clockDisplay/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     PM_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    clockDisplay/boardDisplay_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     clockDisplay/boardDisplay_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    clockDisplay/boardDisplay_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     clockDisplay/boardDisplay_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    clockDisplay/boardDisplay_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     clockDisplay/boardDisplay_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    hrsOnes_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    hrsOnes_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     currentMode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     hrsTens_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     hrs_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     PM_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clockDisplay/boardDisplay_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clockDisplay/boardDisplay_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clockDisplay/boardDisplay_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clockDisplay/boardDisplay_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    clockDisplay/boardDisplay_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     clockDisplay/boardDisplay_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     counter_reg[3]/C



