Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cs141\visual2clean\visual2\ipcore_dir\clock_generator.v" into library work
Parsing module <clock_generator>.
Analyzing Verilog file "D:\cs141\visual2clean\visual2\ipcore_dir\clock_generator\example_design\clock_generator_exdes.v" into library work
Parsing module <clock_generator_exdes>.
Analyzing Verilog file "D:\cs141\visual2clean\visual2\touchpad_controller.v" into library work
Parsing module <touchpad_controller>.
Analyzing Verilog file "D:\cs141\visual2clean\visual2\tft_driver.v" into library work
Parsing module <tft_driver>.
Analyzing Verilog file "D:\cs141\visual2clean\visual2\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\cs141\visual2clean\visual2\main.v" Line 36: Port R is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\cs141\visual2clean\visual2\main.v" Line 49: Port switches is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=9,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=9,CLKOUT1_PHASE=180.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=100,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=100,CLKOUT3_PHASE=180.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2clean\visual2\ipcore_dir\clock_generator.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\cs141\visual2clean\visual2\ipcore_dir\clock_generator.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2clean\visual2\main.v" Line 34: Assignment to cclk_n ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <tft_driver>.
WARNING:HDLCompiler:413 - "D:\cs141\visual2clean\visual2\tft_driver.v" Line 100: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "D:\cs141\visual2clean\visual2\tft_driver.v" Line 104: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2clean\visual2\main.v" Line 61: Assignment to tft_new_frame ignored, since the identifier is never used

Elaborating module <touchpad_controller>.
WARNING:HDLCompiler:413 - "D:\cs141\visual2clean\visual2\touchpad_controller.v" Line 38: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "D:\cs141\visual2clean\visual2\main.v" Line 75: Assignment to touch_z ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "D:\cs141\visual2clean\visual2\main.v" Line 49: Input port switches[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "d:/cs141/visual2clean/visual2/main.v".
WARNING:Xst:2898 - Port 'switches', unconnected in block instance 'TFT', is tied to GND.
WARNING:Xst:647 - Input <switch<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_center> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 34: Output port <CLK_100M_n> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 34: Output port <LOCKED> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 49: Output port <x> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 49: Output port <y> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 49: Output port <new_frame> of the instance <TFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "d:/cs141/visual2clean/visual2/main.v" line 67: Output port <z> of the instance <TOUCH> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "d:/cs141/visual2clean/visual2/ipcore_dir/clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <tft_driver>.
    Related source file is "d:/cs141/visual2clean/visual2/tft_driver.v".
WARNING:Xst:647 - Input <switches<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <tft_display> equivalent to <tft_vdd> has been removed
    Found 1-bit register for signal <tft_vdd>.
    Found 10-bit register for signal <x>.
    Found 9-bit register for signal <y>.
    Found 10-bit adder for signal <rect_x_max> created at line 48.
    Found 10-bit adder for signal <rect_y_max> created at line 50.
    Found 9-bit adder for signal <y[8]_GND_7_o_add_25_OUT> created at line 100.
    Found 10-bit adder for signal <x[9]_GND_7_o_add_27_OUT> created at line 104.
    Found 10-bit comparator greater for signal <x[9]_GND_7_o_LessThan_11_o> created at line 65
    Found 9-bit comparator greater for signal <y[8]_PWR_7_o_LessThan_12_o> created at line 65
    Found 10-bit comparator greater for signal <x[9]_rect_x_max[9]_LessThan_13_o> created at line 66
    Found 10-bit comparator greater for signal <rect_x_min[9]_x[9]_LessThan_14_o> created at line 66
    Found 10-bit comparator greater for signal <GND_7_o_rect_y_max[9]_LessThan_15_o> created at line 66
    Found 10-bit comparator greater for signal <rect_y_min[9]_GND_7_o_LessThan_16_o> created at line 66
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <tft_driver> synthesized.

Synthesizing Unit <touchpad_controller>.
    Related source file is "d:/cs141/visual2clean/visual2/touchpad_controller.v".
WARNING:Xst:647 - Input <touch_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <x> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <y> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <z> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <touch_csb>.
    Found 1-bit register for signal <touch_clk>.
    Found 5-bit register for signal <clk_div_counter>.
    Found 5-bit adder for signal <clk_div_counter[4]_GND_8_o_add_2_OUT> created at line 38.
    WARNING:Xst:2404 -  FFs/Latches <data_out<0:0>> (without init value) have a constant value of 0 in block <touchpad_controller>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <touchpad_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 3
 5-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 10-bit register                                       : 1
 5-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 5
 9-bit comparator greater                              : 1
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <touch_csb> (without init value) has a constant value of 0 in block <TOUCH>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <tft_driver>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <tft_driver> synthesized (advanced).

Synthesizing (advanced) Unit <touchpad_controller>.
The following registers are absorbed into counter <clk_div_counter>: 1 register on signal <clk_div_counter>.
Unit <touchpad_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 3
 10-bit up counter                                     : 1
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 6
 10-bit comparator greater                             : 5
 9-bit comparator greater                              : 1
# Multiplexers                                         : 3
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <touch_csb> (without init value) has a constant value of 0 in block <touchpad_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance CLOCK_GEN/pll_base_inst in unit CLOCK_GEN/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Optimizing unit <tft_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop TFT/tft_vdd has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 111
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 17
#      LUT2                        : 13
#      LUT3                        : 1
#      LUT4                        : 10
#      LUT5                        : 10
#      LUT6                        : 18
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 28
#      FD                          : 22
#      FDR                         : 5
#      ODDR2                       : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 50
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 48
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  54576     0%  
 Number of Slice LUTs:                   73  out of  27288     0%  
    Number used as Logic:                73  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      48  out of     74    64%  
   Number with an unused LUT:             1  out of     74     1%  
   Number of fully used LUT-FF pairs:    25  out of     74    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          65
 Number of bonded IOBs:                  50  out of    218    22%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK_GEN/pll_base_inst/CLKOUT0    | BUFG                   | 6     |
CLOCK_GEN/pll_base_inst/CLKOUT2    | BUFG                   | 22    |
CLOCK_GEN/pll_base_inst/CLKOUT3    | BUFG                   | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.602ns (Maximum Frequency: 217.297MHz)
   Minimum input arrival time before clock: 4.285ns
   Maximum output required time after clock: 8.653ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Clock period: 3.418ns (frequency: 292.569MHz)
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Delay:               3.418ns (Levels of Logic = 1)
  Source:            TOUCH/clk_div_counter_0 (FF)
  Destination:       TOUCH/clk_div_counter_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TOUCH/clk_div_counter_0 to TOUCH/clk_div_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.340  TOUCH/clk_div_counter_0 (TOUCH/clk_div_counter_0)
     LUT6:I1->O            5   0.254   0.840  TOUCH/Mcount_clk_div_counter_val21 (TOUCH/Mcount_clk_div_counter_val)
     FDR:R                     0.459          TOUCH/clk_div_counter_0
    ----------------------------------------
    Total                      3.418ns (1.238ns logic, 2.180ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Clock period: 4.602ns (frequency: 217.297MHz)
  Total number of paths / destination ports: 478 / 19
-------------------------------------------------------------------------
Delay:               4.602ns (Levels of Logic = 3)
  Source:            TFT/x_1 (FF)
  Destination:       TFT/y_0 (FF)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/x_1 to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  TFT/x_1 (TFT/x_1)
     LUT5:I0->O           12   0.254   1.069  TFT/GND_7_o_GND_7_o_equal_24_o<9>_SW0 (N4)
     LUT6:I5->O            9   0.254   0.976  TFT/Mcount_x_val1 (TFT/Mcount_x_val)
     LUT2:I1->O            1   0.254   0.000  TFT/x_9_rstpot (TFT/x_9_rstpot)
     FD:D                      0.074          TFT/x_9
    ----------------------------------------
    Total                      4.602ns (1.361ns logic, 3.241ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.825ns (Levels of Logic = 2)
  Source:            rstb (PAD)
  Destination:       TOUCH/clk_div_counter_0 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: rstb to TOUCH/clk_div_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.944  rstb_IBUF (rstb_IBUF)
     LUT6:I5->O            5   0.254   0.840  TOUCH/Mcount_clk_div_counter_val21 (TOUCH/Mcount_clk_div_counter_val)
     FDR:R                     0.459          TOUCH/clk_div_counter_0
    ----------------------------------------
    Total                      3.825ns (2.041ns logic, 1.784ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.285ns (Levels of Logic = 3)
  Source:            rstb (PAD)
  Destination:       TFT/y_0 (FF)
  Destination Clock: CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: rstb to TFT/y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.399  rstb_IBUF (rstb_IBUF)
     LUT6:I0->O            9   0.254   0.976  TFT/Mcount_x_val1 (TFT/Mcount_x_val)
     LUT2:I1->O            1   0.254   0.000  TFT/x_9_rstpot (TFT/x_9_rstpot)
     FD:D                      0.074          TFT/x_9
    ----------------------------------------
    Total                      4.285ns (1.910ns logic, 2.375ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 324 / 11
-------------------------------------------------------------------------
Offset:              8.653ns (Levels of Logic = 4)
  Source:            TFT/y_8 (FF)
  Destination:       tft_red<7> (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT2 rising

  Data Path: TFT/y_8 to tft_red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.306  TFT/y_8 (TFT/y_8)
     LUT5:I0->O            1   0.254   1.112  TFT/tft_data_ena_SW0 (N01)
     LUT6:I1->O            3   0.254   1.196  TFT/tft_data_ena (tft_data_ena_OBUF)
     LUT5:I0->O            5   0.254   0.840  TFT/tft_green<6>1 (tft_green_5_OBUF)
     OBUF:I->O                 2.912          tft_red_7_OBUF (tft_red<7>)
    ----------------------------------------
    Total                      8.653ns (4.199ns logic, 4.454ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK_GEN/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            TOUCH/touch_clk (FF)
  Destination:       touch_clk (PAD)
  Source Clock:      CLOCK_GEN/pll_base_inst/CLKOUT0 rising

  Data Path: TOUCH/touch_clk to touch_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  TOUCH/touch_clk (TOUCH/touch_clk)
     OBUF:I->O                 2.912          touch_clk_OBUF (touch_clk)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT0|    3.418|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK_GEN/pll_base_inst/CLKOUT2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLOCK_GEN/pll_base_inst/CLKOUT2|    4.602|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.05 secs
 
--> 

Total memory usage is 254268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    8 (   0 filtered)

