#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan  1 17:10:48 2022
# Process ID: 8221
# Current directory: /home/martin/Escritorio/Tesis/Modulos/ImgProcessing/SqueezeDetFromScratch/final/sqzdet_c
# Command line: vivado
# Log file: /home/martin/Escritorio/Tesis/Modulos/ImgProcessing/SqueezeDetFromScratch/final/sqzdet_c/vivado.log
# Journal file: /home/martin/Escritorio/Tesis/Modulos/ImgProcessing/SqueezeDetFromScratch/final/sqzdet_c/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/component.xml'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670_config.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/ov7670_rom.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/ipshared/65d8/SCCB_inteface.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/martin/Escritorio/DDcLP/ip_package'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin/Escritorio/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/martin/Escritorio/DDcLP/ip_package'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin/Escritorio/LedBlink/hdl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 6659.617 ; gain = 256.941 ; free physical = 3443 ; free virtual = 22555
update_compile_order -fileset sources_1
open_bd_design {/home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- user.org:user:ov7670_axi_stream_capture:1.0 - ov7670_axi_stream_ca_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:LedBlinky:1.0 - LedBlinky_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- user.org:user:camera_configure:1.0 - camera_configure_0
Adding component instance block -- user.org:user:MyDebounce:1.0 - MyDebounce_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /ov7670_axi_stream_ca_0/aclk(undef) and /axi_vdma_0/s_axis_s2mm_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /axi_timer_0/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /LedBlinky_0/piClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /camera_configure_0/clk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MyDebounce_0/piClk(undef)
Successfully read diagram <design_1> from BD file </home/martin/Escritorio/Tesis/Petalinux_Projects/ov7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6984.777 ; gain = 0.000 ; free physical = 3250 ; free virtual = 22345
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  1 17:18:05 2022...
