{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761010722428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761010722428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 21 08:38:42 2025 " "Processing started: Tue Oct 21 08:38:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761010722428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010722428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question2_unit -c Question2_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question2_unit -c Question2_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010722428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761010722631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761010722631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/Question2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/Question2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Question2 " "Found entity 1: Question2" {  } { { "../../02_rtl/Question2/Question2.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/Question2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/Question2/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rtl/Question2/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_32bit " "Found entity 1: LOPD_32bit" {  } { { "../../02_rtl/Question2/LOPD_32bit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rtl/Question2/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Question2_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Question2_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Question2_unit " "Found entity 1: Question2_unit" {  } { { "Question2_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/04_imple/Question2/Question2_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761010729338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010729338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Question2_unit " "Elaborating entity \"Question2_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761010729372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_data Question2_unit.sv(14) " "Verilog HDL or VHDL warning at Question2_unit.sv(14): object \"w_i_data\" assigned a value but never read" {  } { { "Question2_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/04_imple/Question2/Question2_unit.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761010729374 "|Question2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_o_addr Question2_unit.sv(15) " "Verilog HDL or VHDL warning at Question2_unit.sv(15): object \"w_o_addr\" assigned a value but never read" {  } { { "Question2_unit.sv" "" { Text "/home/noname/Documents/project_tiny/Ex3/04_imple/Question2/Question2_unit.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761010729374 "|Question2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Question2 Question2:DUT " "Elaborating entity \"Question2\" for hierarchy \"Question2:DUT\"" {  } { { "Question2_unit.sv" "DUT" { Text "/home/noname/Documents/project_tiny/Ex3/04_imple/Question2/Question2_unit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761010729375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB\"" {  } { { "../../02_rtl/Question2/Question2.sv" "LOPD_16bit_UNIT_LSB" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/Question2.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761010729376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rtl/Question2/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_16bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761010729378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_4bit Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0 " "Elaborating entity \"LOPD_4bit\" for hierarchy \"Question2:DUT\|LOPD_16bit:LOPD_16bit_UNIT_LSB\|LOPD_8bit:LOPD_8bit_unit_0\|LOPD_4bit:LOPD_4bit_unit_0\"" {  } { { "../../02_rtl/Question2/LOPD_8bit.sv" "LOPD_4bit_unit_0" { Text "/home/noname/Documents/project_tiny/Ex3/02_rtl/Question2/LOPD_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761010729379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761010729994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761010730249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761010730249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761010730295 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761010730295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761010730295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761010730295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761010730302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 21 08:38:50 2025 " "Processing ended: Tue Oct 21 08:38:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761010730302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761010730302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761010730302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761010730302 ""}
