<stg><name>pu_kernel.3</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="6" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="18" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp><and_exp><literal name="tile_ref_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %Dlen = alloca i32 1

]]></Node>
<StgValue><ssdm name="Dlen"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %Dbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="Dbuf"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %tile_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_value"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %tile_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_y"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %tile_ref = alloca i64 1

]]></Node>
<StgValue><ssdm name="tile_ref"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %p_v_value = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_v_value"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %p_v_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_v_y"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
entry:10 %p_ref = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_ref"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="388" op_0_bw="388" op_1_bw="388">
<![CDATA[
entry:16 %s_34_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_34

]]></Node>
<StgValue><ssdm name="s_34_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="388">
<![CDATA[
entry:17 %trunc_ln151 = trunc i388 %s_34_read

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %trunc_ln151_1 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln151_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:19 %trunc_ln151_2 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln151_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln151_3 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln151_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %trunc_ln151_4 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln151_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:22 %trunc_ln151_5 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln151_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %trunc_ln151_6 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln151_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 384

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:25 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 385

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:26 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 386

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="388" op_2_bw="32">
<![CDATA[
entry:27 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_34_read, i32 387

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:28 %bitcast_ln151 = bitcast i32 %trunc_ln151

]]></Node>
<StgValue><ssdm name="bitcast_ln151"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_v_value_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:30 %store_ln151 = store i32 %bitcast_ln151, i2 %p_v_value_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_v_y_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:32 %store_ln151 = store i32 %trunc_ln151_1, i2 %p_v_y_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="388" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %tmp_1_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_34_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:34 %bitcast_ln151_1 = bitcast i32 %tmp_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln151_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %p_v_value_addr_1 = getelementptr i32 %p_v_value, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_v_value_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:36 %store_ln151 = store i32 %bitcast_ln151_1, i2 %p_v_value_addr_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %p_v_y_addr_1 = getelementptr i32 %p_v_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_v_y_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:38 %store_ln151 = store i32 %trunc_ln151_2, i2 %p_v_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_ref_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:50 %store_ln151 = store i1 %tmp, i2 %p_ref_addr

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %p_ref_addr_1 = getelementptr i1 %p_ref, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_ref_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:52 %store_ln151 = store i1 %tmp_1, i2 %p_ref_addr_1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %store_ln111 = store i32 0, i32 %Dlen

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:59 %store_ln111 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
entry:39 %bitcast_ln151_2 = bitcast i32 %trunc_ln151_3

]]></Node>
<StgValue><ssdm name="bitcast_ln151_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %p_v_value_addr_2 = getelementptr i32 %p_v_value, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_v_value_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:41 %store_ln151 = store i32 %bitcast_ln151_2, i2 %p_v_value_addr_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %p_v_y_addr_2 = getelementptr i32 %p_v_y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_v_y_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:43 %store_ln151 = store i32 %trunc_ln151_4, i2 %p_v_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %bitcast_ln151_3 = bitcast i32 %trunc_ln151_5

]]></Node>
<StgValue><ssdm name="bitcast_ln151_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %p_v_value_addr_3 = getelementptr i32 %p_v_value, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_v_value_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:46 %store_ln151 = store i32 %bitcast_ln151_3, i2 %p_v_value_addr_3

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %p_v_y_addr_3 = getelementptr i32 %p_v_y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_v_y_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:48 %store_ln151 = store i32 %trunc_ln151_6, i2 %p_v_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %p_ref_addr_2 = getelementptr i1 %p_ref, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_ref_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:54 %store_ln151 = store i1 %tmp_2, i2 %p_ref_addr_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %p_ref_addr_3 = getelementptr i1 %p_ref, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_ref_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
entry:56 %store_ln151 = store i1 %tmp_3, i2 %p_ref_addr_3

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:57 %call_ln0 = call void @pu_kernel.3_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %B4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B4

]]></Node>
<StgValue><ssdm name="B4_read"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="30">
<![CDATA[
entry:12 %K_cast10_i = zext i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="K_cast10_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="388" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_34, void @empty_23, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_34, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln145 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln145"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="1" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:57 %call_ln0 = call void @pu_kernel.3_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
entry:60 %br_ln111 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %i_6 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.i:1 %icmp_ln111 = icmp_eq  i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i.i:3 %add_ln111 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:4 %br_ln111 = br i1 %icmp_ln111, void %for.body.i.split.i, void %for.inc22.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="3">
<![CDATA[
for.body.i.split.i:1 %zext_ln111 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split.i:5 %tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="tile_ref_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2">
<![CDATA[
for.body.i.split.i:6 %tile_ref_load = load i2 %tile_ref_addr

]]></Node>
<StgValue><ssdm name="tile_ref_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="0">
<![CDATA[
for.inc22.i.preheader:0 %call_ln219 = call void @pu_kernel.3_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.split.i:0 %Dlen_load = load i32 %Dlen

]]></Node>
<StgValue><ssdm name="Dlen_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
for.body.i.split.i:2 %trunc_ln111 = trunc i32 %Dlen_load

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split.i:3 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split.i:4 %specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln146"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2">
<![CDATA[
for.body.i.split.i:6 %tile_ref_load = load i2 %tile_ref_addr

]]></Node>
<StgValue><ssdm name="tile_ref_load"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split.i:7 %br_ln113 = br i1 %tile_ref_load, void %VITIS_LOOP_114_1.i.i, void %for.inc14.i.i

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_114_1.i.i:0 %tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="tile_y_addr"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_114_1.i.i:1 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_114_1.i.i:1 %tile_y_load = load i2 %tile_y_addr

]]></Node>
<StgValue><ssdm name="tile_y_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:2 %mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:2 %mul_i_i = mul i32 %tile_y_load, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="mul_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_114_1.i.i:3 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul_i_i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="34">
<![CDATA[
VITIS_LOOP_114_1.i.i:4 %zext_ln114 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_1.i.i:5 %add_ln114 = add i64 %zext_ln114, i64 %B4_read

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:6 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_114_1.i.i:7 %sext_ln114 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_1.i.i:8 %gmem6_addr = getelementptr i32 %gmem6, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="gmem6_addr"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="111" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="113" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_1.i.i:9 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem6_addr, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_114_1.i.i:10 %br_ln114 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %j = phi i30 %add_ln114_1, void %for.inc.i.split.i, i30 0, void %VITIS_LOOP_114_1.i.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i.i:1 %icmp_ln114 = icmp_eq  i30 %j, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc.i.i:2 %add_ln114_1 = add i30 %j, i30 1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:3 %br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split.i, void %for.end.i.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="30">
<![CDATA[
for.inc.i.split.i:1 %trunc_ln116 = trunc i30 %j

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split.i:4 %add_ln116 = add i16 %trunc_ln116, i16 %trunc_ln111

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.i.loopexit.i:0 %Dlen_load_1 = load i32 %Dlen

]]></Node>
<StgValue><ssdm name="Dlen_load_1"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end.i.loopexit.i:1 %Dlen_1 = add i32 %Dlen_load_1, i32 %K_cast10_i

]]></Node>
<StgValue><ssdm name="Dlen_1"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i.loopexit.i:2 %store_ln119 = store i32 %Dlen_1, i32 %Dlen

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tile_ref_load" val="0"/>
<literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.end.i.loopexit.i:3 %br_ln119 = br void %for.inc14.i.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp><and_exp><literal name="tile_ref_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14.i.i:0 %store_ln111 = store i3 %add_ln111, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp><and_exp><literal name="tile_ref_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.i.i:1 %br_ln111 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split.i:2 %gmem6_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem6_addr

]]></Node>
<StgValue><ssdm name="gmem6_addr_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split.i:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split.i:3 %bitcast_ln116 = bitcast i32 %gmem6_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i.split.i:5 %zext_ln116 = zext i16 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split.i:6 %Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="Dbuf_addr"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc.i.split.i:7 %store_ln116 = store i32 %bitcast_ln116, i16 %Dbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.i:8 %br_ln114 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="137" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="30" op_5_bw="0">
<![CDATA[
for.inc22.i.preheader:0 %call_ln219 = call void @pu_kernel.3_Pipeline_VITIS_LOOP_164_1, i32 %tile_value, i32 %tile_y, i32 %Dbuf, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0">
<![CDATA[
for.inc22.i.preheader:1 %ret_ln225 = ret

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
