From b0d6de4309a62922231ed024c31ba4d2ff28afc6 Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Fri, 30 Jul 2021 11:46:08 +0300
Subject: [PATCH 2/8] s32gen1-pinctrl: fix SRC definitions

Change SRC definition according to user manual.

Upstream-Status: Pending

Issue: ALB-4376

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 .../dt-bindings/pinctrl/s32-gen1-pinctrl.h    | 30 +++++++++----------
 include/dt-bindings/pinctrl/s32g-pinctrl.h    |  8 ++---
 include/dt-bindings/pinctrl/s32r45-pinctrl.h  |  6 ++--
 3 files changed, 22 insertions(+), 22 deletions(-)

diff --git a/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h b/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
index 174918509e..b01d05f06d 100644
--- a/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32-gen1-pinctrl.h
@@ -17,11 +17,11 @@
 #define SIUL2_MSCR_S32_G1_PUS		BIT(12) /* Pull-up enalbe. */
 #define SIUL2_MSCR_S32_G1_SMC_DIS	BIT(5) /* Safe mode conrol disable*/
 
-#define SIUL2_MSCR_S32_G1_SRC_208MHz		(0 << 14)
-#define SIUL2_MSCR_S32_G1_SRC_150MHz		(4 << 14)
-#define SIUL2_MSCR_S32_G1_SRC_100MHz		(5 << 14)
-#define SIUL2_MSCR_S32_G1_SRC_50MHz		(6 << 14)
-#define SIUL2_MSCR_S32_G1_SRC_25MHz		(7 << 14)
+#define SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ	(0 << 14)
+#define SIUL2_MSCR_S32_G1_SRC_166_1V8_150_3V3_MHZ	(4 << 14)
+#define SIUL2_MSCR_S32_G1_SRC_150_1V8_133_3V3_MHZ	(5 << 14)
+#define SIUL2_MSCR_S32_G1_SRC_133_1V8_100_3V3_MHZ	(6 << 14)
+#define SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ		(7 << 14)
 
 #define SIUL2_MSCR_S32_G1_MUX_ID_0	(0)
 #define SIUL2_MSCR_S32_G1_MUX_ID_1	(1)
@@ -35,22 +35,22 @@
 #define IMCR_DISABLED		SIUL2_MSCR_S32_G1_MUX_ID_0
 
 #define DSPI_SCK_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_SRC_50MHz)
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
 #define DSPI_CS_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
-	SIUL2_MSCR_S32_G1_SRC_50MHz)
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
 #define DSPI_SIN_PIN_CFG	(SIUL2_MSCR_S32_G1_IBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
-	SIUL2_MSCR_S32_G1_SRC_50MHz)
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
 #define DSPI_SOUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE | \
-	SIUL2_MSCR_S32_G1_SRC_50MHz)
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
 #define I2C_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_ODE | SIUL2_MSCR_S32_G1_IBE | \
-	SIUL2_MSCR_S32_G1_SRC_25MHz)
+	SIUL2_MSCR_S32_G1_SRC_83_1V8_63_3V3_MHZ)
 
 #define MDC_PIN_CFG		(SIUL2_MSCR_S32_G1_OBE)
 
@@ -64,20 +64,20 @@
 
 #define ENET_IN_PIN_CFG		(SIUL2_MSCR_S32_G1_IBE)
 
-#define QSPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define QSPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
 
 #define QSPI_DQS_PIN_CFG	QSPI_DATA_PIN_CFG
 
-#define QSPI_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define QSPI_CLK_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	 SIUL2_MSCR_S32_G1_OBE)
 
-#define QSPI_CS_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define QSPI_CS_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_PUE | \
 	SIUL2_MSCR_S32_G1_PUS | SIUL2_MSCR_S32_G1_SMC_DIS)
 
-#define SD0_D_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define SD0_D_PIN_CFG		(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE | \
 	 SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_PUS | \
 	 SIUL2_MSCR_S32_G1_SMC_DIS)
@@ -88,7 +88,7 @@
 
 #define USB_ULPI_OUT_PIN_CFG	(SIUL2_MSCR_S32_G1_OBE)
 
-#define USB_ULPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define USB_ULPI_DATA_PIN_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	 SIUL2_MSCR_S32_G1_OBE | SIUL2_MSCR_S32_G1_IBE)
 
 #define	SIUL2_MSCR_GPIO		(SIUL2_MSCR_S32_G1_MUX_ID_0 | \
diff --git a/include/dt-bindings/pinctrl/s32g-pinctrl.h b/include/dt-bindings/pinctrl/s32g-pinctrl.h
index af9a610d88..bd14955058 100644
--- a/include/dt-bindings/pinctrl/s32g-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32g-pinctrl.h
@@ -191,7 +191,7 @@
 /* PC14 */
 #define PC14_MSCR_S32G		(46)
 #define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PC15 */
@@ -251,18 +251,18 @@
 /* PD08 */
 #define PD08_MSCR_S32G		(56)
 #define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PD09 */
 #define PD09_MSCR_S32G		(57)
 #define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PD10 */
 #define PD10_MSCR_S32G		(58)
-#define PD10_SD0_DQS_CFG	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
+#define PD10_SD0_DQS_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
 	SIUL2_MSCR_S32_G1_IBE | SIUL2_MSCR_S32_G1_SMC_DIS)
 #define PD10_SD0_DQS_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)
 
diff --git a/include/dt-bindings/pinctrl/s32r45-pinctrl.h b/include/dt-bindings/pinctrl/s32r45-pinctrl.h
index af9da3c2eb..549b2262b0 100644
--- a/include/dt-bindings/pinctrl/s32r45-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32r45-pinctrl.h
@@ -146,7 +146,7 @@
 /* PC14 */
 #define PC14_MSCR_S32R45	(46)
 #define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PC15 */
@@ -206,13 +206,13 @@
 /* PD08 */
 #define PD08_MSCR_S32R45	(56)
 #define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PD09 */
 #define PD09_MSCR_S32R45	(57)
 #define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
-	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
+	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
 	SIUL2_MSCR_S32_G1_SMC_DIS)
 
 /* PD12 */
-- 
2.17.1

