PPA Report for dual_reset_regfile_pipeline.v (Module: dual_reset_regfile_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 217
FF Count: 544
IO Count: 62
Cell Count: 977

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 535.33 MHz
Reg-to-Reg Critical Path Delay: 1.571 ns

POWER METRICS:
-------------
Total Power Consumption: 0.475 W
