// Seed: 383178621
module module_0 (
    output wire id_0,
    output supply1 id_1,
    output wire id_2,
    input uwire id_3
    , id_19,
    input tri1 id_4,
    input wire id_5,
    output tri1 id_6,
    input wand id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    input wand id_12,
    output wand id_13,
    input uwire id_14,
    output tri1 id_15,
    output tri1 id_16,
    output wand id_17
);
  logic id_20;
  wire  id_21;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    input  wor  id_2
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0
  );
endmodule
