Timing Analyzer report for arria5_tst1
Wed Apr 29 16:58:27 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv 0c Model)
 37. Signal Integrity Metrics (Slow 900mv 85c Model)
 38. Signal Integrity Metrics (Fast 900mv 0c Model)
 39. Signal Integrity Metrics (Fast 900mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; arria5_tst1                                             ;
; Device Family         ; Arria V                                                 ;
; Device Name           ; 5AGXMA7G4F31C4                                          ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.9%      ;
;     Processor 3            ;  17.4%      ;
;     Processor 4            ;  17.2%      ;
;     Processor 5            ;  15.4%      ;
;     Processor 6            ;  15.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; SDC File List                                                                 ;
+-------------------------------------------+--------+--------------------------+
; SDC File Path                             ; Status ; Read at                  ;
+-------------------------------------------+--------+--------------------------+
; arria5_tst1.sdc                           ; OK     ; Wed Apr 29 16:58:07 2020 ;
; phy_reconfig/av_xcvr_reconfig.sdc         ; OK     ; Wed Apr 29 16:58:07 2020 ;
; phy_reconfig/altera_reset_controller.sdc  ; OK     ; Wed Apr 29 16:58:07 2020 ;
; reconfig_phy1/av_xcvr_reconfig.sdc        ; OK     ; Wed Apr 29 16:58:07 2020 ;
; reconfig_phy1/altera_reset_controller.sdc ; OK     ; Wed Apr 29 16:58:07 2020 ;
; eth1/altera_reset_controller.sdc          ; OK     ; Wed Apr 29 16:58:07 2020 ;
; eth1/altera_eth_tse_pcs_pma_phyip.sdc     ; OK     ; Wed Apr 29 16:58:07 2020 ;
; eth1/altera_eth_tse_mac.sdc               ; OK     ; Wed Apr 29 16:58:07 2020 ;
+-------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                     ; Type      ; Period ; Frequency   ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                                        ; Source                                                                                                                                                                                                     ; Targets                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; 8.330  ; 120.05 MHz  ; 0.000 ; 4.165  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pcs_pma_interface|wys|clockoutto8gpcs ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma }     ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; 0.833  ; 1200.48 MHz ; 0.000 ; 0.416  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes }                   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; 4.165  ; 240.1 MHz   ; 0.000 ; 2.082  ; 50.00      ; 10        ; 2           ;       ;        ;           ;            ; false    ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                               ; { adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b }                ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; 10.413 ; 96.03 MHz   ; 0.000 ; 5.206  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs       ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk }        ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; 5.206  ; 192.09 MHz  ; 0.000 ; 2.603  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; 1.041  ; 960.61 MHz  ; 0.000 ; 0.520  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; 5.206  ; 192.09 MHz  ; 0.000 ; 2.603  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; 10.413 ; 96.03 MHz   ; 0.000 ; 5.206  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] } ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; 20.827 ; 48.01 MHz   ; 0.000 ; 10.413 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] } ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; 41.655 ; 24.01 MHz   ; 0.000 ; 20.827 ; 50.00      ; 40        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] } ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; Generated ; 1.041  ; 960.61 MHz  ; 0.000 ; 0.520  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk                                                                  ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr }                                                      ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; 10.413 ; 96.03 MHz   ; 0.000 ; 5.206  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs       ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk }        ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; 5.206  ; 192.09 MHz  ; 0.000 ; 2.603  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; 1.041  ; 960.61 MHz  ; 0.000 ; 0.520  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; 5.206  ; 192.09 MHz  ; 0.000 ; 2.603  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp }  ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; 10.413 ; 96.03 MHz   ; 0.000 ; 5.206  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] } ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; 20.827 ; 48.01 MHz   ; 0.000 ; 10.413 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] } ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; 41.655 ; 24.01 MHz   ; 0.000 ; 20.827 ; 50.00      ; 40        ; 1           ;       ;        ;           ;            ; false    ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b            ; { dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] } ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; Generated ; 1.041  ; 960.61 MHz  ; 0.000 ; 0.520  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk                                                                  ; { dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr }                                                      ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                           ; Generated ; 2.082  ; 480.31 MHz  ; 0.000 ; 1.041  ; 50.00      ; 25        ; 96          ;       ;        ;           ;            ; false    ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                       ; { pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                           ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                     ; Generated ; 2.665  ; 375.23 MHz  ; 0.000 ; 1.332  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; REF3                                                                                                                                                                                          ; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                                 ; { pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                                     ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; Generated ; 7.997  ; 125.05 MHz  ; 0.000 ; 3.998  ; 50.00      ; 3         ; 1           ;       ;        ;           ;            ; false    ; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                            ; { pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                   ;
; pll_1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; Generated ; 7.997  ; 125.05 MHz  ; 3.998 ; 7.996  ; 50.00      ; 3         ; 1           ; 180.0 ;        ;           ;            ; false    ; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; pll_1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]                                                                                                                                            ; { pll_1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                   ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                ; Generated ; 2.082  ; 480.31 MHz  ; 0.000 ; 1.041  ; 50.00      ; 25        ; 96          ;       ;        ;           ;            ; false    ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                            ; { pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; Generated ; 10.413 ; 96.03 MHz   ; 0.000 ; 5.206  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                       ; { pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                              ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; Generated ; 20.827 ; 48.01 MHz   ; 0.000 ; 10.413 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                       ; { pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                              ;
; REF3                                                                                                                                                                                           ; Base      ; 2.777  ; 360.1 MHz   ; 0.000 ; 1.388  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                               ;                                                                                                                                                                                                            ; { REF3 }                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 106.7 MHz  ; 106.7 MHz       ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 156.96 MHz ; 156.96 MHz      ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 189.93 MHz ; 189.93 MHz      ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ;      ;
; 276.93 MHz ; 276.93 MHz      ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]              ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -3.618 ; -90.000       ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; -3.588 ; -409.282      ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; -2.458 ; -163.939      ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; -1.529 ; -1050.397     ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 7.180  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 7.540  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 9.493  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -0.094 ; -0.259        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.236  ; 0.000         ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 0.237  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.237  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 0.248  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.483  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.573  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 6.857 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                     ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.867 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; -2.492 ; -2.492        ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1.092 ; -408.962      ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.520  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; 1.041  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                          ; 1.370  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.068  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.601  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.601  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.193  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.164  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 4.562  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.028  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.029  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 9.588  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                       ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
; 110.55 MHz ; 110.55 MHz      ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 167.11 MHz ; 167.11 MHz      ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
; 199.12 MHz ; 199.12 MHz      ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ;      ;
; 282.01 MHz ; 282.01 MHz      ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]              ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; -3.515 ; -397.993      ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -3.376 ; -81.941       ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; -2.185 ; -146.188      ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; -1.464 ; -905.679      ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 7.423  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 7.757  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 9.529  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -0.249 ; -2.139        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.214  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.218  ; 0.000         ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 0.221  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 0.229  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.363  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.447  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                     ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.077 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                      ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.795 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; -2.492 ; -2.492        ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1.092 ; -408.962      ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.520  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; 1.041  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                          ; 1.378  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.070  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.601  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.601  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.178  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.165  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 4.574  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 4.991  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 4.991  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 9.574  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -2.515 ; -56.552       ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; -2.285 ; -261.413      ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; -1.832 ; -118.006      ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; -0.492 ; -24.027       ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 8.042  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 8.329  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 9.916  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                   ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; 0.053 ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.154 ; 0.000         ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 0.156 ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.158 ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 0.162 ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.236 ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.319 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                                                    ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.890 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                                                     ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.520 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1.092 ; -408.962      ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.208  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.520  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; 1.041  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                          ; 1.357  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.074  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.599  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.599  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.213  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.161  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 4.844  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.064  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.067  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 9.615  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 111
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.449 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; -2.190 ; -251.180      ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -2.063 ; -45.380       ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; -1.427 ; -91.931       ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; -0.316 ; -4.310        ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 8.338  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 8.562  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 9.941  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; -0.097 ; -0.279        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.074  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 0.121  ; 0.000         ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 0.127  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 0.142  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.155  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 0.229  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                     ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 8.201 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                      ;
+-----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                             ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------+-------+---------------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.474 ; 0.000         ;
+-----------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1.092 ; -408.962      ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.208  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; 0.416  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; 0.520  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; 1.041  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 1.332  ; 0.000         ;
; REF3                                                                                                                                                                                          ; 1.357  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; 2.076  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.600  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; 2.600  ; 0.000         ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.212  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; 4.163  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 4.848  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.065  ; 0.000         ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 5.065  ; 0.000         ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 9.614  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 111
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.735 ns




+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                                                                                          ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                                               ; -3.618    ; -0.249 ; 6.857    ; 0.474   ; -2.492              ;
;  REF3                                                                                                                                                                                          ; N/A       ; N/A    ; N/A      ; N/A     ; 1.357               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 4.161               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.416               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 2.068               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 7.540     ; 0.155  ; N/A      ; N/A     ; 4.991               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; N/A       ; N/A    ; N/A      ; N/A     ; 2.599               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.520               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 7.180     ; 0.229  ; N/A      ; N/A     ; 4.991               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; N/A       ; N/A    ; N/A      ; N/A     ; 2.599               ;
;  dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; -3.618    ; -0.249 ; N/A      ; N/A     ; -2.492              ;
;  pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1.529    ; 0.127  ; N/A      ; N/A     ; -1.092              ;
;  pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 1.332               ;
;  pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; -3.588    ; 0.142  ; N/A      ; N/A     ; 3.178               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 1.041               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; -2.458    ; 0.074  ; 6.857    ; 0.474   ; 4.562               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 9.493     ; 0.121  ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                                                                                                                                                                ; -1713.618 ; -2.139 ; 0.0      ; 0.0     ; -411.454            ;
;  REF3                                                                                                                                                                                          ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                  ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk       ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                     ; -90.000   ; -2.139 ; N/A      ; N/A     ; -2.492              ;
;  pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                          ; -1050.397 ; 0.000  ; N/A      ; N/A     ; -408.962            ;
;  pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; -409.282  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; -163.939  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                             ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SCLK                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SDIO                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SCLK                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SDIO                 ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SNC                  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; A1_SNC                  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; A1                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_RESET_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_RESET_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_RESETB               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SDENB                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_SLEEP                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_RESETB               ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SDENB                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_SLEEP                ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_SEN_1V8              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SEN_1V8              ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A3                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A4                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A5                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A6                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A7                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A8                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A9                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A10                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A12                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A13                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SA10                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A18                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A19                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SWE                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCAS                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAS                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMS                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCKE                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ABE1                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI4_MISO_MK            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1_TXENABLE             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2_TXENABLE             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A1_STBY_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_STBY_1V8             ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D_MISO                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ABE0                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D6                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D7                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D8                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D9                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D10                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D11                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D12                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D13                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D14                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D15                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A2_SNC(n)               ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; A1_SNC(n)               ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------+
; Input Transition Times                                                ;
+--------------------+--------------+-----------------+-----------------+
; Pin                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------+--------------+-----------------+-----------------+
; clk_100MHZ         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYSREF5            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF6            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FPGA_SYNC1         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SFP1_TX_FAULT      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP1_PRESENT       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP1_LOS           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_TX_FAULT      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_PRESENT       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SFP2_LOS           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D3                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D4                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D5                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D6                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D7                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D8                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D9                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D10                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D11                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D12                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D13                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D14                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D15                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDATA1_I2C         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDATA2_I2C         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D2_ALARM           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_ALARM           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNCB           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D2_SYNCB           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SPI3_SCK           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI3_MOSI          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FPGA2           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FPGA1           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL4_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL3_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL2_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IZL1_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN4_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN3_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN2_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KAN1_KONTROL       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR1              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR0              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR3              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADDR2              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_STATUS_LD2_3V3 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_STATUS_LD1_3V3 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LMK_RESET_3V3      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; A2_SDOUT_1V8       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_SDOUT_1V8       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SDO             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SDO             ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; CS_LMK             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_DAC2            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_DAC1            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_ADC2            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_ADC1            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYS_REF            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; FLASH_MISO_3V3     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; A2_OVRB_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A2_OVRA_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_OVRB_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; A1_OVRA_1V8        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SYNC_N_CD       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D2_SYNC_N_AB       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNC_N_CD       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; D1_SYNC_N_AB       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; SPI3_CS            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; D_MOSI             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_MO             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CE_MO              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX1_RS422          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX_FTDI_2          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RESET_MK_FTDI      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; BOOT_MK_FPGA       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CS_FLASH_FPGA      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; UART6_TX           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; WDATA_MK0          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; UART1_TX           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TX_FTDI_1          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; REF3               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; BOOT_MK_FTDI       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MR_RESET_MK_FPGA   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RD_BUS             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; WR_BUS             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI4_SCK_MK        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI4_NSS_MK        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI4_MOSI_MK       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SYSREF0            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF5(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF6(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; FPGA_SYNC1(n)      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D1_SYNCB(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; D2_SYNCB(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; REF3(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; SYSREF0(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
+--------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.53e-07 V                   ; 1.73 V              ; -0.0711 V           ; 0.148 V                              ; 0.133 V                              ; 4.59e-10 s                  ; 4.48e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.53e-07 V                  ; 1.73 V             ; -0.0711 V          ; 0.148 V                             ; 0.133 V                             ; 4.59e-10 s                 ; 4.48e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SPI4_MISO_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.09 V              ; -0.00898 V          ; 0.307 V                              ; 0.123 V                              ; 3.57e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.09 V             ; -0.00898 V         ; 0.307 V                             ; 0.123 V                             ; 3.57e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.33e-07 V                   ; 1.74 V              ; -0.0831 V           ; 0.136 V                              ; 0.235 V                              ; 4.48e-10 s                  ; 2.93e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.33e-07 V                  ; 1.74 V             ; -0.0831 V          ; 0.136 V                             ; 0.235 V                             ; 4.48e-10 s                 ; 2.93e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.34e-07 V                   ; 1.74 V              ; -0.0803 V           ; 0.136 V                              ; 0.233 V                              ; 4.48e-10 s                  ; 2.94e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.34e-07 V                  ; 1.74 V             ; -0.0803 V          ; 0.136 V                             ; 0.233 V                             ; 4.48e-10 s                 ; 2.94e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.59e-07 V                   ; 1.74 V              ; -0.0764 V           ; 0.142 V                              ; 0.124 V                              ; 4.52e-10 s                  ; 4.41e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.59e-07 V                  ; 1.74 V             ; -0.0764 V          ; 0.142 V                             ; 0.124 V                             ; 4.52e-10 s                 ; 4.41e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.02e-07 V                   ; 2.43 V              ; -0.0643 V           ; 0.338 V                              ; 0.104 V                              ; 3.02e-10 s                  ; 4.23e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.02e-07 V                  ; 2.43 V             ; -0.0643 V          ; 0.338 V                             ; 0.104 V                             ; 3.02e-10 s                 ; 4.23e-10 s                 ; No                        ; No                        ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.32e-07 V                   ; 3.2 V               ; -0.0666 V           ; 0.403 V                              ; 0.108 V                              ; 4.87e-10 s                  ; 3.68e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 4.32e-07 V                  ; 3.2 V              ; -0.0666 V          ; 0.403 V                             ; 0.108 V                             ; 4.87e-10 s                 ; 3.68e-10 s                 ; No                        ; Yes                       ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.92e-07 V                   ; 3.2 V               ; -0.0678 V           ; 0.407 V                              ; 0.1 V                                ; 4.85e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 3.92e-07 V                  ; 3.2 V              ; -0.0678 V          ; 0.407 V                             ; 0.1 V                               ; 4.85e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.19 V              ; -0.0542 V           ; 0.409 V                              ; 0.109 V                              ; 5.01e-10 s                  ; 3.78e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.19 V             ; -0.0542 V          ; 0.409 V                             ; 0.109 V                             ; 5.01e-10 s                 ; 3.78e-10 s                 ; No                        ; Yes                       ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5e-07 V                      ; 3.17 V              ; -0.037 V            ; 0.212 V                              ; 0.118 V                              ; 6.55e-10 s                  ; 3.96e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5e-07 V                     ; 3.17 V             ; -0.037 V           ; 0.212 V                             ; 0.118 V                             ; 6.55e-10 s                 ; 3.96e-10 s                 ; No                        ; Yes                       ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.12e-10 s                  ; 1.12e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.12e-10 s                 ; 1.12e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.09e-05 V                   ; 1.71 V              ; -0.0467 V           ; 0.172 V                              ; 0.164 V                              ; 4.8e-10 s                   ; 4.72e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.09e-05 V                  ; 1.71 V             ; -0.0467 V          ; 0.172 V                             ; 0.164 V                             ; 4.8e-10 s                  ; 4.72e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SPI4_MISO_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.09 V              ; -0.00724 V          ; 0.095 V                              ; 0.162 V                              ; 4.22e-09 s                  ; 2.79e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.09 V             ; -0.00724 V         ; 0.095 V                             ; 0.162 V                             ; 4.22e-09 s                 ; 2.79e-09 s                 ; Yes                       ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.89e-05 V                   ; 1.72 V              ; -0.0617 V           ; 0.149 V                              ; 0.139 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.89e-05 V                  ; 1.72 V             ; -0.0617 V          ; 0.149 V                             ; 0.139 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.91e-05 V                   ; 1.72 V              ; -0.0594 V           ; 0.15 V                               ; 0.136 V                              ; 4.64e-10 s                  ; 4.55e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 2.91e-05 V                  ; 1.72 V             ; -0.0594 V          ; 0.15 V                              ; 0.136 V                             ; 4.64e-10 s                 ; 4.55e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.16e-05 V                   ; 1.71 V              ; -0.0536 V           ; 0.158 V                              ; 0.147 V                              ; 4.69e-10 s                  ; 4.62e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.16e-05 V                  ; 1.71 V             ; -0.0536 V          ; 0.158 V                             ; 0.147 V                             ; 4.69e-10 s                 ; 4.62e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.43e-05 V                   ; 2.4 V               ; -0.0441 V           ; 0.178 V                              ; 0.137 V                              ; 4.57e-10 s                  ; 4.55e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.43e-05 V                  ; 2.4 V              ; -0.0441 V          ; 0.178 V                             ; 0.137 V                             ; 4.57e-10 s                 ; 4.55e-10 s                 ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-05 V                   ; 3.12 V              ; -0.0692 V           ; 0.183 V                              ; 0.184 V                              ; 6.85e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.43e-05 V                  ; 3.12 V             ; -0.0692 V          ; 0.183 V                             ; 0.184 V                             ; 6.85e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.1e-05 V                    ; 3.13 V              ; -0.0702 V           ; 0.185 V                              ; 0.171 V                              ; 6.81e-10 s                  ; 4.19e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.1e-05 V                   ; 3.13 V             ; -0.0702 V          ; 0.185 V                             ; 0.171 V                             ; 6.81e-10 s                 ; 4.19e-10 s                 ; Yes                       ; Yes                       ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.12 V              ; -0.0599 V           ; 0.183 V                              ; 0.209 V                              ; 6.99e-10 s                  ; 4.3e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.12 V             ; -0.0599 V          ; 0.183 V                             ; 0.209 V                             ; 6.99e-10 s                 ; 4.3e-10 s                  ; Yes                       ; Yes                       ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.99e-05 V                   ; 3.11 V              ; -0.0423 V           ; 0.204 V                              ; 0.258 V                              ; 7.23e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.99e-05 V                  ; 3.11 V             ; -0.0423 V          ; 0.204 V                             ; 0.258 V                             ; 7.23e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.342 V                      ; -0.342 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.17e-10 s                  ; 1.17e-10 s                  ; Yes                        ; Yes                        ; 0.342 V                     ; -0.342 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.17e-10 s                 ; 1.17e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI4_MISO_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.49e-06 V                   ; 2.93 V              ; -0.133 V            ; 0.317 V                              ; 0.274 V                              ; 2.67e-10 s                  ; 2.7e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 3.49e-06 V                  ; 2.93 V             ; -0.133 V           ; 0.317 V                             ; 0.274 V                             ; 2.67e-10 s                 ; 2.7e-10 s                  ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LMK_STATUS_LD2_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2_ALARM_FPGA           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; TNC_MK_1HZ              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI3_MISO               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D1_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D1_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SCLK                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_SDIO                 ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SCLK_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A2_SDATA_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SCK_3V3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; LMK_SDIO_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RNE1_RS422              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; DE1RX_RS422             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FLASH_CLK_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_MOSI_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; CLK_OUT                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A2_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC                  ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A1_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_RESET_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; RESET_MK                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT1_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT1_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT1_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT1_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; UPR_AT1_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT3_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT3_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT3_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT3_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_STATUS_LD1_FPGA_3V3 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT4_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT4_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT4_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT4_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_05              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_AT2_2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_AT2_4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UPR_AT2_8               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_AT2_16              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH1             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH2             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH3             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; UPR_SWITCH4             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; REZERV1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FPGA_IND1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; FPGA_IND2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; RX_FTDI_2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D1_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D1_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; D2_RESETB               ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_SDENB                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; D2_SLEEP                ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A1_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.7e-06 V                    ; 2.11 V              ; -0.118 V            ; 0.27 V                               ; 0.274 V                              ; 2.71e-10 s                  ; 2.77e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.7e-06 V                   ; 2.11 V             ; -0.118 V           ; 0.27 V                              ; 0.274 V                             ; 2.71e-10 s                 ; 2.77e-10 s                 ; No                        ; No                        ;
; A2_PWRDOWN_1V8          ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_SEN_1V8              ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_CS_3V3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; A4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; A12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SA10                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; A18                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; A19                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SWE                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SCAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SRAS                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SMS                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; FPGA_LED1_3V3           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; T_TEST2                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCKE                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; UART6_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; BOOT0                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; ABE1                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; EN_2V5_VDA              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; UART1_RX                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; RX_FTDI_1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; BOOT1                   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; CLK_FOR_MK_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; INT1_FPGA               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK1               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK2               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK3               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; WDATA_MK4               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; WDATA_MK5               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; WDATA_MK6               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; WDATA_MK7               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; OK_BUS                  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SPI4_MISO_MK            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SPI2_NSS_MK             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DAC_SYNC                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.64 V              ; -0.0178 V           ; 0.334 V                              ; 0.276 V                              ; 3.04e-09 s                  ; 2.05e-09 s                  ; No                         ; Yes                        ; 3.63 V                      ; 5.32e-06 V                  ; 3.64 V             ; -0.0178 V          ; 0.334 V                             ; 0.276 V                             ; 3.04e-09 s                 ; 2.05e-09 s                 ; No                        ; Yes                       ;
; D1_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; D2_TXENABLE             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A1_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.46e-06 V                   ; 2.13 V              ; -0.137 V            ; 0.25 V                               ; 0.234 V                              ; 2.62e-10 s                  ; 2.61e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.46e-06 V                  ; 2.13 V             ; -0.137 V           ; 0.25 V                              ; 0.234 V                             ; 2.62e-10 s                 ; 2.61e-10 s                 ; No                        ; No                        ;
; A1_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_CTRL2_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; A2_CTRL1_1V8            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.48e-06 V                   ; 2.13 V              ; -0.129 V            ; 0.249 V                              ; 0.231 V                              ; 2.62e-10 s                  ; 2.62e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.48e-06 V                  ; 2.13 V             ; -0.129 V           ; 0.249 V                             ; 0.231 V                             ; 2.62e-10 s                 ; 2.62e-10 s                 ; No                        ; No                        ;
; A2_STBY_1V8             ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.98 V                       ; 2.78e-06 V                   ; 2.12 V              ; -0.126 V            ; 0.252 V                              ; 0.25 V                               ; 2.66e-10 s                  ; 2.69e-10 s                  ; No                         ; No                         ; 1.98 V                      ; 2.78e-06 V                  ; 2.12 V             ; -0.126 V           ; 0.252 V                             ; 0.25 V                              ; 2.66e-10 s                 ; 2.69e-10 s                 ; No                        ; No                        ;
; LMK_SEL0_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; LMK_SEL1_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; LMK_SYNC_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; RX1_RS422               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; FLASH_CS_3V3            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; DE_MISO_LVDS_3V3        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SYNC_DA2                ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D_MISO                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.49e-06 V                   ; 2.93 V              ; -0.133 V            ; 0.317 V                              ; 0.274 V                              ; 2.67e-10 s                  ; 2.7e-10 s                   ; No                         ; Yes                        ; 2.75 V                      ; 3.49e-06 V                  ; 2.93 V             ; -0.133 V           ; 0.317 V                             ; 0.274 V                             ; 2.67e-10 s                 ; 2.7e-10 s                  ; No                        ; Yes                       ;
; SEL_ETALON_3V3          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; SCLK1_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; RATE1_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; SFP1_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SCLK2_I2C               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; RATE2_SELECTION         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SFP2_TX_DISABLE         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; ABE0                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; T_TEST1                 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D0                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D1                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D2                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D3                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D4                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D5                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D6                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D7                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D8                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D9                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D10                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D11                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.91e-06 V                   ; 3.82 V              ; -0.156 V            ; 0.395 V                              ; 0.391 V                              ; 4.63e-10 s                  ; 2.5e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 5.91e-06 V                  ; 3.82 V             ; -0.156 V           ; 0.395 V                             ; 0.391 V                             ; 4.63e-10 s                 ; 2.5e-10 s                  ; No                        ; No                        ;
; D12                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; D13                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 5.32e-06 V                   ; 3.82 V              ; -0.166 V            ; 0.396 V                              ; 0.369 V                              ; 4.59e-10 s                  ; 2.46e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 5.32e-06 V                  ; 3.82 V             ; -0.166 V           ; 0.396 V                             ; 0.369 V                             ; 4.59e-10 s                 ; 2.46e-10 s                 ; No                        ; No                        ;
; D14                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; D15                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; SDATA1_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.81 V              ; -0.13 V             ; 0.394 V                              ; 0.18 V                               ; 4.73e-10 s                  ; 3.7e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.81 V             ; -0.13 V            ; 0.394 V                             ; 0.18 V                              ; 4.73e-10 s                 ; 3.7e-10 s                  ; No                        ; No                        ;
; SDATA2_I2C              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.93e-06 V                   ; 3.76 V              ; -0.0982 V           ; 0.398 V                              ; 0.173 V                              ; 4.9e-10 s                   ; 3.8e-10 s                   ; No                         ; No                         ; 3.63 V                      ; 6.93e-06 V                  ; 3.76 V             ; -0.0982 V          ; 0.398 V                             ; 0.173 V                             ; 4.9e-10 s                  ; 3.8e-10 s                  ; No                        ; No                        ;
; A2_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
; A1_SNC(n)               ; LVDS         ; 0 s                 ; 0 s                 ; 0.533 V                      ; -0.533 V                     ; -                   ; -                   ; -                                    ; -                                    ; 1.13e-10 s                  ; 1.13e-10 s                  ; Yes                        ; Yes                        ; 0.533 V                     ; -0.533 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.13e-10 s                 ; 1.13e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 18       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 18       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; 36       ; 0        ; 0        ; 0        ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]              ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 38548    ; 0        ; 32       ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 12       ; 0        ; 0        ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 29269    ; 0        ; 24       ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 122      ; 0        ; 0        ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 74       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 66281    ; 0        ; 4        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 4432     ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 1        ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 92070    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                                                                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 18       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk ; 18       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                               ; 36       ; 0        ; 0        ; 0        ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]              ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 38548    ; 0        ; 32       ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                    ; 12       ; 0        ; 0        ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 29269    ; 0        ; 24       ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                            ; 122      ; 0        ; 0        ; 0        ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                      ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 74       ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 66281    ; 0        ; 4        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 4432     ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 1        ; 0        ; 0        ; 0        ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                       ; 92070    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 830      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 830      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 10    ; 10   ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 2638  ; 2638 ;
; Unconstrained Output Ports      ; 114   ; 114  ;
; Unconstrained Output Port Paths ; 178   ; 178  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                         ; Clock                                                                                                                                                                                          ; Type      ; Status        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; REF3                                                                                                                                                                                           ; REF3                                                                                                                                                                                           ; Base      ; Constrained   ;
; SPI4_SCK_MK                                                                                                                                                                                    ;                                                                                                                                                                                                ; Base      ; Unconstrained ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma     ; Generated ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout             ; Generated ; Illegal       ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes                   ; Base      ; Constrained   ;
; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b                ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; Constrained   ;
; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; Constrained   ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; Illegal       ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr                                                      ; Generated ; Constrained   ;
; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk        ; Generated ; Illegal       ;
; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                           ; pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                           ; Generated ; Constrained   ;
; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                     ; pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                     ; Generated ; Constrained   ;
; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; Generated ; Constrained   ;
; pll_1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; pll_1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                   ; Generated ; Constrained   ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                ; Generated ; Constrained   ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; Generated ; Constrained   ;
; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                              ; Generated ; Constrained   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; A1_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR0              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR1              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR2              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR3              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FPGA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FTDI       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FLASH_FPGA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_LMK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_RESET_3V3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MR_RESET_MK_FPGA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK_FTDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MOSI          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_SCK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MOSI_MK       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_NSS_MK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYSREF0            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX1_RS422          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; A1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A18                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A19                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT0                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_OUT                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RX_RS422             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_MOSI_3V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED1_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_CS_3V3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SCK_3V3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SDIO_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SYNC_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; REZERV1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RNE1_RS422              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX1_RS422               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SA10                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMS                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MISO               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWE                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TNC_MK_1HZ              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; A1_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDOUT_1V8       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR0              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR1              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR2              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADDR3              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FPGA       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT_MK_FTDI       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_ADC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC1            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_DAC2            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FLASH_FPGA      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA1           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_FPGA2           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_LMK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDO             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SYNCB           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IZL4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN1_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN2_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN3_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KAN4_KONTROL       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_RESET_3V3      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_3V3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MR_RESET_MK_FPGA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RD_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK_FTDI      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MOSI          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_SCK           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_MOSI_MK       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI4_NSS_MK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SYSREF0            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX1_RS422          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_1          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TX_FTDI_2          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_TX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WDATA_MK0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_BUS             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; A1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_PWRDOWN_1V8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_RESET_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SCLK_1V8             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SDATA_1V8            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SEN_1V8              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A2_SNC(n)               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A18                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A19                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BOOT0                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_OUT                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_ALARM_FPGA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_RESETB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SCLK                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDENB                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SDIO                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2_SLEEP                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D6                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D8                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D9                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D10                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D11                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D12                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D13                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D14                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D15                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DE1RX_RS422             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CLK_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_MOSI_3V3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IND2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED1_3V3           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_CS_3V3              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SCK_3V3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SDIO_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD1_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_STATUS_LD2_FPGA_3V3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LMK_SYNC_3V3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_MK                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; REZERV1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RNE1_RS422              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX1_RS422               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX_FTDI_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SA10                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SMS                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI3_MISO               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAS                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWE                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TNC_MK_1HZ              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART1_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART6_RX                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT1_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT2_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT3_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_4               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_05              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_8               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_AT4_16              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UPR_SWITCH4             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 29 16:57:34 2020
Info: Command: quartus_sta arria5_tst1 -c arria5_tst1
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 15 assignments for entity "PHY_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
Warning (20013): Ignored 40 assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_eth_tse_avalon_arbiter" -- entity does not exist in design
Warning (20013): Ignored 51 assignments for entity "altera_eth_tse_mac" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "altera_eth_tse_pcs_pma_phyip" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "altera_eth_tse_phyip_terminator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cic" -- entity does not exist in design
Warning (20013): Ignored 59 assignments for entity "cic_cic_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "custom_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
Warning (20013): Ignored 19 assignments for entity "dds" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "dds_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "eth1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
Warning (20013): Ignored 52 assignments for entity "eth1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored
Warning (20013): Ignored 71 assignments for entity "fir_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir_v2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
Warning (20013): Ignored 71 assignments for entity "fir_v2_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nco_test" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nco_test_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "phy_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
Warning (20013): Ignored 15 assignments for entity "phy_rst" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 16 assignments for entity "pll100" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
Warning (20013): Ignored 318 assignments for entity "pll100_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
Warning (20013): Ignored 318 assignments for entity "pll125_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
Warning (20013): Ignored 318 assignments for entity "pll240_120_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_120_120_96_96_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_120_120_96_96_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_125_120_96_96_96_v1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_125_120_96_96_96_v1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_delay1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_delay1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_gigtrans" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
Warning (20013): Ignored 318 assignments for entity "pll_gigtrans_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v040219_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v040219_1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v070319" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v070319_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "reconfig_phy1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_csr_pcs8g
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'arria5_tst1.sdc'
Warning (332174): Ignored filter at arria5_tst1.sdc(41): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 41
Warning (332049): Ignored create_clock at arria5_tst1.sdc(41): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 41
    Info (332050): create_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 1.600 -waveform { 0.000 0.800 } [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] File: F:/project_072_z/arria5_tst1.sdc Line: 41
Warning (332174): Ignored filter at arria5_tst1.sdc(50): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 50
Warning (332049): Ignored create_clock at arria5_tst1.sdc(50): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 50
    Info (332050): create_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 1.600 -waveform { 0.000 0.800 } [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] File: F:/project_072_z/arria5_tst1.sdc Line: 50
Warning (332174): Ignored filter at arria5_tst1.sdc(58): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332174): Ignored filter at arria5_tst1.sdc(58): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 58
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(58): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 58
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(58): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332174): Ignored filter at arria5_tst1.sdc(59): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 59
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(59): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 59
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 59
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(59): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 59
Warning (332174): Ignored filter at arria5_tst1.sdc(60): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 60
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(60): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 60
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 60
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(60): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 60
Warning (332174): Ignored filter at arria5_tst1.sdc(61): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 61
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(61): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 61
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 61
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(61): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 61
Warning (332174): Ignored filter at arria5_tst1.sdc(62): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 62
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(62): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 62
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 62
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(62): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 62
Warning (332174): Ignored filter at arria5_tst1.sdc(63): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 63
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(63): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 63
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 63
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(63): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 63
Warning (332174): Ignored filter at arria5_tst1.sdc(64): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332174): Ignored filter at arria5_tst1.sdc(64): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 64
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(64): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 64
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(64): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332174): Ignored filter at arria5_tst1.sdc(65): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332174): Ignored filter at arria5_tst1.sdc(65): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 65
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(65): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 65
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(65): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332174): Ignored filter at arria5_tst1.sdc(66): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 66
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(66): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 66
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 66
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(66): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 66
Warning (332174): Ignored filter at arria5_tst1.sdc(67): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 67
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(67): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 67
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 67
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(67): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 67
Warning (332174): Ignored filter at arria5_tst1.sdc(68): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 68
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(68): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 68
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 68
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(68): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 68
Warning (332174): Ignored filter at arria5_tst1.sdc(69): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 69
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(69): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 69
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 69
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(69): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 69
Warning (332174): Ignored filter at arria5_tst1.sdc(70): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 70
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(70): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 70
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 70
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(70): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 70
Warning (332174): Ignored filter at arria5_tst1.sdc(71): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332174): Ignored filter at arria5_tst1.sdc(71): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 71
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(71): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 71
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(71): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332174): Ignored filter at arria5_tst1.sdc(72): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332174): Ignored filter at arria5_tst1.sdc(72): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 72
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(72): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 72
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 10 -master_clock {pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(72): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332174): Ignored filter at arria5_tst1.sdc(75): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332174): Ignored filter at arria5_tst1.sdc(75): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 75
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(75): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 75
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}]  File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(75): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332174): Ignored filter at arria5_tst1.sdc(96): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332174): Ignored filter at arria5_tst1.sdc(96): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 96
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(96): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 96
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}]  File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(96): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332174): Ignored filter at arria5_tst1.sdc(97): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 97
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(97): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 97
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 97
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(98): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 98
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 98
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(99): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 99
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 99
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(100): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 100
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 100
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(101): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 101
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 101
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(102): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 102
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 102
Warning (332174): Ignored filter at arria5_tst1.sdc(103): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 103
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(103): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 103
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 103
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(104): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 104
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 104
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(105): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 105
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 105
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(106): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 106
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 106
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(107): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 107
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 107
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(108): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 108
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 108
Warning (332174): Ignored filter at arria5_tst1.sdc(109): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332174): Ignored filter at arria5_tst1.sdc(109): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 109
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(109): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 109
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(109): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332174): Ignored filter at arria5_tst1.sdc(110): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 110
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(110): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 110
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 110
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(110): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 110
Warning (332174): Ignored filter at arria5_tst1.sdc(127): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332174): Ignored filter at arria5_tst1.sdc(127): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 127
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(127): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 127
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(127): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332174): Ignored filter at arria5_tst1.sdc(128): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 128
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(128): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 128
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 128
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(128): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 128
Warning (332174): Ignored filter at arria5_tst1.sdc(129): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 129
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(129): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 129
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  File: F:/project_072_z/arria5_tst1.sdc Line: 129
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(129): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 129
Warning (332174): Ignored filter at arria5_tst1.sdc(130): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 130
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(130): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 130
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  File: F:/project_072_z/arria5_tst1.sdc Line: 130
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(130): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 130
Warning (332174): Ignored filter at arria5_tst1.sdc(136): pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 136
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(136): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 136
    Info (332050): create_generated_clock -name {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 136
Warning (332174): Ignored filter at arria5_tst1.sdc(137): pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 137
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(137): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 137
    Info (332050): create_generated_clock -name {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 137
Warning (332174): Ignored filter at arria5_tst1.sdc(144): pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332174): Ignored filter at arria5_tst1.sdc(144): pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 144
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(144): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 144
    Info (332050): create_generated_clock -name {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin}] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(144): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332174): Ignored filter at arria5_tst1.sdc(145): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332174): Ignored filter at arria5_tst1.sdc(145): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 145
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(145): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 145
    Info (332050): create_generated_clock -name {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(145): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332174): Ignored filter at arria5_tst1.sdc(158): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 158
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 159
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 160
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 161
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(162): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 162
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 162
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(163): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 163
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 163
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 164
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 164
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 164
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 165
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 165
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 165
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 166
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 166
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 166
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 167
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 167
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 167
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(168): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 168
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 168
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(169): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 169
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 169
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(194): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 194
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 194
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(195): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 195
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 195
Warning (332174): Ignored filter at arria5_tst1.sdc(202): pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(202): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 202
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(203): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 203
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 203
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(204): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 204
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 204
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(205): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 205
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 205
Warning (332174): Ignored filter at arria5_tst1.sdc(206): pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(206): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 206
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(207): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 207
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 207
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(208): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 208
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 208
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(209): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 209
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 209
Warning (332174): Ignored filter at arria5_tst1.sdc(210): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(210): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 210
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(211): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 211
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 211
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(212): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 212
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 212
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(213): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 213
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 213
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(220): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 220
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(221): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 221
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 221
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(222): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 222
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 222
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(223): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 223
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 223
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(224): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 224
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 224
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(225): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 225
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 225
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(226): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 226
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 226
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(227): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 227
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 227
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(228): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(229): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 229
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 229
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(230): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 230
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 230
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(231): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 231
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 231
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(232): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 232
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 232
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(233): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 233
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 233
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(234): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 234
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 234
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(235): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 235
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 235
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(236): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 236
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 236
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(237): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 237
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 237
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(238): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 238
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 238
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(239): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 239
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 239
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 240
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 241
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 242
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 243
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(244): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 244
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 244
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(245): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 245
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 246
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 247
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 247
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 247
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 248
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 248
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 248
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 249
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 249
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 249
Warning (332174): Ignored filter at arria5_tst1.sdc(275): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 275
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(275): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 275
    Info (332050): set_false_path -from [get_pins { eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 275
Warning (332174): Ignored filter at arria5_tst1.sdc(276): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 276
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(276): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 276
    Info (332050): set_false_path -from [get_pins { eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 276
Warning (332174): Ignored filter at arria5_tst1.sdc(280): o2 could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332174): Ignored filter at arria5_tst1.sdc(280): eth_1g_top:eth2|time_control:time1|frnt[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(280): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 280
    Info (332050): set_false_path -from [get_keepers {o2}] -to [get_keepers {eth_1g_top:eth2|time_control:time1|frnt[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(280): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332174): Ignored filter at arria5_tst1.sdc(281): o1 could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332174): Ignored filter at arria5_tst1.sdc(281): eth_1g_top:eth1|time_control:time1|frnt[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(281): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 281
    Info (332050): set_false_path -from [get_keepers {o1}] -to [get_keepers {eth_1g_top:eth1|time_control:time1|frnt[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(281): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332174): Ignored filter at arria5_tst1.sdc(290): *|altera_tse_register_map:U_REG|command_config[9] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332174): Ignored filter at arria5_tst1.sdc(290): *|altera_tse_mac_tx:U_TX|* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(290): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 290
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(290): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332174): Ignored filter at arria5_tst1.sdc(291): *|altera_tse_register_map:U_REG|mac_0[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(291): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 291
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(291): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332174): Ignored filter at arria5_tst1.sdc(292): *|altera_tse_register_map:U_REG|mac_1[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(292): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 292
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(292): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332174): Ignored filter at arria5_tst1.sdc(293): *|altera_tse_mac_rx:U_RX|* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(293): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 293
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(293): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(294): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 294
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 294
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(294): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 294
Warning (332174): Ignored filter at arria5_tst1.sdc(295): *|altera_tse_register_map:U_REG|frm_length[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(295): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 295
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(295): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332174): Ignored filter at arria5_tst1.sdc(296): *|altera_tse_reset_synchronizer:*|altera_tse_reset_synchronizer_chain*|clrn could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 296
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(296): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 296
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|altera_tse_reset_synchronizer:*|altera_tse_reset_synchronizer_chain*|clrn}] File: F:/project_072_z/arria5_tst1.sdc Line: 296
Warning (332174): Ignored filter at arria5_tst1.sdc(317): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 317
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(317): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 317
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 317
Warning (332174): Ignored filter at arria5_tst1.sdc(318): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 318
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(318): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 318
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 318
Warning (332174): Ignored filter at arria5_tst1.sdc(319): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 319
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(319): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 319
    Info (332050): set_max_delay -to [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 319
Warning (332174): Ignored filter at arria5_tst1.sdc(320): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 320
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(320): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 320
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 320
Warning (332174): Ignored filter at arria5_tst1.sdc(337): *altera_tse_false_path_marker:*|data_out_reg* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 337
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(337): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 337
    Info (332050): set_max_delay -from [all_registers] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 337
Warning (332174): Ignored filter at arria5_tst1.sdc(338): *altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 338
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(338): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 338
    Info (332050): set_max_delay -from [all_registers] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 338
Warning (332174): Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332174): Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(339): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 339
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(339): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332174): Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332174): Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(340): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 340
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(340): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332174): Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332174): Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(341): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 341
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(341): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332174): Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332174): Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(342): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 342
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(342): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332174): Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332174): Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(343): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 343
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(343): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332174): Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332174): Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(344): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 344
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(344): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332174): Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332174): Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(345): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 345
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(345): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332174): Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332174): Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(346): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 346
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(346): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332174): Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332174): Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(347): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 347
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(347): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332174): Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332174): Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(348): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 348
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(348): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332174): Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332174): Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(349): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 349
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(349): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332174): Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332174): Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(350): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 350
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(350): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332174): Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332174): Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(351): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 351
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(351): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332174): Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332174): Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(352): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 352
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(352): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332174): Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332174): Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(353): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 353
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(353): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332174): Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332174): Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(354): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 354
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(354): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332174): Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332174): Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(355): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 355
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(355): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332174): Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332174): Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(356): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 356
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(356): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332174): Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332174): Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(357): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 357
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(357): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332174): Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332174): Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(358): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 358
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(358): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332174): Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332174): Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(359): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 359
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(359): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332174): Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332174): Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(360): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 360
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(360): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332174): Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332174): Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(361): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 361
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(361): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332174): Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332174): Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(362): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 362
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(362): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332174): Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332174): Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(363): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 363
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(363): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332174): Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332174): Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(364): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 364
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(364): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332174): Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332174): Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(365): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 365
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(365): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332174): Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332174): Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(366): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 366
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(366): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332174): Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332174): Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(367): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 367
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(367): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332174): Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332174): Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(368): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 368
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(368): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332174): Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332174): Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(369): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 369
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(369): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332174): Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332174): Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(370): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 370
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(370): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332174): Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332174): Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(371): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 371
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(371): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332174): Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332174): Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(372): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 372
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(372): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332174): Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332174): Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(373): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 373
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(373): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332174): Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332174): Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(374): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 374
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(374): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332174): Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332174): Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(375): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 375
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(375): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332174): Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332174): Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(376): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 376
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(376): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332174): Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332174): Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(377): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 377
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(377): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332174): Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332174): Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(378): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 378
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(378): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332174): Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332174): Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(379): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 379
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(379): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332174): Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332174): Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(380): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 380
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(380): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332174): Ignored filter at arria5_tst1.sdc(381): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332174): Ignored filter at arria5_tst1.sdc(381): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(381): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 381
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(381): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332174): Ignored filter at arria5_tst1.sdc(382): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(382): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 382
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(382): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332174): Ignored filter at arria5_tst1.sdc(383): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332174): Ignored filter at arria5_tst1.sdc(383): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(383): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 383
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(383): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332174): Ignored filter at arria5_tst1.sdc(384): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(384): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 384
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(384): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332174): Ignored filter at arria5_tst1.sdc(385): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332174): Ignored filter at arria5_tst1.sdc(385): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(385): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 385
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(385): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332174): Ignored filter at arria5_tst1.sdc(386): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(386): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 386
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(386): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332174): Ignored filter at arria5_tst1.sdc(387): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332174): Ignored filter at arria5_tst1.sdc(387): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(387): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 387
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(387): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332174): Ignored filter at arria5_tst1.sdc(388): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(388): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 388
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(388): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332174): Ignored filter at arria5_tst1.sdc(389): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332174): Ignored filter at arria5_tst1.sdc(389): *altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(389): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 389
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(389): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332174): Ignored filter at arria5_tst1.sdc(390): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(390): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 390
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(390): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332174): Ignored filter at arria5_tst1.sdc(391): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332174): Ignored filter at arria5_tst1.sdc(391): *altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(391): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 391
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(391): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332174): Ignored filter at arria5_tst1.sdc(392): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(392): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 392
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(392): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(401): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 401
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 401
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(402): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 402
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 402
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(403): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 403
    Info (332050): set_min_delay -to [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 403
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(404): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 404
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 404
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(421): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 421
    Info (332050): set_min_delay -from [all_registers] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 421
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(422): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 422
    Info (332050): set_min_delay -from [all_registers] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 422
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(423): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 423
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 423
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(423): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 423
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(424): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 424
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 424
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(424): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 424
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(425): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 425
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 425
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(425): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 425
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(426): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 426
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 426
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(426): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 426
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(427): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 427
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 427
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(427): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 427
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(428): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 428
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 428
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(428): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 428
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(429): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 429
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 429
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(429): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 429
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(430): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 430
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 430
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(430): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 430
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(431): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 431
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 431
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(431): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 431
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(432): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 432
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 432
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(432): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 432
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(433): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 433
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 433
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(433): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 433
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(434): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 434
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 434
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(434): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 434
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(435): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 435
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 435
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(435): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 435
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(436): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 436
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 436
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(436): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 436
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(437): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 437
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 437
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(437): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 437
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(438): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 438
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 438
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(438): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 438
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(439): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 439
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 439
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(439): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 439
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(440): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 440
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 440
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(440): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 440
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(441): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 441
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 441
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(441): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 441
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(442): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 442
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 442
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(442): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 442
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(443): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 443
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 443
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(443): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 443
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(444): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 444
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 444
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(444): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 444
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(445): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 445
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 445
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(445): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 445
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(446): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 446
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 446
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(446): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 446
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(447): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 447
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 447
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(447): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 447
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(448): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 448
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 448
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(448): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 448
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(449): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 449
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 449
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(449): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 449
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(450): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 450
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 450
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(450): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 450
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(451): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 451
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 451
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(451): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 451
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(452): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 452
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 452
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(452): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 452
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(453): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 453
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 453
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(453): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 453
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(454): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 454
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 454
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(454): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 454
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(455): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 455
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 455
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(455): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 455
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(456): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 456
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 456
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(456): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 456
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(457): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 457
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 457
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(457): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 457
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(458): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 458
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 458
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(458): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 458
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(459): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 459
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 459
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(459): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 459
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(460): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 460
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 460
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(460): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 460
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(461): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 461
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 461
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(461): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 461
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(462): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 462
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 462
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(462): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 462
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(463): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 463
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 463
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(463): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 463
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(464): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 464
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 464
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(464): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 464
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(465): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 465
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 465
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(465): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 465
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(466): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 466
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 466
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(466): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 466
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(467): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 467
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 467
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(467): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 467
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(468): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 468
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 468
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(468): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 468
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(469): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 469
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 469
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(469): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 469
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(470): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 470
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 470
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(470): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 470
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(471): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 471
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 471
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(471): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 471
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(472): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 472
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 472
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(472): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 472
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(473): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 473
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 473
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(473): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 473
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(474): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 474
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 474
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(474): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 474
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(475): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 475
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 475
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(475): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 475
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(476): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 476
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 476
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(476): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 476
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(489): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 489
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 489
Warning (332174): Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*|in_data_toggle|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332174): Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(490): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 490
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332174): Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*|in_data_buffer[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332174): Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(491): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 491
    Info (332050): set_net_delay -max 4.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] -to [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}] File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332174): Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*|out_data_toggle_flopped|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332174): Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(492): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 492
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(493): argument -to with value [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 493
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] File: F:/project_072_z/arria5_tst1.sdc Line: 493
Warning (332174): Ignored filter at arria5_tst1.sdc(494): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 494
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(494): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 494
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 494
Warning (332174): Ignored filter at arria5_tst1.sdc(495): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 495
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(495): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 495
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 495
Warning (332174): Ignored filter at arria5_tst1.sdc(496): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 496
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(496): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 496
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 496
Warning (332174): Ignored filter at arria5_tst1.sdc(497): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 497
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(497): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 497
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 497
Warning (332174): Ignored filter at arria5_tst1.sdc(498): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 498
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(498): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 498
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 498
Warning (332174): Ignored filter at arria5_tst1.sdc(499): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 499
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(499): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 499
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 499
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(506): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 506
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(506): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(507): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 507
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(507): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(508): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 508
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(508): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(509): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 509
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(509): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(510): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 510
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(510): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(511): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 511
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(511): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(512): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 512
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(512): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(513): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 513
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(513): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(514): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 514
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(514): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(515): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 515
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(515): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(516): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 516
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(516): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(517): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 517
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(517): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(518): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 518
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(518): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(519): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 519
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(519): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(520): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 520
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 520
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(520): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 520
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(521): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 521
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 521
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(521): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 521
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(522): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 522
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 522
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(522): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 522
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(523): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 523
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 523
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(523): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 523
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(524): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 524
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 524
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(524): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 524
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(525): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 525
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 525
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(525): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 525
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(526): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 526
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 526
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(526): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 526
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(527): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 527
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 527
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(527): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 527
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(528): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 528
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 528
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(528): Argument -to with value [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 528
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(529): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 529
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 529
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(529): Argument -to with value [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 529
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(530): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 530
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 530
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(530): Argument -to with value [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 530
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(531): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 531
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 531
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(531): Argument -to with value [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 531
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at av_xcvr_reconfig.sdc(42): *|basic|a5|reg_init[0]|clk could not be matched with a pin File: F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc Line: 42
Info (332104): Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(30): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 30
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 30
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(31): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 31
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 31
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(105): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 105
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg1}|q]    -to [get_registers *${module_name}:*|${to_reg1}] -max $max_delay1 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 105
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(106): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 106
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg2}[*]|q] -to [get_registers *${module_name}:*|${to_reg2}[*]] -max $max_delay2 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 106
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(107): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 107
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg3}|q]    -to [get_registers *${module_name}:*|${to_reg3}] -max $max_delay3 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 107
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(30): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 30
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 30
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(31): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 31
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 31
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 30
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(33): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 33
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 33
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(34): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 34
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 34
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332060): Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DMA_SPI:spi1|REG_SPI[276] is being clocked by SPI4_SCK_MK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) (hold)
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) (hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.618             -90.000 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -3.588            -409.282 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -2.458            -163.939 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -1.529           -1050.397 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     7.180               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     7.540               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.493               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.094              -0.259 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.236               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.237               0.000 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.237               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.248               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.483               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     0.573               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
Info (332146): Worst-case recovery slack is 6.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.857               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.867               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -2.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.492              -2.492 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -1.092            -408.962 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.520               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     1.041               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.332               0.000 pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.370               0.000 REF3 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.068               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.601               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     2.601               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     3.193               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.164               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.562               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.028               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     5.029               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.588               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332060): Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DMA_SPI:spi1|REG_SPI[276] is being clocked by SPI4_SCK_MK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) (hold)
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) (hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.515            -397.993 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -3.376             -81.941 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -2.185            -146.188 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -1.464            -905.679 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     7.423               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     7.757               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.529               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.249              -2.139 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.214               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.218               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.221               0.000 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.229               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.363               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     0.447               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
Info (332146): Worst-case recovery slack is 7.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.077               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.795               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -2.492
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.492              -2.492 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -1.092            -408.962 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.520               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     1.041               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.332               0.000 pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.378               0.000 REF3 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.070               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.601               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     2.601               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     3.178               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.165               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.574               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.991               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     4.991               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.574               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332060): Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DMA_SPI:spi1|REG_SPI[276] is being clocked by SPI4_SCK_MK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) (hold)
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) (hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.515             -56.552 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -2.285            -261.413 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -1.832            -118.006 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -0.492             -24.027 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.042               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     8.329               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.916               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.154               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.156               0.000 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.158               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.162               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.236               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     0.319               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
Info (332146): Worst-case recovery slack is 7.890
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.890               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.520               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.092            -408.962 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.208               0.000 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.520               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     1.041               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.332               0.000 pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.357               0.000 REF3 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.074               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.599               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     2.599               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     3.213               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.161               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.844               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.064               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     5.067               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.615               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 111
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.449 ns
    Info (332114): 
Info: Analyzing Fast 1100mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332060): Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DMA_SPI:spi1|REG_SPI[276] is being clocked by SPI4_SCK_MK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) (hold)
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) (hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.190            -251.180 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -2.063             -45.380 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):    -1.427             -91.931 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -0.316              -4.310 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.338               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     8.562               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.941               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.097
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.097              -0.279 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.074               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.121               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.127               0.000 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.142               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.155               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     0.229               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
Info (332146): Worst-case recovery slack is 8.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.201               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 0.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.474               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is -1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.092            -408.962 pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.208               0.000 dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.416               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes 
    Info (332119):     0.520               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr 
    Info (332119):     1.041               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.332               0.000 pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.357               0.000 REF3 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.076               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b 
    Info (332119):     2.600               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     2.600               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp 
    Info (332119):     3.212               0.000 pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.163               0.000 adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma 
    Info (332119):     4.848               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.065               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     5.065               0.000 dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk 
    Info (332119):     9.614               0.000 pll_96_dac1|pll_96_48_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 111 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 111
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.735 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 970 warnings
    Info: Peak virtual memory: 1563 megabytes
    Info: Processing ended: Wed Apr 29 16:58:27 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:08


