head	1.3;
access;
symbols
	OPENBSD_3_5:1.2.0.16
	OPENBSD_3_5_BASE:1.2
	OPENBSD_3_4:1.2.0.14
	OPENBSD_3_4_BASE:1.2
	OPENBSD_3_3:1.2.0.12
	OPENBSD_3_3_BASE:1.2
	OPENBSD_3_2:1.2.0.10
	OPENBSD_3_2_BASE:1.2
	binutils-2_11_2:1.1.1.2
	OPENBSD_3_1:1.2.0.8
	OPENBSD_3_1_BASE:1.2
	OPENBSD_3_0:1.2.0.6
	OPENBSD_3_0_BASE:1.2
	BINUTILS-2_10_1:1.1.1.2
	OPENBSD_2_9:1.2.0.4
	OPENBSD_2_9_BASE:1.2
	OPENBSD_2_8:1.2.0.2
	OPENBSD_2_8_BASE:1.2
	BINUTILS-2_10:1.1.1.2
	FSF:1.1.1
	OPENBSD_2_7:1.1.0.18
	OPENBSD_2_7_BASE:1.1
	new-binutils:1.1.0.16
	OPENBSD_2_6:1.1.0.14
	OPENBSD_2_6_BASE:1.1
	OPENBSD_2_5:1.1.0.12
	OPENBSD_2_5_BASE:1.1
	OPENBSD_2_4:1.1.0.10
	OPENBSD_2_4_BASE:1.1
	OPENBSD_2_3:1.1.0.8
	OPENBSD_2_3_BASE:1.1
	OPENBSD_2_2:1.1.0.6
	OPENBSD_2_2_BASE:1.1
	BINUTILS-2_8_1:1.1.1.1
	OPENBSD_2_1:1.1.0.4
	OPENBSD_2_1_BASE:1.1
	CYGNUS-961112:1.1.1.1
	OPENBSD_2_0:1.1.0.2
	OPENBSD_2_0_BASE:1.1
	CYGNUS-960904:1.1.1.1
	CYGNUS-960609:1.1.1.1
	CYGNUS:1.1.1;
locks; strict;
comment	@# @;


1.3
date	2004.05.17.21.54.42;	author drahn;	state dead;
branches;
next	1.2;

1.2
date	2000.09.12.19.12.22;	author espie;	state Exp;
branches;
next	1.1;

1.1
date	96.06.09.19.42.24;	author niklas;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	96.06.09.19.42.24;	author niklas;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2000.09.12.14.47.20;	author espie;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@#as: -Asparclet
#objdump: -dr
#name: sparclet extensions

.*: +file format .*

Disassembly of section .text:

0+ <start>:
   0:	a1 40 00 00 	rd  %y, %l0
   4:	a1 40 40 00 	rd  %asr1, %l0
   8:	a1 43 c0 00 	rd  %asr15, %l0
   c:	a1 44 40 00 	rd  %asr17, %l0
  10:	a1 44 80 00 	rd  %asr18, %l0
  14:	a1 44 c0 00 	rd  %asr19, %l0
  18:	a1 45 00 00 	rd  %asr20, %l0
  1c:	a1 45 40 00 	rd  %asr21, %l0
  20:	a1 45 80 00 	rd  %asr22, %l0
  24:	81 84 20 00 	mov  %l0, %y
  28:	83 84 20 00 	mov  %l0, %asr1
  2c:	9f 84 20 00 	mov  %l0, %asr15
  30:	a3 84 20 00 	mov  %l0, %asr17
  34:	a5 84 20 00 	mov  %l0, %asr18
  38:	a7 84 20 00 	mov  %l0, %asr19
  3c:	a9 84 20 00 	mov  %l0, %asr20
  40:	ab 84 20 00 	mov  %l0, %asr21
  44:	ad 84 20 00 	mov  %l0, %asr22

0+48 <test_umul>:
  48:	86 50 40 02 	umul  %g1, %g2, %g3
  4c:	86 50 40 02 	umul  %g1, %g2, %g3

0+50 <test_smul>:
  50:	86 58 40 02 	smul  %g1, %g2, %g3
  54:	86 58 40 02 	smul  %g1, %g2, %g3

0+58 <test_stbar>:
  58:	81 43 c0 00 	stbar 
  5c:	81 43 c0 00 	stbar 
  60:	00 00 00 01 	unimp  0x1
  64:	81 dc 40 00 	flush  %l1

0+68 <test_scan>:
  68:	a7 64 7f ff 	scan  %l1, -1, %l3
  6c:	a7 64 60 00 	scan  %l1, 0, %l3
  70:	a7 64 40 11 	scan  %l1, %l1, %l3

0+74 <test_shuffle>:
  74:	a3 6c 20 01 	shuffle  %l0, 1, %l1
  78:	a3 6c 20 02 	shuffle  %l0, 2, %l1
  7c:	a3 6c 20 04 	shuffle  %l0, 4, %l1
  80:	a3 6c 20 08 	shuffle  %l0, 8, %l1
  84:	a3 6c 20 10 	shuffle  %l0, 0x10, %l1
  88:	a3 6c 20 18 	shuffle  %l0, 0x18, %l1

0+8c <test_umac>:
  8c:	a1 f4 40 12 	umac  %l1, %l2, %l0
  90:	a1 f4 60 02 	umac  %l1, 2, %l0
  94:	a1 f4 60 02 	umac  %l1, 2, %l0

0+98 <test_umacd>:
  98:	a1 74 80 14 	umacd  %l2, %l4, %l0
  9c:	a1 74 a0 03 	umacd  %l2, 3, %l0
  a0:	a1 74 a0 03 	umacd  %l2, 3, %l0

0+a4 <test_smac>:
  a4:	a1 fc 40 12 	smac  %l1, %l2, %l0
  a8:	a1 fc 7f d6 	smac  %l1, -42, %l0
  ac:	a1 fc 7f d6 	smac  %l1, -42, %l0

0+b0 <test_smacd>:
  b0:	a1 7c 80 14 	smacd  %l2, %l4, %l0
  b4:	a1 7c a0 7b 	smacd  %l2, 0x7b, %l0
  b8:	a1 7c a0 7b 	smacd  %l2, 0x7b, %l0

0+bc <test_umuld>:
  bc:	90 4a 80 0c 	umuld  %o2, %o4, %o0
  c0:	90 4a a2 34 	umuld  %o2, 0x234, %o0
  c4:	90 4a a5 67 	umuld  %o2, 0x567, %o0

0+c8 <test_smuld>:
  c8:	b0 6e 80 1c 	smuld  %i2, %i4, %i0
  cc:	b0 6e b0 00 	smuld  %i2, -4096, %i0
  d0:	b0 6f 2f ff 	smuld  %i4, 0xfff, %i0

0+d4 <test_coprocessor>:
  d4:	81 b4 00 11 	cpush  %l0, %l1
  d8:	81 b4 20 01 	cpush  %l0, 1
  dc:	81 b4 00 51 	cpusha  %l0, %l1
  e0:	81 b4 20 41 	cpusha  %l0, 1
  e4:	a1 b0 00 80 	cpull  %l0
  e8:	a1 b0 01 00 	crdcxt  %ccsr, %l0
  ec:	a1 b0 41 00 	crdcxt  %ccfr, %l0
  f0:	a1 b0 c1 00 	crdcxt  %ccpr, %l0
  f4:	a1 b0 81 00 	crdcxt  %cccrcr, %l0
  f8:	81 b4 00 c0 	cwrcxt  %l0, %ccsr
  fc:	83 b4 00 c0 	cwrcxt  %l0, %ccfr
 100:	87 b4 00 c0 	cwrcxt  %l0, %ccpr
 104:	85 b4 00 c0 	cwrcxt  %l0, %cccrcr
 108:	01 c0 00 01 	cbn  10c <test_coprocessor\+(0x|)38>
			108: WDISP22	stop\+0xfffffef8
 10c:	01 00 00 00 	nop 
 110:	21 c0 00 01 	cbn,a   114 <test_coprocessor\+(0x|)40>
			110: WDISP22	stop\+0xfffffef0
 114:	01 00 00 00 	nop 
 118:	03 c0 00 01 	cbe  11c <test_coprocessor\+(0x|)48>
			118: WDISP22	stop\+0xfffffee8
 11c:	01 00 00 00 	nop 
 120:	23 c0 00 01 	cbe,a   124 <test_coprocessor\+(0x|)50>
			120: WDISP22	stop\+0xfffffee0
 124:	01 00 00 00 	nop 
 128:	05 c0 00 01 	cbf  12c <test_coprocessor\+(0x|)58>
			128: WDISP22	stop\+0xfffffed8
 12c:	01 00 00 00 	nop 
 130:	25 c0 00 01 	cbf,a   134 <test_coprocessor\+(0x|)60>
			130: WDISP22	stop\+0xfffffed0
 134:	01 00 00 00 	nop 
 138:	07 c0 00 01 	cbef  13c <test_coprocessor\+(0x|)68>
			138: WDISP22	stop\+0xfffffec8
 13c:	01 00 00 00 	nop 
 140:	27 c0 00 01 	cbef,a   144 <test_coprocessor\+(0x|)70>
			140: WDISP22	stop\+0xfffffec0
 144:	01 00 00 00 	nop 
 148:	09 c0 00 01 	cbr  14c <test_coprocessor\+(0x|)78>
			148: WDISP22	stop\+0xfffffeb8
 14c:	01 00 00 00 	nop 
 150:	29 c0 00 01 	cbr,a   154 <test_coprocessor\+(0x|)80>
			150: WDISP22	stop\+0xfffffeb0
 154:	01 00 00 00 	nop 
 158:	0b c0 00 01 	cber  15c <test_coprocessor\+(0x|)88>
			158: WDISP22	stop\+0xfffffea8
 15c:	01 00 00 00 	nop 
 160:	2b c0 00 01 	cber,a   164 <test_coprocessor\+(0x|)90>
			160: WDISP22	stop\+0xfffffea0
 164:	01 00 00 00 	nop 
 168:	0d c0 00 01 	cbfr  16c <test_coprocessor\+(0x|)98>
			168: WDISP22	stop\+0xfffffe98
 16c:	01 00 00 00 	nop 
 170:	2d c0 00 01 	cbfr,a   174 <test_coprocessor\+(0x|)a0>
			170: WDISP22	stop\+0xfffffe90
 174:	01 00 00 00 	nop 
 178:	0f c0 00 01 	cbefr  17c <test_coprocessor\+(0x|)a8>
			178: WDISP22	stop\+0xfffffe88
 17c:	01 00 00 00 	nop 
 180:	2f c0 00 01 	cbefr,a   184 <test_coprocessor\+(0x|)b0>
			180: WDISP22	stop\+0xfffffe80
 184:	01 00 00 00 	nop 
 188:	11 c0 00 01 	cba  18c <test_coprocessor\+(0x|)b8>
			188: WDISP22	stop\+0xfffffe78
 18c:	01 00 00 00 	nop 
 190:	31 c0 00 01 	cba,a   194 <test_coprocessor\+(0x|)c0>
			190: WDISP22	stop\+0xfffffe70
 194:	01 00 00 00 	nop 
 198:	13 c0 00 01 	cbne  19c <test_coprocessor\+(0x|)c8>
			198: WDISP22	stop\+0xfffffe68
 19c:	01 00 00 00 	nop 
 1a0:	33 c0 00 01 	cbne,a   1a4 <test_coprocessor\+(0x|)d0>
			1a0: WDISP22	stop\+0xfffffe60
 1a4:	01 00 00 00 	nop 
 1a8:	15 c0 00 01 	cbnf  1ac <test_coprocessor\+(0x|)d8>
			1a8: WDISP22	stop\+0xfffffe58
 1ac:	01 00 00 00 	nop 
 1b0:	35 c0 00 01 	cbnf,a   1b4 <test_coprocessor\+(0x|)e0>
			1b0: WDISP22	stop\+0xfffffe50
 1b4:	01 00 00 00 	nop 
 1b8:	17 c0 00 01 	cbnef  1bc <test_coprocessor\+(0x|)e8>
			1b8: WDISP22	stop\+0xfffffe48
 1bc:	01 00 00 00 	nop 
 1c0:	37 c0 00 01 	cbnef,a   1c4 <test_coprocessor\+(0x|)f0>
			1c0: WDISP22	stop\+0xfffffe40
 1c4:	01 00 00 00 	nop 
 1c8:	19 c0 00 01 	cbnr  1cc <test_coprocessor\+(0x|)f8>
			1c8: WDISP22	stop\+0xfffffe38
 1cc:	01 00 00 00 	nop 
 1d0:	39 c0 00 01 	cbnr,a   1d4 <test_coprocessor\+(0x|)100>
			1d0: WDISP22	stop\+0xfffffe30
 1d4:	01 00 00 00 	nop 
 1d8:	1b c0 00 01 	cbner  1dc <test_coprocessor\+(0x|)108>
			1d8: WDISP22	stop\+0xfffffe28
 1dc:	01 00 00 00 	nop 
 1e0:	3b c0 00 01 	cbner,a   1e4 <test_coprocessor\+(0x|)110>
			1e0: WDISP22	stop\+0xfffffe20
 1e4:	01 00 00 00 	nop 
 1e8:	1d c0 00 01 	cbnfr  1ec <test_coprocessor\+(0x|)118>
			1e8: WDISP22	stop\+0xfffffe18
 1ec:	01 00 00 00 	nop 
 1f0:	3d c0 00 01 	cbnfr,a   1f4 <test_coprocessor\+(0x|)120>
			1f0: WDISP22	stop\+0xfffffe10
 1f4:	01 00 00 00 	nop 
 1f8:	1f c0 00 01 	cbnefr  1fc <test_coprocessor\+(0x|)128>
			1f8: WDISP22	stop\+0xfffffe08
 1fc:	01 00 00 00 	nop 
 200:	3f c0 00 01 	cbnefr,a   204 <test_coprocessor\+(0x|)130>
			200: WDISP22	stop\+0xfffffe00
 204:	01 00 00 00 	nop 
@


1.2
log
@Help stupid cvs fixing basic conflicts.
@
text
@@


1.1
log
@Initial revision
@
text
@d8 188
a195 162
0+0000 <start> rd  %y, %l0
0+0004 <start\+4> rd  %asr1, %l0
0+0008 <start\+8> rd  %asr15, %l0
0+000c <start\+c> rd  %asr17, %l0
0+0010 <start\+10> rd  %asr18, %l0
0+0014 <start\+14> rd  %asr19, %l0
0+0018 <start\+18> rd  %asr20, %l0
0+001c <start\+1c> rd  %asr21, %l0
0+0020 <start\+20> rd  %asr22, %l0
0+0024 <start\+24> mov  %l0, %y
0+0028 <start\+28> mov  %l0, %asr1
0+002c <start\+2c> mov  %l0, %asr15
0+0030 <start\+30> mov  %l0, %asr17
0+0034 <start\+34> mov  %l0, %asr18
0+0038 <start\+38> mov  %l0, %asr19
0+003c <start\+3c> mov  %l0, %asr20
0+0040 <start\+40> mov  %l0, %asr21
0+0044 <start\+44> mov  %l0, %asr22
0+0048 <test_umul> umul  %g1, %g2, %g3
0+004c <test_umul\+4> umul  %g1, %g2, %g3
0+0050 <test_smul> smul  %g1, %g2, %g3
0+0054 <test_smul\+4> smul  %g1, %g2, %g3
0+0058 <test_stbar> stbar 
0+005c <test_stbar\+4> stbar 
0+0060 <test_stbar\+8> unimp  0x1
0+0064 <test_stbar\+c> flush  %l1
0+0068 <test_scan> scan  %l1, -1, %l3
0+006c <test_scan\+4> scan  %l1, 0, %l3
0+0070 <test_scan\+8> scan  %l1, %l1, %l3
0+0074 <test_shuffle> shuffle  %l0, 1, %l1
0+0078 <test_shuffle\+4> shuffle  %l0, 2, %l1
0+007c <test_shuffle\+8> shuffle  %l0, 4, %l1
0+0080 <test_shuffle\+c> shuffle  %l0, 8, %l1
0+0084 <test_shuffle\+10> shuffle  %l0, 0x10, %l1
0+0088 <test_shuffle\+14> shuffle  %l0, 0x18, %l1
0+008c <test_umac> umac  %l1, %l2, %l0
0+0090 <test_umac\+4> umac  %l1, 2, %l0
0+0094 <test_umac\+8> umac  %l1, 2, %l0
0+0098 <test_umacd> umacd  %l2, %l4, %l0
0+009c <test_umacd\+4> umacd  %l2, 3, %l0
0+00a0 <test_umacd\+8> umacd  %l2, 3, %l0
0+00a4 <test_smac> smac  %l1, %l2, %l0
0+00a8 <test_smac\+4> smac  %l1, -42, %l0
0+00ac <test_smac\+8> smac  %l1, -42, %l0
0+00b0 <test_smacd> smacd  %l2, %l4, %l0
0+00b4 <test_smacd\+4> smacd  %l2, 0x7b, %l0
0+00b8 <test_smacd\+8> smacd  %l2, 0x7b, %l0
0+00bc <test_umuld> umuld  %o2, %o4, %o0
0+00c0 <test_umuld\+4> umuld  %o2, 0x234, %o0
0+00c4 <test_umuld\+8> umuld  %o2, 0x567, %o0
0+00c8 <test_smuld> smuld  %i2, %i4, %i0
0+00cc <test_smuld\+4> smuld  %i2, -4096, %i0
0+00d0 <test_smuld\+8> smuld  %i4, 0xfff, %i0
0+00d4 <test_coprocessor> cpush  %l0, %l1
0+00d8 <test_coprocessor\+4> cpush  %l0, 1
0+00dc <test_coprocessor\+8> cpusha  %l0, %l1
0+00e0 <test_coprocessor\+c> cpush  %l0, 1
0+00e4 <test_coprocessor\+10> cpull  %l0
0+00e8 <test_coprocessor\+14> crdcxt  %ccsr, %l0
0+00ec <test_coprocessor\+18> crdcxt  %ccfr, %l0
0+00f0 <test_coprocessor\+1c> crdcxt  %ccpr, %l0
0+00f4 <test_coprocessor\+20> crdcxt  %cccrcr, %l0
0+00f8 <test_coprocessor\+24> cwrcxt  %l0, %ccsr
0+00fc <test_coprocessor\+28> cwrcxt  %l0, %ccfr
0+0100 <test_coprocessor\+2c> cwrcxt  %l0, %ccpr
0+0104 <test_coprocessor\+30> cwrcxt  %l0, %cccrcr
0+0108 <test_coprocessor\+34> cbn  0000010c <test_coprocessor\+38>
.*RELOC: 0+0108 WDISP22 stop\+0xfffffef8
0+010c <test_coprocessor\+38> nop 
0+0110 <test_coprocessor\+3c> cbn,a   00000114 <test_coprocessor\+40>
.*RELOC: 0+0110 WDISP22 stop\+0xfffffef0
0+0114 <test_coprocessor\+40> nop 
0+0118 <test_coprocessor\+44> cbe  0000011c <test_coprocessor\+48>
.*RELOC: 0+0118 WDISP22 stop\+0xfffffee8
0+011c <test_coprocessor\+48> nop 
0+0120 <test_coprocessor\+4c> cbe,a   00000124 <test_coprocessor\+50>
.*RELOC: 0+0120 WDISP22 stop\+0xfffffee0
0+0124 <test_coprocessor\+50> nop 
0+0128 <test_coprocessor\+54> cbf  0000012c <test_coprocessor\+58>
.*RELOC: 0+0128 WDISP22 stop\+0xfffffed8
0+012c <test_coprocessor\+58> nop 
0+0130 <test_coprocessor\+5c> cbf,a   00000134 <test_coprocessor\+60>
.*RELOC: 0+0130 WDISP22 stop\+0xfffffed0
0+0134 <test_coprocessor\+60> nop 
0+0138 <test_coprocessor\+64> cbef  0000013c <test_coprocessor\+68>
.*RELOC: 0+0138 WDISP22 stop\+0xfffffec8
0+013c <test_coprocessor\+68> nop 
0+0140 <test_coprocessor\+6c> cbef,a   00000144 <test_coprocessor\+70>
.*RELOC: 0+0140 WDISP22 stop\+0xfffffec0
0+0144 <test_coprocessor\+70> nop 
0+0148 <test_coprocessor\+74> cbr  0000014c <test_coprocessor\+78>
.*RELOC: 0+0148 WDISP22 stop\+0xfffffeb8
0+014c <test_coprocessor\+78> nop 
0+0150 <test_coprocessor\+7c> cbr,a   00000154 <test_coprocessor\+80>
.*RELOC: 0+0150 WDISP22 stop\+0xfffffeb0
0+0154 <test_coprocessor\+80> nop 
0+0158 <test_coprocessor\+84> cber  0000015c <test_coprocessor\+88>
.*RELOC: 0+0158 WDISP22 stop\+0xfffffea8
0+015c <test_coprocessor\+88> nop 
0+0160 <test_coprocessor\+8c> cber,a   00000164 <test_coprocessor\+90>
.*RELOC: 0+0160 WDISP22 stop\+0xfffffea0
0+0164 <test_coprocessor\+90> nop 
0+0168 <test_coprocessor\+94> cbfr  0000016c <test_coprocessor\+98>
.*RELOC: 0+0168 WDISP22 stop\+0xfffffe98
0+016c <test_coprocessor\+98> nop 
0+0170 <test_coprocessor\+9c> cbfr,a   00000174 <test_coprocessor\+a0>
.*RELOC: 0+0170 WDISP22 stop\+0xfffffe90
0+0174 <test_coprocessor\+a0> nop 
0+0178 <test_coprocessor\+a4> cbefr  0000017c <test_coprocessor\+a8>
.*RELOC: 0+0178 WDISP22 stop\+0xfffffe88
0+017c <test_coprocessor\+a8> nop 
0+0180 <test_coprocessor\+ac> cbefr,a   00000184 <test_coprocessor\+b0>
.*RELOC: 0+0180 WDISP22 stop\+0xfffffe80
0+0184 <test_coprocessor\+b0> nop 
0+0188 <test_coprocessor\+b4> cba  0000018c <test_coprocessor\+b8>
.*RELOC: 0+0188 WDISP22 stop\+0xfffffe78
0+018c <test_coprocessor\+b8> nop 
0+0190 <test_coprocessor\+bc> cba,a   00000194 <test_coprocessor\+c0>
.*RELOC: 0+0190 WDISP22 stop\+0xfffffe70
0+0194 <test_coprocessor\+c0> nop 
0+0198 <test_coprocessor\+c4> cbne  0000019c <test_coprocessor\+c8>
.*RELOC: 0+0198 WDISP22 stop\+0xfffffe68
0+019c <test_coprocessor\+c8> nop 
0+01a0 <test_coprocessor\+cc> cbne,a   000001a4 <test_coprocessor\+d0>
.*RELOC: 0+01a0 WDISP22 stop\+0xfffffe60
0+01a4 <test_coprocessor\+d0> nop 
0+01a8 <test_coprocessor\+d4> cbnf  000001ac <test_coprocessor\+d8>
.*RELOC: 0+01a8 WDISP22 stop\+0xfffffe58
0+01ac <test_coprocessor\+d8> nop 
0+01b0 <test_coprocessor\+dc> cbnf,a   000001b4 <test_coprocessor\+e0>
.*RELOC: 0+01b0 WDISP22 stop\+0xfffffe50
0+01b4 <test_coprocessor\+e0> nop 
0+01b8 <test_coprocessor\+e4> cbnef  000001bc <test_coprocessor\+e8>
.*RELOC: 0+01b8 WDISP22 stop\+0xfffffe48
0+01bc <test_coprocessor\+e8> nop 
0+01c0 <test_coprocessor\+ec> cbnef,a   000001c4 <test_coprocessor\+f0>
.*RELOC: 0+01c0 WDISP22 stop\+0xfffffe40
0+01c4 <test_coprocessor\+f0> nop 
0+01c8 <test_coprocessor\+f4> cbnr  000001cc <test_coprocessor\+f8>
.*RELOC: 0+01c8 WDISP22 stop\+0xfffffe38
0+01cc <test_coprocessor\+f8> nop 
0+01d0 <test_coprocessor\+fc> cbnr,a   000001d4 <test_coprocessor\+100>
.*RELOC: 0+01d0 WDISP22 stop\+0xfffffe30
0+01d4 <test_coprocessor\+100> nop 
0+01d8 <test_coprocessor\+104> cbner  000001dc <test_coprocessor\+108>
.*RELOC: 0+01d8 WDISP22 stop\+0xfffffe28
0+01dc <test_coprocessor\+108> nop 
0+01e0 <test_coprocessor\+10c> cbner,a   000001e4 <test_coprocessor\+110>
.*RELOC: 0+01e0 WDISP22 stop\+0xfffffe20
0+01e4 <test_coprocessor\+110> nop 
0+01e8 <test_coprocessor\+114> cbnfr  000001ec <test_coprocessor\+118>
.*RELOC: 0+01e8 WDISP22 stop\+0xfffffe18
0+01ec <test_coprocessor\+118> nop 
0+01f0 <test_coprocessor\+11c> cbnfr,a   000001f4 <test_coprocessor\+120>
.*RELOC: 0+01f0 WDISP22 stop\+0xfffffe10
0+01f4 <test_coprocessor\+120> nop 
0+01f8 <test_coprocessor\+124> cbnefr  000001fc <test_coprocessor\+128>
.*RELOC: 0+01f8 WDISP22 stop\+0xfffffe08
0+01fc <test_coprocessor\+128> nop 
0+0200 <test_coprocessor\+12c> cbnefr,a   00000204 <test_coprocessor\+130>
.*RELOC: 0+0200 WDISP22 stop\+0xfffffe00
0+0204 <test_coprocessor\+130> nop 
@


1.1.1.1
log
@Import of binutils, gas, ld & gprof from Cygnus 960609 tree
@
text
@@


1.1.1.2
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d8 162
a169 188

0+ <start>:
   0:	a1 40 00 00 	rd  %y, %l0
   4:	a1 40 40 00 	rd  %asr1, %l0
   8:	a1 43 c0 00 	rd  %asr15, %l0
   c:	a1 44 40 00 	rd  %asr17, %l0
  10:	a1 44 80 00 	rd  %asr18, %l0
  14:	a1 44 c0 00 	rd  %asr19, %l0
  18:	a1 45 00 00 	rd  %asr20, %l0
  1c:	a1 45 40 00 	rd  %asr21, %l0
  20:	a1 45 80 00 	rd  %asr22, %l0
  24:	81 84 20 00 	mov  %l0, %y
  28:	83 84 20 00 	mov  %l0, %asr1
  2c:	9f 84 20 00 	mov  %l0, %asr15
  30:	a3 84 20 00 	mov  %l0, %asr17
  34:	a5 84 20 00 	mov  %l0, %asr18
  38:	a7 84 20 00 	mov  %l0, %asr19
  3c:	a9 84 20 00 	mov  %l0, %asr20
  40:	ab 84 20 00 	mov  %l0, %asr21
  44:	ad 84 20 00 	mov  %l0, %asr22

0+48 <test_umul>:
  48:	86 50 40 02 	umul  %g1, %g2, %g3
  4c:	86 50 40 02 	umul  %g1, %g2, %g3

0+50 <test_smul>:
  50:	86 58 40 02 	smul  %g1, %g2, %g3
  54:	86 58 40 02 	smul  %g1, %g2, %g3

0+58 <test_stbar>:
  58:	81 43 c0 00 	stbar 
  5c:	81 43 c0 00 	stbar 
  60:	00 00 00 01 	unimp  0x1
  64:	81 dc 40 00 	flush  %l1

0+68 <test_scan>:
  68:	a7 64 7f ff 	scan  %l1, -1, %l3
  6c:	a7 64 60 00 	scan  %l1, 0, %l3
  70:	a7 64 40 11 	scan  %l1, %l1, %l3

0+74 <test_shuffle>:
  74:	a3 6c 20 01 	shuffle  %l0, 1, %l1
  78:	a3 6c 20 02 	shuffle  %l0, 2, %l1
  7c:	a3 6c 20 04 	shuffle  %l0, 4, %l1
  80:	a3 6c 20 08 	shuffle  %l0, 8, %l1
  84:	a3 6c 20 10 	shuffle  %l0, 0x10, %l1
  88:	a3 6c 20 18 	shuffle  %l0, 0x18, %l1

0+8c <test_umac>:
  8c:	a1 f4 40 12 	umac  %l1, %l2, %l0
  90:	a1 f4 60 02 	umac  %l1, 2, %l0
  94:	a1 f4 60 02 	umac  %l1, 2, %l0

0+98 <test_umacd>:
  98:	a1 74 80 14 	umacd  %l2, %l4, %l0
  9c:	a1 74 a0 03 	umacd  %l2, 3, %l0
  a0:	a1 74 a0 03 	umacd  %l2, 3, %l0

0+a4 <test_smac>:
  a4:	a1 fc 40 12 	smac  %l1, %l2, %l0
  a8:	a1 fc 7f d6 	smac  %l1, -42, %l0
  ac:	a1 fc 7f d6 	smac  %l1, -42, %l0

0+b0 <test_smacd>:
  b0:	a1 7c 80 14 	smacd  %l2, %l4, %l0
  b4:	a1 7c a0 7b 	smacd  %l2, 0x7b, %l0
  b8:	a1 7c a0 7b 	smacd  %l2, 0x7b, %l0

0+bc <test_umuld>:
  bc:	90 4a 80 0c 	umuld  %o2, %o4, %o0
  c0:	90 4a a2 34 	umuld  %o2, 0x234, %o0
  c4:	90 4a a5 67 	umuld  %o2, 0x567, %o0

0+c8 <test_smuld>:
  c8:	b0 6e 80 1c 	smuld  %i2, %i4, %i0
  cc:	b0 6e b0 00 	smuld  %i2, -4096, %i0
  d0:	b0 6f 2f ff 	smuld  %i4, 0xfff, %i0

0+d4 <test_coprocessor>:
  d4:	81 b4 00 11 	cpush  %l0, %l1
  d8:	81 b4 20 01 	cpush  %l0, 1
  dc:	81 b4 00 51 	cpusha  %l0, %l1
  e0:	81 b4 20 41 	cpusha  %l0, 1
  e4:	a1 b0 00 80 	cpull  %l0
  e8:	a1 b0 01 00 	crdcxt  %ccsr, %l0
  ec:	a1 b0 41 00 	crdcxt  %ccfr, %l0
  f0:	a1 b0 c1 00 	crdcxt  %ccpr, %l0
  f4:	a1 b0 81 00 	crdcxt  %cccrcr, %l0
  f8:	81 b4 00 c0 	cwrcxt  %l0, %ccsr
  fc:	83 b4 00 c0 	cwrcxt  %l0, %ccfr
 100:	87 b4 00 c0 	cwrcxt  %l0, %ccpr
 104:	85 b4 00 c0 	cwrcxt  %l0, %cccrcr
 108:	01 c0 00 01 	cbn  10c <test_coprocessor\+(0x|)38>
			108: WDISP22	stop\+0xfffffef8
 10c:	01 00 00 00 	nop 
 110:	21 c0 00 01 	cbn,a   114 <test_coprocessor\+(0x|)40>
			110: WDISP22	stop\+0xfffffef0
 114:	01 00 00 00 	nop 
 118:	03 c0 00 01 	cbe  11c <test_coprocessor\+(0x|)48>
			118: WDISP22	stop\+0xfffffee8
 11c:	01 00 00 00 	nop 
 120:	23 c0 00 01 	cbe,a   124 <test_coprocessor\+(0x|)50>
			120: WDISP22	stop\+0xfffffee0
 124:	01 00 00 00 	nop 
 128:	05 c0 00 01 	cbf  12c <test_coprocessor\+(0x|)58>
			128: WDISP22	stop\+0xfffffed8
 12c:	01 00 00 00 	nop 
 130:	25 c0 00 01 	cbf,a   134 <test_coprocessor\+(0x|)60>
			130: WDISP22	stop\+0xfffffed0
 134:	01 00 00 00 	nop 
 138:	07 c0 00 01 	cbef  13c <test_coprocessor\+(0x|)68>
			138: WDISP22	stop\+0xfffffec8
 13c:	01 00 00 00 	nop 
 140:	27 c0 00 01 	cbef,a   144 <test_coprocessor\+(0x|)70>
			140: WDISP22	stop\+0xfffffec0
 144:	01 00 00 00 	nop 
 148:	09 c0 00 01 	cbr  14c <test_coprocessor\+(0x|)78>
			148: WDISP22	stop\+0xfffffeb8
 14c:	01 00 00 00 	nop 
 150:	29 c0 00 01 	cbr,a   154 <test_coprocessor\+(0x|)80>
			150: WDISP22	stop\+0xfffffeb0
 154:	01 00 00 00 	nop 
 158:	0b c0 00 01 	cber  15c <test_coprocessor\+(0x|)88>
			158: WDISP22	stop\+0xfffffea8
 15c:	01 00 00 00 	nop 
 160:	2b c0 00 01 	cber,a   164 <test_coprocessor\+(0x|)90>
			160: WDISP22	stop\+0xfffffea0
 164:	01 00 00 00 	nop 
 168:	0d c0 00 01 	cbfr  16c <test_coprocessor\+(0x|)98>
			168: WDISP22	stop\+0xfffffe98
 16c:	01 00 00 00 	nop 
 170:	2d c0 00 01 	cbfr,a   174 <test_coprocessor\+(0x|)a0>
			170: WDISP22	stop\+0xfffffe90
 174:	01 00 00 00 	nop 
 178:	0f c0 00 01 	cbefr  17c <test_coprocessor\+(0x|)a8>
			178: WDISP22	stop\+0xfffffe88
 17c:	01 00 00 00 	nop 
 180:	2f c0 00 01 	cbefr,a   184 <test_coprocessor\+(0x|)b0>
			180: WDISP22	stop\+0xfffffe80
 184:	01 00 00 00 	nop 
 188:	11 c0 00 01 	cba  18c <test_coprocessor\+(0x|)b8>
			188: WDISP22	stop\+0xfffffe78
 18c:	01 00 00 00 	nop 
 190:	31 c0 00 01 	cba,a   194 <test_coprocessor\+(0x|)c0>
			190: WDISP22	stop\+0xfffffe70
 194:	01 00 00 00 	nop 
 198:	13 c0 00 01 	cbne  19c <test_coprocessor\+(0x|)c8>
			198: WDISP22	stop\+0xfffffe68
 19c:	01 00 00 00 	nop 
 1a0:	33 c0 00 01 	cbne,a   1a4 <test_coprocessor\+(0x|)d0>
			1a0: WDISP22	stop\+0xfffffe60
 1a4:	01 00 00 00 	nop 
 1a8:	15 c0 00 01 	cbnf  1ac <test_coprocessor\+(0x|)d8>
			1a8: WDISP22	stop\+0xfffffe58
 1ac:	01 00 00 00 	nop 
 1b0:	35 c0 00 01 	cbnf,a   1b4 <test_coprocessor\+(0x|)e0>
			1b0: WDISP22	stop\+0xfffffe50
 1b4:	01 00 00 00 	nop 
 1b8:	17 c0 00 01 	cbnef  1bc <test_coprocessor\+(0x|)e8>
			1b8: WDISP22	stop\+0xfffffe48
 1bc:	01 00 00 00 	nop 
 1c0:	37 c0 00 01 	cbnef,a   1c4 <test_coprocessor\+(0x|)f0>
			1c0: WDISP22	stop\+0xfffffe40
 1c4:	01 00 00 00 	nop 
 1c8:	19 c0 00 01 	cbnr  1cc <test_coprocessor\+(0x|)f8>
			1c8: WDISP22	stop\+0xfffffe38
 1cc:	01 00 00 00 	nop 
 1d0:	39 c0 00 01 	cbnr,a   1d4 <test_coprocessor\+(0x|)100>
			1d0: WDISP22	stop\+0xfffffe30
 1d4:	01 00 00 00 	nop 
 1d8:	1b c0 00 01 	cbner  1dc <test_coprocessor\+(0x|)108>
			1d8: WDISP22	stop\+0xfffffe28
 1dc:	01 00 00 00 	nop 
 1e0:	3b c0 00 01 	cbner,a   1e4 <test_coprocessor\+(0x|)110>
			1e0: WDISP22	stop\+0xfffffe20
 1e4:	01 00 00 00 	nop 
 1e8:	1d c0 00 01 	cbnfr  1ec <test_coprocessor\+(0x|)118>
			1e8: WDISP22	stop\+0xfffffe18
 1ec:	01 00 00 00 	nop 
 1f0:	3d c0 00 01 	cbnfr,a   1f4 <test_coprocessor\+(0x|)120>
			1f0: WDISP22	stop\+0xfffffe10
 1f4:	01 00 00 00 	nop 
 1f8:	1f c0 00 01 	cbnefr  1fc <test_coprocessor\+(0x|)128>
			1f8: WDISP22	stop\+0xfffffe08
 1fc:	01 00 00 00 	nop 
 200:	3f c0 00 01 	cbnefr,a   204 <test_coprocessor\+(0x|)130>
			200: WDISP22	stop\+0xfffffe00
 204:	01 00 00 00 	nop 
@

