Analysis & Synthesis report for DE10_Standard_proyecto
Tue Feb 20 16:25:05 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep3
 11. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep2
 12. State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|ep
 13. State Machine - |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|epres
 14. State Machine - |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP
 15. State Machine - |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC|EP
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"
 25. Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP"
 26. Port Connectivity Checks: "GENERAL:GENERAL_MAP|GENERAL_UC:UC"
 27. Port Connectivity Checks: "UART:UART_MAP|UART_UC:UC"
 28. Signal Tap Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 20 16:25:05 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; DE10_Standard_proyecto                         ;
; Top-level Entity Name           ; DE10_Standard_proyecto                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1065                                           ;
; Total pins                      ; 35                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 786,432                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6         ;                        ;
; Top-level entity name                                                           ; DE10_Standard_proyecto ; DE10_Standard_proyecto ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Maximum processors allowed for parallel compilation                             ; All                    ;                        ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; LCD_CTRL/LCD_Control.vhd                                           ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_Control.vhd                                           ;             ;
; LT24setup/Init128rom_pkg.vhd                                       ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd                                       ;             ;
; LT24setup/LT24InitLCD.vhd                                          ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd                                          ;             ;
; LT24setup/LT24InitReset.vhd                                        ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd                                        ;             ;
; LT24setup/LT24setup.vhd                                            ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd                                            ;             ;
; LT24setup/romsinc.vhd                                              ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd                                              ;             ;
; GENERAL/GENERAL.vhd                                                ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd                                                ;             ;
; GENERAL/GENERAL_UC.vhd                                             ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd                                             ;             ;
; DE10_Standard_proyecto.vhd                                         ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd                                         ;             ;
; UART/UART.vhd                                                      ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd                                                      ;             ;
; UART/UART_UC.vhd                                                   ; yes             ; User VHDL File                               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/dffeea.inc                                                            ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/aglobal231.inc                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_fl84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/altsyncram_fl84.tdf                                             ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_8la.tdf                                                  ;             ;
; db/mux_7hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_7hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altdpram.tdf                                                          ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altsyncram.inc                                                        ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/muxlut.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/bypassff.inc                                                          ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/altshift.inc                                                          ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/declut.inc                                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/cmpconst.inc                                                          ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;             ;
; db/cntr_c9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_c9i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_34j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_34j.tdf                                                    ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_19i.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sld24255213/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/23.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 620            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 733            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 138            ;
;     -- 5 input functions                    ; 125            ;
;     -- 4 input functions                    ; 84             ;
;     -- <=3 input functions                  ; 383            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1065           ;
;                                             ;                ;
; I/O pins                                    ; 35             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 786432         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 736            ;
; Total fan-out                               ; 9394           ;
; Average fan-out                             ; 4.76           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE10_Standard_proyecto                                                                                                                 ; 733 (1)             ; 1065 (0)                  ; 786432            ; 0          ; 35   ; 0            ; |DE10_Standard_proyecto                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_proyecto            ; work         ;
;    |GENERAL:GENERAL_MAP|                                                                                                                ; 40 (28)             ; 20 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP                                                                                                                                                                                                                                                                                                                        ; GENERAL                           ; work         ;
;       |GENERAL_UC:UC|                                                                                                                   ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC                                                                                                                                                                                                                                                                                                          ; GENERAL_UC                        ; work         ;
;    |LCD_Control:LCD_CTRL_MAP|                                                                                                           ; 50 (50)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP                                                                                                                                                                                                                                                                                                                   ; LCD_Control                       ; work         ;
;    |LT24Setup:LCD_SETUP_MAP|                                                                                                            ; 176 (31)            ; 135 (19)                  ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP                                                                                                                                                                                                                                                                                                                    ; LT24Setup                         ; work         ;
;       |LT24InitLCD:DUT_InitLCD|                                                                                                         ; 41 (24)             ; 31 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD                                                                                                                                                                                                                                                                                            ; LT24InitLCD                       ; work         ;
;          |romsinc:DUT_ROM|                                                                                                              ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM                                                                                                                                                                                                                                                                            ; romsinc                           ; work         ;
;       |LT24InitReset:DUT_RESET|                                                                                                         ; 104 (104)           ; 85 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET                                                                                                                                                                                                                                                                                            ; LT24InitReset                     ; work         ;
;    |UART:UART_MAP|                                                                                                                      ; 58 (50)             ; 41 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|UART:UART_MAP                                                                                                                                                                                                                                                                                                                              ; UART                              ; work         ;
;       |UART_UC:UC|                                                                                                                      ; 8 (8)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC                                                                                                                                                                                                                                                                                                                   ; UART_UC                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 318 (2)             ; 715 (48)                  ; 786432            ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 316 (0)             ; 667 (0)                   ; 786432            ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 316 (67)            ; 667 (186)                 ; 786432            ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 786432            ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_fl84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 786432            ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated                                                                                                                                                 ; altsyncram_fl84                   ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                        ; work         ;
;                   |mux_7hb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated|mux_7hb:mux3                                                                                                                                    ; mux_7hb                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)              ; 136 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 68 (11)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                             ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_34j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_34j:auto_generated                                                                                      ; cntr_34j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_19i:auto_generated                                                                            ; cntr_19i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 24 (24)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_proyecto|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 24           ; 32768        ; 24           ; 786432 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_proyecto|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep3                                                                                         ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; Name                    ; ep3.e_End_INIT_LT24 ; ep3.e_End_Send_CMD_DATA ; ep3.e_wait_sendCMD_DATA ; ep3.e_read_CMD_DATA3 ; ep3.e_read_CMD_DATA2 ; ep3.e_read_CMD_DATA ; ep3.e_init3 ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+
; ep3.e_init3             ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 0           ;
; ep3.e_read_CMD_DATA     ; 0                   ; 0                       ; 0                       ; 0                    ; 0                    ; 1                   ; 1           ;
; ep3.e_read_CMD_DATA2    ; 0                   ; 0                       ; 0                       ; 0                    ; 1                    ; 0                   ; 1           ;
; ep3.e_read_CMD_DATA3    ; 0                   ; 0                       ; 0                       ; 1                    ; 0                    ; 0                   ; 1           ;
; ep3.e_wait_sendCMD_DATA ; 0                   ; 0                       ; 1                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_Send_CMD_DATA ; 0                   ; 1                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
; ep3.e_End_INIT_LT24     ; 1                   ; 0                       ; 0                       ; 0                    ; 0                    ; 0                   ; 1           ;
+-------------------------+---------------------+-------------------------+-------------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|ep2                                 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; Name                 ; ep2.e_End_CMD_DATA ; ep2.e_wait1_sendByte ; ep2.e_send_CMD_DATA2 ; ep2.e_send_CMD_DATA ; ep2.e_init2 ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+
; ep2.e_init2          ; 0                  ; 0                    ; 0                    ; 0                   ; 0           ;
; ep2.e_send_CMD_DATA  ; 0                  ; 0                    ; 0                    ; 1                   ; 1           ;
; ep2.e_send_CMD_DATA2 ; 0                  ; 0                    ; 1                    ; 0                   ; 1           ;
; ep2.e_wait1_sendByte ; 0                  ; 1                    ; 0                    ; 0                   ; 1           ;
; ep2.e_End_CMD_DATA   ; 1                  ; 0                    ; 0                    ; 0                   ; 1           ;
+----------------------+--------------------+----------------------+----------------------+---------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|ep ;
+-------------+-----------+------------+------------+------------+-------------+-------------+
; Name        ; ep.e_done ; ep.e_wait2 ; ep.e_wait1 ; ep.e_wait0 ; ep.e_wait00 ; ep.e_init   ;
+-------------+-----------+------------+------------+------------+-------------+-------------+
; ep.e_init   ; 0         ; 0          ; 0          ; 0          ; 0           ; 0           ;
; ep.e_wait00 ; 0         ; 0          ; 0          ; 0          ; 1           ; 1           ;
; ep.e_wait0  ; 0         ; 0          ; 0          ; 1          ; 0           ; 1           ;
; ep.e_wait1  ; 0         ; 0          ; 1          ; 0          ; 0           ; 1           ;
; ep.e_wait2  ; 0         ; 1          ; 0          ; 0          ; 0           ; 1           ;
; ep.e_done   ; 1         ; 0          ; 0          ; 0          ; 0           ; 1           ;
+-------------+-----------+------------+------------+------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|epres                                                                                                              ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; epres.e14 ; epres.e13 ; epres.e12 ; epres.e11 ; epres.e10 ; epres.e9 ; epres.e8 ; epres.e7 ; epres.e6 ; epres.e5 ; epres.e4 ; epres.e3 ; epres.e2 ; epres.e1 ; epres.e0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; epres.e0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; epres.e1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; epres.e2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; epres.e3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; epres.e4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; epres.e5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e10 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e11 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e12 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e13 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; epres.e14 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP                    ;
+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; EP.e10 ; EP.e9 ; EP.e8 ; EP.e7 ; EP.e6 ; EP.e5 ; EP.e4 ; EP.e3 ; EP.e2 ; EP.e1 ; EP.e0 ;
+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; EP.e0  ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; EP.e1  ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; EP.e2  ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; EP.e3  ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; EP.e4  ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; EP.e5  ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e6  ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e7  ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e8  ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e9  ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; EP.e10 ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC|EP ;
+-------+-------+-------+-------+-------+-----------------------------+
; Name  ; EP.E4 ; EP.e3 ; EP.e2 ; EP.e1 ; EP.e0                       ;
+-------+-------+-------+-------+-------+-----------------------------+
; EP.e0 ; 0     ; 0     ; 0     ; 0     ; 0                           ;
; EP.e1 ; 0     ; 0     ; 0     ; 1     ; 1                           ;
; EP.e2 ; 0     ; 0     ; 1     ; 0     ; 1                           ;
; EP.e3 ; 0     ; 1     ; 0     ; 0     ; 1                           ;
; EP.E4 ; 1     ; 0     ; 0     ; 0     ; 1                           ;
+-------+-------+-------+-------+-------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                          ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[8] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[7] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[6] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[5] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[4] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[3] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[2] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[1] ; yes                                                              ; yes                                        ;
; LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|divclk[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                  ;                                                                  ;                                            ;
+-----------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; LT24Setup:LCD_SETUP_MAP|LT24_RD_N        ; Stuck at VCC due to stuck port data_in ;
; LCD_Control:LCD_CTRL_MAP|RXCOL[0,3..5,7] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6    ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1065  ;
; Number of registers using Synchronous Clear  ; 234   ;
; Number of registers using Synchronous Load   ; 182   ;
; Number of registers using Asynchronous Clear ; 540   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 530   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LT24Setup:LCD_SETUP_MAP|LT24_RS                                                                                                                                                                                                                                                                                                 ; 1       ;
; LT24Setup:LCD_SETUP_MAP|LT24_WR_N                                                                                                                                                                                                                                                                                               ; 1       ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[5]                                                                                                                                                                                                                                                                                            ; 6       ;
; UART:UART_MAP|CNT[8]                                                                                                                                                                                                                                                                                                            ; 2       ;
; UART:UART_MAP|CNT[7]                                                                                                                                                                                                                                                                                                            ; 2       ;
; UART:UART_MAP|CNT[0]                                                                                                                                                                                                                                                                                                            ; 2       ;
; UART:UART_MAP|CNT[1]                                                                                                                                                                                                                                                                                                            ; 2       ;
; LCD_Control:LCD_CTRL_MAP|LCD_RS                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|auxContPix[2]                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|auxContPix[0]                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_proyecto|GENERAL:GENERAL_MAP|YROW_OFF_DATA[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|bits[3]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24_D[13]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_15usec[6]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_10usec[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|cont_5msec[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[10]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|NumTicsXmSec[14] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET|NumTicsXuSec[7]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_proyecto|LCD_Control:LCD_CTRL_MAP|QDAT[2]                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24_D[3]                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_proyecto|LT24Setup:LCD_SETUP_MAP|LT24_D[1]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[0]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_Standard_proyecto|UART:UART_MAP|CNT[6]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Source assignments for LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; divclk[8]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[8]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[7]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[7]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[6]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[6]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[5]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[5]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[4]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[4]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[3]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[3]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[2]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[2]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[1]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[1]                   ;
; PRESERVE_REGISTER         ; on    ; -    ; divclk[0]                   ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; divclk[0]                   ;
+---------------------------+-------+------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 101                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM"                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datout[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "LT24Setup:LCD_SETUP_MAP" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; lt24_rd_n_int ; Input ; Info     ; Stuck at VCC     ;
+---------------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GENERAL:GENERAL_MAP|GENERAL_UC:UC"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_xcol ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_yrow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; num_pix  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART:UART_MAP|UART_UC:UC"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; desp_d ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inc_8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 260                         ;
;     CLR               ; 94                          ;
;     CLR SCLR          ; 72                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 54                          ;
;     ENA CLR SCLR      ; 23                          ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 328                         ;
;     arith             ; 127                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 120                         ;
;         2 data inputs ; 6                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 199                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 46                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 59                          ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                               ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                 ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+
; CLOCK_50                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                          ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e0~_wirecell ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e0~_wirecell ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e1       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e1           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e1       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e1           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e2       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e2           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e2       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e2           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e3       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e3           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e3       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e3           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e4       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e4           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e4       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e4           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e5       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e5           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e5       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e5           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e6       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e6           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e6       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|GENERAL_UC:UC|EP.e6           ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|REG_XCOL[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                               ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|TC_OFF      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|TC_OFF                        ; N/A     ;
; GENERAL:GENERAL_MAP|GENERAL_UC:UC|TC_OFF      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|TC_OFF                        ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[0]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[0]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[1]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[1]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[2]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[2]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[3]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[3]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[4]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[4]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[5]~_wirecell    ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[5]~_wirecell    ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[6]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[6]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[7]              ; N/A     ;
; GENERAL:GENERAL_MAP|YROW_OFF_DATA[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GENERAL:GENERAL_MAP|YROW_OFF_DATA[7]              ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC               ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Feb 20 16:24:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_Control.vhd
    Info (12022): Found design unit 1: LCD_Control-arch_LCD_Control File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_Control.vhd Line: 26
    Info (12023): Found entity 1: LCD_Control File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_Control.vhd Line: 11
Info (12021): Found 2 design units, including 0 entities, in source file LT24setup/Init128rom_pkg.vhd
    Info (12022): Found design unit 1: romData_pkg File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd Line: 5
    Info (12022): Found design unit 2: romData_pkg-body File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24InitLCD.vhd
    Info (12022): Found design unit 1: LT24InitLCD-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 40
    Info (12023): Found entity 1: LT24InitLCD File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24InitReset.vhd
    Info (12022): Found design unit 1: LT24InitReset-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd Line: 34
    Info (12023): Found entity 1: LT24InitReset File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/LT24setup.vhd
    Info (12022): Found design unit 1: LT24Setup-rtl_0 File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 47
    Info (12023): Found entity 1: LT24Setup File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file LT24setup/romsinc.vhd
    Info (12022): Found design unit 1: romsinc-a File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 14
    Info (12023): Found entity 1: romsinc File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file GENERAL/GENERAL.vhd
    Info (12022): Found design unit 1: GENERAL-GENERAL_ARCH File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 28
    Info (12023): Found entity 1: GENERAL File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file GENERAL/GENERAL_UC.vhd
    Info (12022): Found design unit 1: GENERAL_UC-def_GENERAL_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 33
    Info (12023): Found entity 1: GENERAL_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd
    Info (12022): Found design unit 1: DE10_Standard_proyecto-rtl File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 118
    Info (12023): Found entity 1: DE10_Standard_proyecto File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UART/UART.vhd
    Info (12022): Found design unit 1: UART-ART_UART File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 18
    Info (12023): Found entity 1: UART File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd
    Info (12022): Found design unit 1: UART_UC-def_UART_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 27
    Info (12023): Found entity 1: UART_UC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 8
Info (12127): Elaborating entity "DE10_Standard_proyecto" for the top level hierarchy
Info (12128): Elaborating entity "UART" for hierarchy "UART:UART_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 216
Info (12128): Elaborating entity "UART_UC" for hierarchy "UART:UART_MAP|UART_UC:UC" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at UART_UC.vhd(23): used explicit default value for signal "INC_8" because signal was never assigned a value File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd Line: 23
Info (12128): Elaborating entity "GENERAL" for hierarchy "GENERAL:GENERAL_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 226
Warning (10036): Verilog HDL or VHDL warning at GENERAL.vhd(71): object "REG_XCOL" assigned a value but never read File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 71
Warning (10036): Verilog HDL or VHDL warning at GENERAL.vhd(72): object "REG_YROW" assigned a value but never read File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 72
Info (12128): Elaborating entity "GENERAL_UC" for hierarchy "GENERAL:GENERAL_MAP|GENERAL_UC:UC" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd Line: 76
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(27): used implicit default value for signal "REG_XCOL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(28): used implicit default value for signal "REG_YROW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 28
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(29): used implicit default value for signal "RGB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at GENERAL_UC.vhd(30): used implicit default value for signal "NUM_PIX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd Line: 30
Info (12128): Elaborating entity "LCD_Control" for hierarchy "LCD_Control:LCD_CTRL_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 248
Info (12128): Elaborating entity "LT24Setup" for hierarchy "LT24Setup:LCD_SETUP_MAP" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 270
Info (12128): Elaborating entity "LT24InitReset" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitReset:DUT_RESET" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 98
Info (12128): Elaborating entity "LT24InitLCD" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd Line: 110
Info (12128): Elaborating entity "romsinc" for hierarchy "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl84.tdf
    Info (12023): Found entity 1: altsyncram_fl84 File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/altsyncram_fl84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_7hb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_c9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_34j.tdf
    Info (12023): Found entity 1: cntr_34j File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_34j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.02.20.16:25:01 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24255213/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24Setup:LCD_SETUP_MAP|LT24InitLCD:DUT_InitLCD|romsinc:DUT_ROM|rom" is uninferred due to inappropriate RAM size File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd Line: 16
Info (13000): Registers with preset signals will power-up high File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "UART:UART_MAP|CNT[12]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[12]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[11]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[11]~_emulated" and latch "UART:UART_MAP|CNT[11]~5" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[9]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[9]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[6]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[6]~_emulated" and latch "UART:UART_MAP|CNT[11]~5" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
    Warning (13310): Register "UART:UART_MAP|CNT[2]" is converted into an equivalent circuit using register "UART:UART_MAP|CNT[2]~_emulated" and latch "UART:UART_MAP|CNT[12]~1" File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd Line: 75
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 16
    Warning (13410): Pin "LT24_LCD_ON" is stuck at VCC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 21
    Warning (13410): Pin "LT24_RD_N" is stuck at VCC File: /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd Line: 24
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1499 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1363 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Tue Feb 20 16:25:05 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


