// Seed: 3804504630
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    output wire id_6,
    input tri id_7
);
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_2 = 32'd34
) (
    input  tri1  _id_0,
    output wand  id_1,
    input  uwire _id_2,
    input  tri1  id_3
);
  logic [-1 'b0 : id_0] id_5;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire [-1 : id_2] id_6;
  assign id_5 = id_5 - id_0;
endmodule
