--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml kcpsm3_int_test.twx kcpsm3_int_test.ncd -o
kcpsm3_int_test.twr kcpsm3_int_test.pcf

Design file:              kcpsm3_int_test.ncd
Physical constraint file: kcpsm3_int_test.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
interrupt_event|    0.706(R)|    0.868(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
counter<0>  |    8.008(R)|clk_BUFGP         |   0.000|
counter<1>  |    7.702(R)|clk_BUFGP         |   0.000|
counter<2>  |    7.770(R)|clk_BUFGP         |   0.000|
counter<3>  |    7.162(R)|clk_BUFGP         |   0.000|
counter<4>  |    7.769(R)|clk_BUFGP         |   0.000|
counter<5>  |    7.974(R)|clk_BUFGP         |   0.000|
counter<6>  |    7.747(R)|clk_BUFGP         |   0.000|
counter<7>  |    7.672(R)|clk_BUFGP         |   0.000|
waveforms<0>|    7.498(R)|clk_BUFGP         |   0.000|
waveforms<1>|    7.740(R)|clk_BUFGP         |   0.000|
waveforms<2>|    8.011(R)|clk_BUFGP         |   0.000|
waveforms<3>|    7.816(R)|clk_BUFGP         |   0.000|
waveforms<4>|    7.910(R)|clk_BUFGP         |   0.000|
waveforms<5>|    7.746(R)|clk_BUFGP         |   0.000|
waveforms<6>|    7.203(R)|clk_BUFGP         |   0.000|
waveforms<7>|    7.208(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.422|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 07 19:14:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



