Analysis & Synthesis report for PS2_test
Sun Jul  7 19:26:13 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |PS2_test|PS2_Controller:inst|s_ps2_transceiver
  9. State Machine - |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 10. State Machine - |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: PS2_Controller:inst
 16. Parameter Settings for User Entity Instance: PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out
 17. Port Connectivity Checks: "hex:H0"
 18. Port Connectivity Checks: "PS2_Controller:inst"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul  7 19:26:13 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; PS2_test                                       ;
; Top-level Entity Name           ; PS2_test                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 97                                             ;
; Total pins                      ; 48                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PS2_test           ; PS2_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                              ; Library ;
+------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------+---------+
; PS2/synthesis/submodules/PS2_ps2_0.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v ; PS2     ;
; PS2_test.v                                                 ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v                           ;         ;
; hex.v                                                      ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v                                ;         ;
; ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v                           ;         ;
; ../../../../Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v                               ;         ;
; ../../../../Downloads/PS2_Demo/PS2_Controller.v            ; yes             ; User Verilog HDL File  ; C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v                                      ;         ;
+------------------------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 79             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 132            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 23             ;
;     -- 5 input functions                    ; 13             ;
;     -- 4 input functions                    ; 27             ;
;     -- <=3 input functions                  ; 69             ;
;                                             ;                ;
; Dedicated logic registers                   ; 97             ;
;                                             ;                ;
; I/O pins                                    ; 48             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 97             ;
; Total fan-out                               ; 877            ;
; Average fan-out                             ; 2.68           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Entity Name               ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------------------+--------------+
; |PS2_test                                         ; 132 (0)             ; 97 (0)                    ; 0                 ; 0          ; 48   ; 0            ; |PS2_test                                                               ; PS2_test                  ; work         ;
;    |PS2_Controller:inst|                          ; 118 (8)             ; 97 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2_Controller:inst                                           ; PS2_Controller            ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out| ; 96 (96)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out ; Altera_UP_PS2_Command_Out ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|         ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In         ; Altera_UP_PS2_Data_In     ; work         ;
;    |hex:H4|                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|hex:H4                                                        ; hex                       ; work         ;
;    |hex:H5|                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PS2_test|hex:H5                                                        ; hex                       ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2_Controller:inst|s_ps2_transceiver                                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal                                                                       ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; PS2_Controller:inst|idle_counter[0..7]                                                         ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[4..7]                ; Merged with PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[2] ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1,3]                 ; Merged with PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                   ; Stuck at GND due to stuck port data_in                                                   ;
; PS2_Controller:inst|s_ps2_transceiver~2                                                        ; Lost fanout                                                                              ;
; PS2_Controller:inst|s_ps2_transceiver~3                                                        ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2              ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3              ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4              ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                         ; Lost fanout                                                                              ;
; PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                         ; Lost fanout                                                                              ;
; PS2_Controller:inst|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                  ; Stuck at GND due to stuck port data_in                                                   ;
; PS2_Controller:inst|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                  ; Stuck at GND due to stuck port data_in                                                   ;
; PS2_Controller:inst|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                 ; Stuck at GND due to stuck port data_in                                                   ;
; PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; Stuck at GND due to stuck port data_in                                                   ;
; Total Number of Removed Registers = 26                                                         ;                                                                                          ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                ;
+---------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+---------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; PS2_Controller:inst|idle_counter[3]                           ; Lost Fanouts              ; PS2_Controller:inst|idle_counter[4], PS2_Controller:inst|idle_counter[5],                      ;
;                                                               ;                           ; PS2_Controller:inst|idle_counter[6], PS2_Controller:inst|idle_counter[7]                       ;
; PS2_Controller:inst|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Controller:inst|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                ;
;                                                               ; due to stuck port data_in ; PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ;
+---------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |PS2_test|PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:inst ;
+------------------+-------+---------------------------------------+
; Parameter Name   ; Value ; Type                                  ;
+------------------+-------+---------------------------------------+
; INITIALIZE_MOUSE ; 1     ; Signed Integer                        ;
+------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                 ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                 ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                 ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                 ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                 ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                 ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "hex:H0"         ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[3..1] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:inst"                                                                                                                                                  ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 97                          ;
;     ENA               ; 10                          ;
;     ENA SCLR          ; 66                          ;
;     SCLR              ; 15                          ;
;     plain             ; 6                           ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 136                         ;
;     arith             ; 50                          ;
;         1 data inputs ; 50                          ;
;     normal            ; 86                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 23                          ;
; boundary_port         ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jul  7 19:26:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PS2_test -c PS2_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/ps2.v
    Info (12023): Found entity 1: PS2 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/PS2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/altera_up_ps2_data_in.v Line: 29
Warning (10229): Verilog HDL Expression warning at PS2_ps2_0.v(144): truncated literal to match 7 bits File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 144
Info (12021): Found 1 design units, including 1 entities, in source file ps2/synthesis/submodules/ps2_ps2_0.v
    Info (12023): Found entity 1: PS2_ps2_0 File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2/synthesis/submodules/PS2_ps2_0.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ps2_test.v
    Info (12023): Found entity 1: PS2_test File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex.v
    Info (12023): Found entity 1: hex File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/hex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/ps2_demo/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Malcolm/Downloads/PS2_Demo/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/ps2_demo/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Malcolm/Downloads/PS2_Demo/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/malcolm/downloads/ps2_demo/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v Line: 9
Info (12127): Elaborating entity "PS2_test" for the top level hierarchy
Warning (10858): Verilog HDL warning at PS2_test.v(17): object command_was_sent used but never assigned File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 17
Warning (10858): Verilog HDL warning at PS2_test.v(18): object error_communication_timed_out used but never assigned File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 18
Warning (10030): Net "command_was_sent" at PS2_test.v(17) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 17
Warning (10030): Net "error_communication_timed_out" at PS2_test.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 18
Warning (10034): Output port "HEX1" at PS2_test.v(5) has no driver File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
Warning (10034): Output port "HEX2" at PS2_test.v(6) has no driver File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
Warning (10034): Output port "HEX3" at PS2_test.v(7) has no driver File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:inst" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 29
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(62): truncated value with size 32 to match size of target (1) File: C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v Line: 62
Warning (10230): Verilog HDL assignment warning at PS2_Controller.v(63): truncated value with size 32 to match size of target (1) File: C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v Line: 63
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:inst|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:inst|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Malcolm/Downloads/PS2_Demo/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "hex" for hierarchy "hex:H5" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 34
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 4
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 5
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 6
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "PS2" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TEST" File: C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/PS2_test.v Line: 13
Info (21057): Implemented 198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 150 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Sun Jul  7 19:26:13 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Malcolm/Documents/Logisim/LALU-2.0/PS2 Test/output_files/PS2_test.map.smsg.


