
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Sep 22 12:21:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc
# synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1109681
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.074 ; gain = 442.680 ; free physical = 487 ; free virtual = 11946
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'bisection' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/bisection.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_absf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_absf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_7.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_8.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_9.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_9.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_10.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_10.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_select_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_0_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_0_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_select_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_1_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_1_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_select_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_2_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_2_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_11.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_11.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_12.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_12.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_13.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_13.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_14.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_14.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_15.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_15.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_16.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_16.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bisection' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/bisection.vhd:28]
WARNING: [Synth 8-7129] Port clk in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_18_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_18_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_17_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_17_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 486 ; free virtual = 11853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 485 ; free virtual = 11852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 485 ; free virtual = 11852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2422.582 ; gain = 0.000 ; free physical = 498 ; free virtual = 11865
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.445 ; gain = 0.000 ; free physical = 474 ; free virtual = 11841
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2480.480 ; gain = 0.000 ; free physical = 474 ; free virtual = 11841
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2480.480 ; gain = 724.086 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1107]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:419]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 490 ; free virtual = 11858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 4     
+---XORs : 
	   2 Input     27 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               47 Bit    Registers := 5     
	               34 Bit    Registers := 40    
	               32 Bit    Registers := 20    
	               28 Bit    Registers := 12    
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               19 Bit    Registers := 35    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 32    
	               14 Bit    Registers := 30    
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 356   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 27    
	   2 Input   28 Bit        Muxes := 20    
	   2 Input   26 Bit        Muxes := 20    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 51    
	   2 Input    8 Bit        Muxes := 30    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 48    
	   4 Input    2 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2520.465 ; gain = 764.070 ; free physical = 517 ; free virtual = 11886
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_4 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_6 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_8 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_a : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_5 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_7 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_9 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_b : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2534.465 ; gain = 778.070 ; free physical = 503 ; free virtual = 11871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2589.543 ; gain = 833.148 ; free physical = 445 ; free virtual = 11814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2658.559 ; gain = 902.164 ; free physical = 358 ; free virtual = 11726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 456 ; free virtual = 11692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 456 ; free virtual = 11692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 462 ; free virtual = 11698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 462 ; free virtual = 11698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bisection   | mulf0/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf0/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf0/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf0/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf0/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf1/ip/fracAdder/X_0_d5_reg[10]                     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf1/ip/fracAdder/X_1_d5_reg[13]                     | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf1/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf1/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf2/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf2/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf2/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf2/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf2/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | subf0/operator/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | subf0/operator/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | subf0/operator/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | subf0/operator/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf4/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf4/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   213|
|2     |DSP48E1 |    10|
|3     |LUT1    |    41|
|4     |LUT2    |   520|
|5     |LUT3    |   643|
|6     |LUT4    |   429|
|7     |LUT5    |   545|
|8     |LUT6    |  1231|
|9     |SRL16E  |   271|
|10    |FDRE    |  2680|
|11    |FDSE    |    79|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2739.371 ; gain = 925.078 ; free physical = 461 ; free virtual = 11696
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.379 ; gain = 982.977 ; free physical = 460 ; free virtual = 11696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2739.379 ; gain = 0.000 ; free physical = 513 ; free virtual = 11748
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.398 ; gain = 0.000 ; free physical = 489 ; free virtual = 11724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 72e80adb
INFO: [Common 17-83] Releasing license: Synthesis
715 Infos, 124 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2795.434 ; gain = 1226.102 ; free physical = 518 ; free virtual = 11754
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2204.172; main = 2178.481; forked = 333.293
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3557.539; main = 2795.402; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3091.695 ; gain = 161.484 ; free physical = 441 ; free virtual = 11676

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.695 ; gain = 0.000 ; free physical = 441 ; free virtual = 11676

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 424 ; free virtual = 11417

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 424 ; free virtual = 11417
Phase 1 Initialization | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 424 ; free virtual = 11417

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 423 ; free virtual = 11416

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 424 ; free virtual = 11417
Phase 2 Timer Update And Timing Data Collection | Checksum: 18c8d63f9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 424 ; free virtual = 11417

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d9774583

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 428 ; free virtual = 11421
Retarget | Checksum: 1d9774583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d9774583

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 428 ; free virtual = 11421
Constant propagation | Checksum: 1d9774583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 428 ; free virtual = 11421
Phase 5 Sweep | Checksum: 1e1e59040

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420
Sweep | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e1e59040

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 420 ; free virtual = 11413
BUFG optimization | Checksum: 1e1e59040
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e1e59040

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 420 ; free virtual = 11413
Shift Register Optimization | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e1e59040

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 423 ; free virtual = 11415
Post Processing Netlist | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 423 ; free virtual = 11415

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 423 ; free virtual = 11415
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 423 ; free virtual = 11415
Phase 9 Finalization | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 423 ; free virtual = 11415
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3284.648 ; gain = 32.016 ; free physical = 423 ; free virtual = 11415

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 409 ; free virtual = 11401

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 409 ; free virtual = 11401

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 409 ; free virtual = 11401
Ending Netlist Obfuscation Task | Checksum: 1cee7f5a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 409 ; free virtual = 11401
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14e12923e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16c688747

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 441 ; free virtual = 11434

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 188faef3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 439 ; free virtual = 11432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 188faef3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 455 ; free virtual = 11447
Phase 1 Placer Initialization | Checksum: 188faef3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 462 ; free virtual = 11455

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22bf71b56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 467 ; free virtual = 11460

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18d7405ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 469 ; free virtual = 11462

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18d7405ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 471 ; free virtual = 11464

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20724ab6f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 505 ; free virtual = 11498

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b546b3e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 505 ; free virtual = 11498

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 48 LUTNM shape to break, 97 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 38, total 48, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 92 nets or LUTs. Breaked 48 LUTs, combined 44 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 507 ; free virtual = 11500
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 507 ; free virtual = 11500

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           48  |             44  |                    92  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            7  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           55  |             44  |                    96  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22cbca1be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 507 ; free virtual = 11500
Phase 2.5 Global Place Phase2 | Checksum: 23a49626e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 508 ; free virtual = 11500
Phase 2 Global Placement | Checksum: 23a49626e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 508 ; free virtual = 11500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f6a89d78

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 507 ; free virtual = 11500

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b49aabc1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 499 ; free virtual = 11492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e175d77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 508 ; free virtual = 11500

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 301d2219f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 508 ; free virtual = 11500

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25fcadd01

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 505 ; free virtual = 11498

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2bf5b879e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 421 ; free virtual = 11413

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 30ba36737

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 425 ; free virtual = 11418

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a152067f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 425 ; free virtual = 11418

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2a0db97f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 438 ; free virtual = 11431
Phase 3 Detail Placement | Checksum: 2a0db97f8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 438 ; free virtual = 11431

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3261cca7e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.447 | TNS=-1757.415 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa335617

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 448 ; free virtual = 11441
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2879cc205

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 451 ; free virtual = 11444
Phase 4.1.1.1 BUFG Insertion | Checksum: 3261cca7e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 451 ; free virtual = 11443

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.155. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 3070a9bf8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490
Phase 4.1 Post Commit Optimization | Checksum: 3070a9bf8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3070a9bf8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3070a9bf8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490
Phase 4.3 Placer Reporting | Checksum: 3070a9bf8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 498 ; free virtual = 11490

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cd472a80

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 498 ; free virtual = 11490
Ending Placer Task | Checksum: 20c3ab303

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 497 ; free virtual = 11490
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 499 ; free virtual = 11491
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 498 ; free virtual = 11490
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.98s |  WALL: 0.30s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 498 ; free virtual = 11490

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |
Phase 1 Physical Synthesis Initialization | Checksum: 12f80260e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 505 ; free virtual = 11497
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 12f80260e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 505 ; free virtual = 11497

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |
INFO: [Physopt 32-663] Processed net buffer2/Q[25].  Re-placed instance buffer2/dataReg_reg[25]
INFO: [Physopt 32-735] Processed net buffer2/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.837 |
INFO: [Physopt 32-663] Processed net buffer2/Q[5].  Re-placed instance buffer2/dataReg_reg[5]
INFO: [Physopt 32-735] Processed net buffer2/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.750 |
INFO: [Physopt 32-663] Processed net buffer2/Q[20].  Re-placed instance buffer2/dataReg_reg[20]
INFO: [Physopt 32-735] Processed net buffer2/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.708 |
INFO: [Physopt 32-663] Processed net buffer2/Q[26].  Re-placed instance buffer2/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer2/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.666 |
INFO: [Physopt 32-663] Processed net buffer2/Q[31].  Re-placed instance buffer2/dataReg_reg[31]
INFO: [Physopt 32-735] Processed net buffer2/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.626 |
INFO: [Physopt 32-663] Processed net buffer2/Q[4].  Re-placed instance buffer2/dataReg_reg[4]
INFO: [Physopt 32-735] Processed net buffer2/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.094 | TNS=-356.586 |
INFO: [Physopt 32-663] Processed net buffer2/Q[13].  Re-placed instance buffer2/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net buffer2/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.551 |
INFO: [Physopt 32-663] Processed net buffer2/Q[12].  Re-placed instance buffer2/dataReg_reg[12]
INFO: [Physopt 32-735] Processed net buffer2/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.540 |
INFO: [Physopt 32-663] Processed net buffer2/Q[3].  Re-placed instance buffer2/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net buffer2/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.529 |
INFO: [Physopt 32-663] Processed net buffer2/Q[6].  Re-placed instance buffer2/dataReg_reg[6]
INFO: [Physopt 32-735] Processed net buffer2/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.518 |
INFO: [Physopt 32-663] Processed net buffer2/Q[9].  Re-placed instance buffer2/dataReg_reg[9]
INFO: [Physopt 32-735] Processed net buffer2/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.507 |
INFO: [Physopt 32-663] Processed net buffer2/Q[10].  Re-placed instance buffer2/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net buffer2/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.497 |
INFO: [Physopt 32-663] Processed net buffer2/Q[14].  Re-placed instance buffer2/dataReg_reg[14]
INFO: [Physopt 32-735] Processed net buffer2/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.490 |
INFO: [Physopt 32-663] Processed net buffer2/Q[30].  Re-placed instance buffer2/dataReg_reg[30]
INFO: [Physopt 32-735] Processed net buffer2/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.483 |
INFO: [Physopt 32-663] Processed net buffer2/Q[8].  Re-placed instance buffer2/dataReg_reg[8]
INFO: [Physopt 32-735] Processed net buffer2/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.476 |
INFO: [Physopt 32-663] Processed net buffer2/Q[17].  Re-placed instance buffer2/dataReg_reg[17]
INFO: [Physopt 32-735] Processed net buffer2/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.470 |
INFO: [Physopt 32-663] Processed net buffer2/Q[19].  Re-placed instance buffer2/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net buffer2/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.465 |
INFO: [Physopt 32-663] Processed net buffer2/Q[1].  Re-placed instance buffer2/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net buffer2/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.460 |
INFO: [Physopt 32-663] Processed net buffer2/Q[21].  Re-placed instance buffer2/dataReg_reg[21]
INFO: [Physopt 32-735] Processed net buffer2/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.455 |
INFO: [Physopt 32-663] Processed net buffer2/Q[24].  Re-placed instance buffer2/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net buffer2/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.450 |
INFO: [Physopt 32-663] Processed net buffer2/Q[2].  Re-placed instance buffer2/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net buffer2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.446 |
INFO: [Physopt 32-663] Processed net buffer2/Q[7].  Re-placed instance buffer2/dataReg_reg[7]
INFO: [Physopt 32-735] Processed net buffer2/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.064 | TNS=-356.442 |
INFO: [Physopt 32-702] Processed net buffer2/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork3/control/generateBlocks[0].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.059 | TNS=-341.273 |
INFO: [Physopt 32-702] Processed net mulf4/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-341.158 |
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer16/fifo/control/buffer16_outs[25].  Re-placed instance buffer16/fifo/control/outs[25]_i_1__5
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/buffer16_outs[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-340.330 |
INFO: [Physopt 32-702] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.037 | TNS=-334.882 |
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net fork12/control/generateBlocks[6].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-295.187 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/buffer16_outs[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-292.565 |
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.977 | TNS=-287.628 |
INFO: [Physopt 32-702] Processed net buffer27/control/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[5].regblock/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[6].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer27/control/out0_ready_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.964 | TNS=-278.475 |
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[0].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.939 | TNS=-261.011 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.927 | TNS=-252.747 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.927 | TNS=-252.747 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/outs_reg[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/outs_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/eqOp_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-225.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ip_result__0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11505
Phase 3 Critical Path Optimization | Checksum: 14961f33b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11505

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
INFO: [Physopt 32-702] Processed net buffer2/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_13[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/dataReg[31]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fork3/control/generateBlocks[0].regblock/anyBlockStop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-201.175 |
INFO: [Physopt 32-663] Processed net buffer0/Q[1].  Re-placed instance buffer0/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net buffer0/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-201.050 |
INFO: [Physopt 32-663] Processed net buffer0/Q[25].  Re-placed instance buffer0/dataReg_reg[25]
INFO: [Physopt 32-735] Processed net buffer0/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-200.925 |
INFO: [Physopt 32-663] Processed net buffer0/Q[26].  Re-placed instance buffer0/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer0/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-200.800 |
INFO: [Physopt 32-702] Processed net mulf4/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_41_comp.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.388 |
INFO: [Physopt 32-663] Processed net buffer0/Q[11].  Re-placed instance buffer0/dataReg_reg[11]
INFO: [Physopt 32-735] Processed net buffer0/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.274 |
INFO: [Physopt 32-663] Processed net buffer0/Q[13].  Re-placed instance buffer0/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net buffer0/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.161 |
INFO: [Physopt 32-663] Processed net buffer0/Q[16].  Re-placed instance buffer0/dataReg_reg[16]
INFO: [Physopt 32-735] Processed net buffer0/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.048 |
INFO: [Physopt 32-663] Processed net buffer0/Q[28].  Re-placed instance buffer0/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net buffer0/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.820 | TNS=-199.935 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-199.033 |
INFO: [Physopt 32-663] Processed net buffer0/Q[19].  Re-placed instance buffer0/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net buffer0/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.944 |
INFO: [Physopt 32-663] Processed net buffer0/Q[21].  Re-placed instance buffer0/dataReg_reg[21]
INFO: [Physopt 32-735] Processed net buffer0/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.883 |
INFO: [Physopt 32-663] Processed net buffer0/Q[22].  Re-placed instance buffer0/dataReg_reg[22]
INFO: [Physopt 32-735] Processed net buffer0/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.822 |
INFO: [Physopt 32-663] Processed net buffer0/Q[23].  Re-placed instance buffer0/dataReg_reg[23]
INFO: [Physopt 32-735] Processed net buffer0/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.761 |
INFO: [Physopt 32-663] Processed net buffer0/Q[0].  Re-placed instance buffer0/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net buffer0/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.702 |
INFO: [Physopt 32-663] Processed net buffer0/Q[10].  Re-placed instance buffer0/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net buffer0/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.698 |
INFO: [Physopt 32-663] Processed net buffer0/Q[15].  Re-placed instance buffer0/dataReg_reg[15]
INFO: [Physopt 32-735] Processed net buffer0/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.694 |
INFO: [Physopt 32-663] Processed net buffer0/Q[2].  Re-placed instance buffer0/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net buffer0/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.690 |
INFO: [Physopt 32-663] Processed net buffer0/Q[3].  Re-placed instance buffer0/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net buffer0/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.686 |
INFO: [Physopt 32-702] Processed net buffer0/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork2/control/generateBlocks[0].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/outs_reg[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/outs_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/eqOp_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ip_result__0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.686 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
Phase 4 Critical Path Optimization | Checksum: 14961f33b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.801 | TNS=-198.686 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.343  |        158.238  |            0  |              0  |                    54  |           0  |           2  |  00:00:06  |
|  Total          |          0.343  |        158.238  |            0  |              0  |                    54  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
Ending Physical Synthesis Task | Checksum: 2778f716e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11506
INFO: [Common 17-83] Releasing license: Implementation
250 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11506
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ca5d1f1 ConstDB: 0 ShapeSum: f11626df RouteDB: a104543d
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tol[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tol[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b964225d | NumContArr: 9a99b9e4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d94fd17b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 468 ; free virtual = 11461

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d94fd17b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 468 ; free virtual = 11461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d94fd17b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 468 ; free virtual = 11461
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 219d8b1fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 414 ; free virtual = 11406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.335 | TNS=-6.204 | WHS=-0.165 | THS=-57.381|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1fc2d9cfd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 407 ; free virtual = 11400

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5606
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5606
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e47bb8ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 403 ; free virtual = 11396

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e47bb8ee

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 403 ; free virtual = 11396

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ee380d61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 403 ; free virtual = 11395
Phase 4 Initial Routing | Checksum: 1ee380d61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 403 ; free virtual = 11395
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                          |
+====================+===================+==============================================================+
| clk                | clk               | fork2/control/generateBlocks[0].regblock/transmitValue_reg/D |
+--------------------+-------------------+--------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1265
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.192 | TNS=-614.816| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2bc83b8d2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 393 ; free virtual = 11385

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.145 | TNS=-546.883| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2ea829018

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 387 ; free virtual = 11380

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 378
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.079 | TNS=-500.023| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 148be89a1

Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 611 ; free virtual = 11471

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.085 | TNS=-364.858| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2f9b8158e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470
Phase 5 Rip-up And Reroute | Checksum: 2f9b8158e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27caa2972

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.992 | TNS=-411.353| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 296f707bd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 611 ; free virtual = 11470

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 296f707bd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 611 ; free virtual = 11470
Phase 6 Delay and Skew Optimization | Checksum: 296f707bd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 611 ; free virtual = 11470

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.980 | TNS=-404.145| WHS=0.087  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24a639af2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470
Phase 7 Post Hold Fix | Checksum: 24a639af2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.690691 %
  Global Horizontal Routing Utilization  = 1.06343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y75 -> INT_R_X13Y75
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 24a639af2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11470

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24a639af2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 26597388f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 611 ; free virtual = 11470

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 26597388f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.980 | TNS=-404.145| WHS=0.087  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 26597388f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469
Total Elapsed time in route_design: 22.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1dc2f35c6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1dc2f35c6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 609 ; free virtual = 11469
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 610 ; free virtual = 11469
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.48s |  WALL: 0.44s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 11436

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.967 | TNS=-390.805 | WHS=0.088 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15fa1085f

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3340.922 ; gain = 8.004 ; free physical = 578 ; free virtual = 11437
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.967 | TNS=-390.805 | WHS=0.088 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.964. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/Mint_i_43_n_0.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Mint_i_43_n_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_43_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.956. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer0/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_10[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/dataReg[31]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.897. Path group: clk. Processed net: fork2/control/generateBlocks[0].regblock/anyBlockStop.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer2/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-710] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.888. Path group: clk. Processed net: fork6/control/generateBlocks[1].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[0].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[0]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[27]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.867. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[2].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[2]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[29]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.862. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_0_d4_reg[5]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[0].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[8]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.853. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/a[21]_2[2].  Re-placed instance control_merge0/one_slot_break_r/control/ltOp_carry__1_i_2__2
INFO: [Physopt 32-952] Improved path group WNS = -0.830. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[21]_2[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[21]_2[0].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[17].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[17]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.823. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[17].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[8]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.814. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[6].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[6]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[6]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.795. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf2/ip/exc_d3_reg[0]_srl3_n_0.
INFO: [Physopt 32-710] Processed net addf2/one_slot_break_dv/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell addf2/one_slot_break_dv/Cin_1_d1_i_1__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk. Processed net: addf2/one_slot_break_dv/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.768. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[3].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Mint_i_43_n_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_43_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.766. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[3].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.764. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[3].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[3]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[3]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.756. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[2].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[2]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[2]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.755. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/DI[0].  Re-placed instance control_merge0/one_slot_break_r/control/ltOp_carry_i_4__2
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/DI[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/ltOp_carry_i_4__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.745. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[25].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[25]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[25]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.744. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[1].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[1]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[28]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.738. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/newY_d1[0]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_26_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/b_26_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[26]_i_1__8_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.722. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.719. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_1_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[19].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[19]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[19]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.695. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer9/dataReg[21].
INFO: [Physopt 32-710] Processed net fork4/control/generateBlocks[1].regblock/outputValid_reg[0]. Critical path length was reduced through logic transformation on cell fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.693. Path group: clk. Processed net: fork4/control/generateBlocks[1].regblock/fullReg_i_2__1_n_0.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.690. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[30]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b[30]_0[3].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[31].  Re-placed instance control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_3__1
INFO: [Physopt 32-952] Improved path group WNS = -0.677. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_25_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_2. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.675. Path group: clk. Processed net: mulf3/one_slot_break_dv/select0_result_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[25].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/outs_reg[31]_0[25]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[25]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.659. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_7.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.653. Path group: clk. Processed net: mulf4/one_slot_break_dv/select2_result_valid.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.651. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[19]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[19]_i_1__5_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.650. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/a_ready_INST_0_i_3_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.648. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/a_ready_INST_0_i_3_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.601. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.583. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_lhs/eqOp__21.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_7__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.579. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_3_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_3_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_3_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[3]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/one_slot_break_dv/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork8/control/generateBlocks[7].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer9/control/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork9/control/generateBlocks[1].regblock/outputValid_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork12/control/generateBlocks[4].regblock/anyBlockStop.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer27/control/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork20/control/generateBlocks[5].regblock/transmitValue_reg_5.
INFO: [Physopt 32-710] Processed net fork20/control/generateBlocks[5].regblock/transmitValue_reg_5. Critical path length was reduced through logic transformation on cell fork20/control/generateBlocks[5].regblock/transmitValue_i_2__36_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.534. Path group: clk. Processed net: fork20/control/generateBlocks[6].regblock/transmitValue_reg_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.531. Path group: clk. Processed net: mulf3/one_slot_break_dv/transmitValue_reg_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/b_ready_INST_0_i_3_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.507. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_lhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_n_0. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.471. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_24_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_5_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_5_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[5]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.466. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_1_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_1_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[1]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.452. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/one_slot_break_dv/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/transmitValue_reg_9.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-710] Processed net fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: clk. Processed net: fork18/control/generateBlocks[2].regblock/transmitValue_reg_1[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork18/control/generateBlocks[0].regblock/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__13_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.440. Path group: clk. Processed net: mulf4/one_slot_break_dv/select2_result_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_6__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_6_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_6_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[6]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.439. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_5__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_18_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_18_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[18]_i_1__7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.435. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_2_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_2_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[2]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.426. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer27/control/out0_ready_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/fork_valid/generateBlocks[1].regblock/mux5/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer14/fifo/control/cond_br3_trueOut_valid.
INFO: [Physopt 32-710] Processed net buffer14/fifo/control/cond_br3_trueOut_valid. Critical path length was reduced through logic transformation on cell buffer14/fifo/control/out0[31]_INST_0_i_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.420. Path group: clk. Processed net: buffer9/control/dataReg_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/select1_result_valid.
INFO: [Physopt 32-710] Processed net mulf3/one_slot_break_dv/select1_result_valid. Critical path length was reduced through logic transformation on cell mulf3/one_slot_break_dv/fullReg_i_5__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.411. Path group: clk. Processed net: mulf3/one_slot_break_dv/buffer23_outs_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/outs_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/control/sign_d4_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/sign_d4_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/S[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/eqOp_carry_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[4]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[4]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry_i_12__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.410. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf1/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/outs_reg[23]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[18]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[18]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry__1_i_14__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/outs_reg[21]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/eqOp_carry__0_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry__0_i_11__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.381. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_21_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/p_0_in[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/fracR[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.378. Path group: clk. Processed net: mulf3/ip/RoundingAdder/outs_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_0_d4_reg[5]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[1].
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.370. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.360. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b[30]_0[3].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.351. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg[11]_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.327. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_21_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.288. Path group: clk. Processed net: mulf3/ip/RoundingAdder/exc_d4_reg[1]_0[0].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.284. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg[11]_3.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.284 | TNS=-38.255 | WHS=0.088 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
Phase 2 Critical Path Optimization | Checksum: 1f936b676

Time (s): cpu = 00:01:55 ; elapsed = 00:01:02 . Memory (MB): peak = 3348.926 ; gain = 16.008 ; free physical = 569 ; free virtual = 11429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.284 | TNS=-38.255 | WHS=0.088 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.683  |        352.550  |            0  |              0  |                    61  |           0  |           1  |  00:01:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
Ending Physical Synthesis Task | Checksum: 1f936b676

Time (s): cpu = 00:01:55 ; elapsed = 00:01:02 . Memory (MB): peak = 3348.926 ; gain = 16.008 ; free physical = 569 ; free virtual = 11429
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:02 . Memory (MB): peak = 3348.926 ; gain = 25.234 ; free physical = 569 ; free virtual = 11429
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 551 ; free virtual = 11411
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11409
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11409
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 22 12:25:41 2025...
