// Seed: 3590034666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge module_0 or posedge id_11 == id_10) begin : LABEL_0
    disable id_12;
  end
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    output wor   id_2,
    output logic id_3
    , id_13,
    input  wire  module_1,
    output wand  id_5,
    output uwire id_6,
    input  tri1  id_7,
    input  tri1  id_8,
    output tri1  id_9,
    output tri   id_10,
    input  tri0  id_11
);
  xnor primCall (id_0, id_13, id_11, id_1, id_7, id_8);
  initial id_3 = #1 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
