-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tanh_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of tanh_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv34_3FFFFFFF9 : STD_LOGIC_VECTOR (33 downto 0) := "1111111111111111111111111111111001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_200 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_const_lv18_200 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tanh_table7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce0 : STD_LOGIC;
    signal tanh_table7_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce1 : STD_LOGIC;
    signal tanh_table7_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce2 : STD_LOGIC;
    signal tanh_table7_q2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce3 : STD_LOGIC;
    signal tanh_table7_q3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce4 : STD_LOGIC;
    signal tanh_table7_q4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce5 : STD_LOGIC;
    signal tanh_table7_q5 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce6 : STD_LOGIC;
    signal tanh_table7_q6 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce7 : STD_LOGIC;
    signal tanh_table7_q7 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce8 : STD_LOGIC;
    signal tanh_table7_q8 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table7_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table7_ce9 : STD_LOGIC;
    signal tanh_table7_q9 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln322_fu_389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_reg_1769 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_1_fu_517_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_1_reg_1774 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_2_fu_645_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_2_reg_1779 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_3_fu_773_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_3_reg_1784 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_4_fu_901_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_4_reg_1789 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_5_fu_1029_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_5_reg_1794 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_6_fu_1157_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_6_reg_1799 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_7_fu_1285_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_7_reg_1804 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_8_fu_1413_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_8_reg_1809 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_9_fu_1541_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln322_9_reg_1814 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln323_fu_1549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_15_fu_1553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_16_fu_1557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_17_fu_1561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_18_fu_1565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_19_fu_1569_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_20_fu_1573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_21_fu_1577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_22_fu_1581_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln323_23_fu_1585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_277_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_fu_269_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_fu_297_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_fu_301_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_fu_287_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_fu_315_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_321_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_fu_329_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_fu_337_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_fu_341_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_46_fu_353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_30_fu_347_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_fu_361_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_48_fu_373_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_fu_369_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_29_fu_405_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_s_fu_397_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_15_fu_425_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_1_fu_429_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_15_fu_415_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_1_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_15_fu_443_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_15_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_1_fu_449_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_15_fu_457_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_15_fu_465_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_20_fu_469_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_49_fu_481_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_31_fu_475_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_1_fu_489_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_501_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_15_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_15_fu_497_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_30_fu_533_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_14_fu_525_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_16_fu_553_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_2_fu_557_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_16_fu_543_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_2_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_16_fu_571_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_16_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_2_fu_577_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_16_fu_585_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_16_fu_593_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_21_fu_597_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_51_fu_609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_32_fu_603_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_2_fu_617_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_fu_629_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_16_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_16_fu_625_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_661_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_15_fu_653_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_17_fu_681_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_3_fu_685_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_17_fu_671_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_3_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_17_fu_699_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_17_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_3_fu_705_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_17_fu_713_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_17_fu_721_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_22_fu_725_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_53_fu_737_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_33_fu_731_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_3_fu_745_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_fu_757_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_17_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_17_fu_753_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_789_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_16_fu_781_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_18_fu_809_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_4_fu_813_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_18_fu_799_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_4_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_18_fu_827_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_18_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_4_fu_833_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_18_fu_841_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_18_fu_849_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_23_fu_853_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_55_fu_865_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_34_fu_859_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_4_fu_873_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_885_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_18_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_18_fu_881_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_33_fu_917_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_17_fu_909_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_19_fu_937_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_5_fu_941_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_19_fu_927_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_5_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_19_fu_955_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_19_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_5_fu_961_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_19_fu_969_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_19_fu_977_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_24_fu_981_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_57_fu_993_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_35_fu_987_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_5_fu_1001_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_1013_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_19_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_19_fu_1009_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_1045_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_18_fu_1037_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_20_fu_1065_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_6_fu_1069_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_20_fu_1055_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_6_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_20_fu_1083_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_20_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_6_fu_1089_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_20_fu_1097_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_20_fu_1105_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_25_fu_1109_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_59_fu_1121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_36_fu_1115_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_6_fu_1129_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_60_fu_1141_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_20_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_20_fu_1137_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_35_fu_1173_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_19_fu_1165_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_21_fu_1193_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_7_fu_1197_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_21_fu_1183_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_7_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_21_fu_1211_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_21_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_7_fu_1217_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_21_fu_1225_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_21_fu_1233_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_26_fu_1237_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_61_fu_1249_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_37_fu_1243_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_7_fu_1257_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_62_fu_1269_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_21_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_21_fu_1265_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_1301_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_20_fu_1293_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_22_fu_1321_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_8_fu_1325_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_22_fu_1311_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_8_fu_1333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_22_fu_1339_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_22_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_8_fu_1345_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_22_fu_1353_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_22_fu_1361_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_27_fu_1365_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_63_fu_1377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_38_fu_1371_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_8_fu_1385_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_64_fu_1397_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_22_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_22_fu_1393_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_1429_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_21_fu_1421_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_23_fu_1449_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_9_fu_1453_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln850_23_fu_1439_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln851_9_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln700_23_fu_1467_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln850_23_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_9_fu_1473_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln850_23_fu_1481_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln319_23_fu_1489_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln319_28_fu_1493_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_65_fu_1505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln319_39_fu_1499_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln321_9_fu_1513_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_66_fu_1525_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln322_23_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln321_23_fu_1521_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_0_V_write_assig_fu_1589_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_1_V_write_assig_fu_1601_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_2_V_write_assig_fu_1613_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_3_V_write_assig_fu_1625_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_4_V_write_assig_fu_1637_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_5_V_write_assig_fu_1649_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_6_V_write_assig_fu_1661_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_7_V_write_assig_fu_1673_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_8_V_write_assig_fu_1685_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_9_V_write_assig_fu_1697_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_fu_1597_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_15_fu_1609_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_16_fu_1621_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_17_fu_1633_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_18_fu_1645_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_19_fu_1657_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_20_fu_1669_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_21_fu_1681_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_22_fu_1693_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_23_fu_1705_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component tanh_1_tanh_table7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    tanh_table7_U : component tanh_1_tanh_table7
    generic map (
        DataWidth => 11,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tanh_table7_address0,
        ce0 => tanh_table7_ce0,
        q0 => tanh_table7_q0,
        address1 => tanh_table7_address1,
        ce1 => tanh_table7_ce1,
        q1 => tanh_table7_q1,
        address2 => tanh_table7_address2,
        ce2 => tanh_table7_ce2,
        q2 => tanh_table7_q2,
        address3 => tanh_table7_address3,
        ce3 => tanh_table7_ce3,
        q3 => tanh_table7_q3,
        address4 => tanh_table7_address4,
        ce4 => tanh_table7_ce4,
        q4 => tanh_table7_q4,
        address5 => tanh_table7_address5,
        ce5 => tanh_table7_ce5,
        q5 => tanh_table7_q5,
        address6 => tanh_table7_address6,
        ce6 => tanh_table7_ce6,
        q6 => tanh_table7_q6,
        address7 => tanh_table7_address7,
        ce7 => tanh_table7_ce7,
        q7 => tanh_table7_q7,
        address8 => tanh_table7_address8,
        ce8 => tanh_table7_ce8,
        q8 => tanh_table7_q8,
        address9 => tanh_table7_address9,
        ce9 => tanh_table7_ce9,
        q9 => tanh_table7_q9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln322_1_reg_1774 <= select_ln322_1_fu_517_p3;
                select_ln322_2_reg_1779 <= select_ln322_2_fu_645_p3;
                select_ln322_3_reg_1784 <= select_ln322_3_fu_773_p3;
                select_ln322_4_reg_1789 <= select_ln322_4_fu_901_p3;
                select_ln322_5_reg_1794 <= select_ln322_5_fu_1029_p3;
                select_ln322_6_reg_1799 <= select_ln322_6_fu_1157_p3;
                select_ln322_7_reg_1804 <= select_ln322_7_fu_1285_p3;
                select_ln322_8_reg_1809 <= select_ln322_8_fu_1413_p3;
                select_ln322_9_reg_1814 <= select_ln322_9_fu_1541_p3;
                select_ln322_reg_1769 <= select_ln322_fu_389_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln319_20_fu_469_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_15_fu_457_p3));
    add_ln319_21_fu_597_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_16_fu_585_p3));
    add_ln319_22_fu_725_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_17_fu_713_p3));
    add_ln319_23_fu_853_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_18_fu_841_p3));
    add_ln319_24_fu_981_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_19_fu_969_p3));
    add_ln319_25_fu_1109_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_20_fu_1097_p3));
    add_ln319_26_fu_1237_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_21_fu_1225_p3));
    add_ln319_27_fu_1365_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_22_fu_1353_p3));
    add_ln319_28_fu_1493_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_23_fu_1481_p3));
    add_ln319_30_fu_347_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_fu_337_p1));
    add_ln319_31_fu_475_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_15_fu_465_p1));
    add_ln319_32_fu_603_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_16_fu_593_p1));
    add_ln319_33_fu_731_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_17_fu_721_p1));
    add_ln319_34_fu_859_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_18_fu_849_p1));
    add_ln319_35_fu_987_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_19_fu_977_p1));
    add_ln319_36_fu_1115_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_20_fu_1105_p1));
    add_ln319_37_fu_1243_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_21_fu_1233_p1));
    add_ln319_38_fu_1371_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_22_fu_1361_p1));
    add_ln319_39_fu_1499_p2 <= std_logic_vector(unsigned(ap_const_lv18_200) + unsigned(trunc_ln319_23_fu_1489_p1));
    add_ln319_fu_341_p2 <= std_logic_vector(unsigned(ap_const_lv19_200) + unsigned(select_ln850_fu_329_p3));
    add_ln700_15_fu_443_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_15_fu_415_p1));
    add_ln700_16_fu_571_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_16_fu_543_p1));
    add_ln700_17_fu_699_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_17_fu_671_p1));
    add_ln700_18_fu_827_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_18_fu_799_p1));
    add_ln700_19_fu_955_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_19_fu_927_p1));
    add_ln700_20_fu_1083_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_20_fu_1055_p1));
    add_ln700_21_fu_1211_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_21_fu_1183_p1));
    add_ln700_22_fu_1339_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_22_fu_1311_p1));
    add_ln700_23_fu_1467_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_23_fu_1439_p1));
    add_ln700_fu_315_p2 <= std_logic_vector(unsigned(ap_const_lv19_1) + unsigned(sext_ln850_fu_287_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sext_ln728_fu_1597_p1;
    ap_return_1 <= sext_ln728_15_fu_1609_p1;
    ap_return_2 <= sext_ln728_16_fu_1621_p1;
    ap_return_3 <= sext_ln728_17_fu_1633_p1;
    ap_return_4 <= sext_ln728_18_fu_1645_p1;
    ap_return_5 <= sext_ln728_19_fu_1657_p1;
    ap_return_6 <= sext_ln728_20_fu_1669_p1;
    ap_return_7 <= sext_ln728_21_fu_1681_p1;
    ap_return_8 <= sext_ln728_22_fu_1693_p1;
    ap_return_9 <= sext_ln728_23_fu_1705_p1;
    icmp_ln322_15_fu_511_p2 <= "0" when (tmp_50_fu_501_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_16_fu_639_p2 <= "0" when (tmp_52_fu_629_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_17_fu_767_p2 <= "0" when (tmp_54_fu_757_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_18_fu_895_p2 <= "0" when (tmp_56_fu_885_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_19_fu_1023_p2 <= "0" when (tmp_58_fu_1013_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_20_fu_1151_p2 <= "0" when (tmp_60_fu_1141_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_21_fu_1279_p2 <= "0" when (tmp_62_fu_1269_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_22_fu_1407_p2 <= "0" when (tmp_64_fu_1397_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_23_fu_1535_p2 <= "0" when (tmp_66_fu_1525_p4 = ap_const_lv8_0) else "1";
    icmp_ln322_fu_383_p2 <= "0" when (tmp_48_fu_373_p4 = ap_const_lv8_0) else "1";
    icmp_ln850_15_fu_419_p2 <= "1" when (signed(shl_ln1118_s_fu_397_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_16_fu_547_p2 <= "1" when (signed(shl_ln1118_14_fu_525_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_17_fu_675_p2 <= "1" when (signed(shl_ln1118_15_fu_653_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_18_fu_803_p2 <= "1" when (signed(shl_ln1118_16_fu_781_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_19_fu_931_p2 <= "1" when (signed(shl_ln1118_17_fu_909_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_20_fu_1059_p2 <= "1" when (signed(shl_ln1118_18_fu_1037_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_21_fu_1187_p2 <= "1" when (signed(shl_ln1118_19_fu_1165_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_22_fu_1315_p2 <= "1" when (signed(shl_ln1118_20_fu_1293_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_23_fu_1443_p2 <= "1" when (signed(shl_ln1118_21_fu_1421_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_fu_291_p2 <= "1" when (signed(shl_ln_fu_269_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln851_1_fu_437_p2 <= "1" when (p_Result_4_1_fu_429_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_2_fu_565_p2 <= "1" when (p_Result_4_2_fu_557_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_3_fu_693_p2 <= "1" when (p_Result_4_3_fu_685_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_4_fu_821_p2 <= "1" when (p_Result_4_4_fu_813_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_5_fu_949_p2 <= "1" when (p_Result_4_5_fu_941_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_6_fu_1077_p2 <= "1" when (p_Result_4_6_fu_1069_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_7_fu_1205_p2 <= "1" when (p_Result_4_7_fu_1197_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_8_fu_1333_p2 <= "1" when (p_Result_4_8_fu_1325_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_9_fu_1461_p2 <= "1" when (p_Result_4_9_fu_1453_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_fu_309_p2 <= "1" when (p_Result_4_fu_301_p3 = ap_const_lv13_0) else "0";
    p_Result_4_1_fu_429_p3 <= (trunc_ln851_15_fu_425_p1 & ap_const_lv7_0);
    p_Result_4_2_fu_557_p3 <= (trunc_ln851_16_fu_553_p1 & ap_const_lv7_0);
    p_Result_4_3_fu_685_p3 <= (trunc_ln851_17_fu_681_p1 & ap_const_lv7_0);
    p_Result_4_4_fu_813_p3 <= (trunc_ln851_18_fu_809_p1 & ap_const_lv7_0);
    p_Result_4_5_fu_941_p3 <= (trunc_ln851_19_fu_937_p1 & ap_const_lv7_0);
    p_Result_4_6_fu_1069_p3 <= (trunc_ln851_20_fu_1065_p1 & ap_const_lv7_0);
    p_Result_4_7_fu_1197_p3 <= (trunc_ln851_21_fu_1193_p1 & ap_const_lv7_0);
    p_Result_4_8_fu_1325_p3 <= (trunc_ln851_22_fu_1321_p1 & ap_const_lv7_0);
    p_Result_4_9_fu_1453_p3 <= (trunc_ln851_23_fu_1449_p1 & ap_const_lv7_0);
    p_Result_4_fu_301_p3 <= (trunc_ln851_fu_297_p1 & ap_const_lv7_0);
    res_0_V_write_assig_fu_1589_p3 <= (tanh_table7_q0 & ap_const_lv3_0);
    res_1_V_write_assig_fu_1601_p3 <= (tanh_table7_q1 & ap_const_lv3_0);
    res_2_V_write_assig_fu_1613_p3 <= (tanh_table7_q2 & ap_const_lv3_0);
    res_3_V_write_assig_fu_1625_p3 <= (tanh_table7_q3 & ap_const_lv3_0);
    res_4_V_write_assig_fu_1637_p3 <= (tanh_table7_q4 & ap_const_lv3_0);
    res_5_V_write_assig_fu_1649_p3 <= (tanh_table7_q5 & ap_const_lv3_0);
    res_6_V_write_assig_fu_1661_p3 <= (tanh_table7_q6 & ap_const_lv3_0);
    res_7_V_write_assig_fu_1673_p3 <= (tanh_table7_q7 & ap_const_lv3_0);
    res_8_V_write_assig_fu_1685_p3 <= (tanh_table7_q8 & ap_const_lv3_0);
    res_9_V_write_assig_fu_1697_p3 <= (tanh_table7_q9 & ap_const_lv3_0);
    select_ln321_1_fu_489_p3 <= 
        ap_const_lv18_0 when (tmp_49_fu_481_p3(0) = '1') else 
        add_ln319_31_fu_475_p2;
    select_ln321_2_fu_617_p3 <= 
        ap_const_lv18_0 when (tmp_51_fu_609_p3(0) = '1') else 
        add_ln319_32_fu_603_p2;
    select_ln321_3_fu_745_p3 <= 
        ap_const_lv18_0 when (tmp_53_fu_737_p3(0) = '1') else 
        add_ln319_33_fu_731_p2;
    select_ln321_4_fu_873_p3 <= 
        ap_const_lv18_0 when (tmp_55_fu_865_p3(0) = '1') else 
        add_ln319_34_fu_859_p2;
    select_ln321_5_fu_1001_p3 <= 
        ap_const_lv18_0 when (tmp_57_fu_993_p3(0) = '1') else 
        add_ln319_35_fu_987_p2;
    select_ln321_6_fu_1129_p3 <= 
        ap_const_lv18_0 when (tmp_59_fu_1121_p3(0) = '1') else 
        add_ln319_36_fu_1115_p2;
    select_ln321_7_fu_1257_p3 <= 
        ap_const_lv18_0 when (tmp_61_fu_1249_p3(0) = '1') else 
        add_ln319_37_fu_1243_p2;
    select_ln321_8_fu_1385_p3 <= 
        ap_const_lv18_0 when (tmp_63_fu_1377_p3(0) = '1') else 
        add_ln319_38_fu_1371_p2;
    select_ln321_9_fu_1513_p3 <= 
        ap_const_lv18_0 when (tmp_65_fu_1505_p3(0) = '1') else 
        add_ln319_39_fu_1499_p2;
    select_ln321_fu_361_p3 <= 
        ap_const_lv18_0 when (tmp_46_fu_353_p3(0) = '1') else 
        add_ln319_30_fu_347_p2;
    select_ln322_1_fu_517_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_15_fu_511_p2(0) = '1') else 
        trunc_ln321_15_fu_497_p1;
    select_ln322_2_fu_645_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_16_fu_639_p2(0) = '1') else 
        trunc_ln321_16_fu_625_p1;
    select_ln322_3_fu_773_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_17_fu_767_p2(0) = '1') else 
        trunc_ln321_17_fu_753_p1;
    select_ln322_4_fu_901_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_18_fu_895_p2(0) = '1') else 
        trunc_ln321_18_fu_881_p1;
    select_ln322_5_fu_1029_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_19_fu_1023_p2(0) = '1') else 
        trunc_ln321_19_fu_1009_p1;
    select_ln322_6_fu_1157_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_20_fu_1151_p2(0) = '1') else 
        trunc_ln321_20_fu_1137_p1;
    select_ln322_7_fu_1285_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_21_fu_1279_p2(0) = '1') else 
        trunc_ln321_21_fu_1265_p1;
    select_ln322_8_fu_1413_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_22_fu_1407_p2(0) = '1') else 
        trunc_ln321_22_fu_1393_p1;
    select_ln322_9_fu_1541_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_23_fu_1535_p2(0) = '1') else 
        trunc_ln321_23_fu_1521_p1;
    select_ln322_fu_389_p3 <= 
        ap_const_lv10_3FF when (icmp_ln322_fu_383_p2(0) = '1') else 
        trunc_ln321_fu_369_p1;
    select_ln850_15_fu_457_p3 <= 
        select_ln851_1_fu_449_p3 when (icmp_ln850_15_fu_419_p2(0) = '1') else 
        sext_ln850_15_fu_415_p1;
    select_ln850_16_fu_585_p3 <= 
        select_ln851_2_fu_577_p3 when (icmp_ln850_16_fu_547_p2(0) = '1') else 
        sext_ln850_16_fu_543_p1;
    select_ln850_17_fu_713_p3 <= 
        select_ln851_3_fu_705_p3 when (icmp_ln850_17_fu_675_p2(0) = '1') else 
        sext_ln850_17_fu_671_p1;
    select_ln850_18_fu_841_p3 <= 
        select_ln851_4_fu_833_p3 when (icmp_ln850_18_fu_803_p2(0) = '1') else 
        sext_ln850_18_fu_799_p1;
    select_ln850_19_fu_969_p3 <= 
        select_ln851_5_fu_961_p3 when (icmp_ln850_19_fu_931_p2(0) = '1') else 
        sext_ln850_19_fu_927_p1;
    select_ln850_20_fu_1097_p3 <= 
        select_ln851_6_fu_1089_p3 when (icmp_ln850_20_fu_1059_p2(0) = '1') else 
        sext_ln850_20_fu_1055_p1;
    select_ln850_21_fu_1225_p3 <= 
        select_ln851_7_fu_1217_p3 when (icmp_ln850_21_fu_1187_p2(0) = '1') else 
        sext_ln850_21_fu_1183_p1;
    select_ln850_22_fu_1353_p3 <= 
        select_ln851_8_fu_1345_p3 when (icmp_ln850_22_fu_1315_p2(0) = '1') else 
        sext_ln850_22_fu_1311_p1;
    select_ln850_23_fu_1481_p3 <= 
        select_ln851_9_fu_1473_p3 when (icmp_ln850_23_fu_1443_p2(0) = '1') else 
        sext_ln850_23_fu_1439_p1;
    select_ln850_fu_329_p3 <= 
        select_ln851_fu_321_p3 when (icmp_ln850_fu_291_p2(0) = '1') else 
        sext_ln850_fu_287_p1;
    select_ln851_1_fu_449_p3 <= 
        sext_ln850_15_fu_415_p1 when (icmp_ln851_1_fu_437_p2(0) = '1') else 
        add_ln700_15_fu_443_p2;
    select_ln851_2_fu_577_p3 <= 
        sext_ln850_16_fu_543_p1 when (icmp_ln851_2_fu_565_p2(0) = '1') else 
        add_ln700_16_fu_571_p2;
    select_ln851_3_fu_705_p3 <= 
        sext_ln850_17_fu_671_p1 when (icmp_ln851_3_fu_693_p2(0) = '1') else 
        add_ln700_17_fu_699_p2;
    select_ln851_4_fu_833_p3 <= 
        sext_ln850_18_fu_799_p1 when (icmp_ln851_4_fu_821_p2(0) = '1') else 
        add_ln700_18_fu_827_p2;
    select_ln851_5_fu_961_p3 <= 
        sext_ln850_19_fu_927_p1 when (icmp_ln851_5_fu_949_p2(0) = '1') else 
        add_ln700_19_fu_955_p2;
    select_ln851_6_fu_1089_p3 <= 
        sext_ln850_20_fu_1055_p1 when (icmp_ln851_6_fu_1077_p2(0) = '1') else 
        add_ln700_20_fu_1083_p2;
    select_ln851_7_fu_1217_p3 <= 
        sext_ln850_21_fu_1183_p1 when (icmp_ln851_7_fu_1205_p2(0) = '1') else 
        add_ln700_21_fu_1211_p2;
    select_ln851_8_fu_1345_p3 <= 
        sext_ln850_22_fu_1311_p1 when (icmp_ln851_8_fu_1333_p2(0) = '1') else 
        add_ln700_22_fu_1339_p2;
    select_ln851_9_fu_1473_p3 <= 
        sext_ln850_23_fu_1439_p1 when (icmp_ln851_9_fu_1461_p2(0) = '1') else 
        add_ln700_23_fu_1467_p2;
    select_ln851_fu_321_p3 <= 
        sext_ln850_fu_287_p1 when (icmp_ln851_fu_309_p2(0) = '1') else 
        add_ln700_fu_315_p2;
        sext_ln728_15_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_1_V_write_assig_fu_1601_p3),24));

        sext_ln728_16_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_2_V_write_assig_fu_1613_p3),24));

        sext_ln728_17_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_3_V_write_assig_fu_1625_p3),24));

        sext_ln728_18_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_4_V_write_assig_fu_1637_p3),24));

        sext_ln728_19_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_5_V_write_assig_fu_1649_p3),24));

        sext_ln728_20_fu_1669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_6_V_write_assig_fu_1661_p3),24));

        sext_ln728_21_fu_1681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_7_V_write_assig_fu_1673_p3),24));

        sext_ln728_22_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_8_V_write_assig_fu_1685_p3),24));

        sext_ln728_23_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_9_V_write_assig_fu_1697_p3),24));

        sext_ln728_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_0_V_write_assig_fu_1589_p3),24));

        sext_ln850_15_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_405_p4),19));

        sext_ln850_16_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_533_p4),19));

        sext_ln850_17_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_661_p4),19));

        sext_ln850_18_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_32_fu_789_p4),19));

        sext_ln850_19_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_33_fu_917_p4),19));

        sext_ln850_20_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1045_p4),19));

        sext_ln850_21_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1173_p4),19));

        sext_ln850_22_fu_1311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_1301_p4),19));

        sext_ln850_23_fu_1439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_37_fu_1429_p4),19));

        sext_ln850_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_277_p4),19));

    shl_ln1118_14_fu_525_p3 <= (data_2_V_read & ap_const_lv10_0);
    shl_ln1118_15_fu_653_p3 <= (data_3_V_read & ap_const_lv10_0);
    shl_ln1118_16_fu_781_p3 <= (data_4_V_read & ap_const_lv10_0);
    shl_ln1118_17_fu_909_p3 <= (data_5_V_read & ap_const_lv10_0);
    shl_ln1118_18_fu_1037_p3 <= (data_6_V_read & ap_const_lv10_0);
    shl_ln1118_19_fu_1165_p3 <= (data_7_V_read & ap_const_lv10_0);
    shl_ln1118_20_fu_1293_p3 <= (data_8_V_read & ap_const_lv10_0);
    shl_ln1118_21_fu_1421_p3 <= (data_9_V_read & ap_const_lv10_0);
    shl_ln1118_s_fu_397_p3 <= (data_1_V_read & ap_const_lv10_0);
    shl_ln_fu_269_p3 <= (data_0_V_read & ap_const_lv10_0);
    tanh_table7_address0 <= zext_ln323_fu_1549_p1(10 - 1 downto 0);
    tanh_table7_address1 <= zext_ln323_15_fu_1553_p1(10 - 1 downto 0);
    tanh_table7_address2 <= zext_ln323_16_fu_1557_p1(10 - 1 downto 0);
    tanh_table7_address3 <= zext_ln323_17_fu_1561_p1(10 - 1 downto 0);
    tanh_table7_address4 <= zext_ln323_18_fu_1565_p1(10 - 1 downto 0);
    tanh_table7_address5 <= zext_ln323_19_fu_1569_p1(10 - 1 downto 0);
    tanh_table7_address6 <= zext_ln323_20_fu_1573_p1(10 - 1 downto 0);
    tanh_table7_address7 <= zext_ln323_21_fu_1577_p1(10 - 1 downto 0);
    tanh_table7_address8 <= zext_ln323_22_fu_1581_p1(10 - 1 downto 0);
    tanh_table7_address9 <= zext_ln323_23_fu_1585_p1(10 - 1 downto 0);

    tanh_table7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce0 <= ap_const_logic_1;
        else 
            tanh_table7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce1 <= ap_const_logic_1;
        else 
            tanh_table7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce2 <= ap_const_logic_1;
        else 
            tanh_table7_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce3 <= ap_const_logic_1;
        else 
            tanh_table7_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce4 <= ap_const_logic_1;
        else 
            tanh_table7_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce5 <= ap_const_logic_1;
        else 
            tanh_table7_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce6 <= ap_const_logic_1;
        else 
            tanh_table7_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce7 <= ap_const_logic_1;
        else 
            tanh_table7_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce8 <= ap_const_logic_1;
        else 
            tanh_table7_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table7_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table7_ce9 <= ap_const_logic_1;
        else 
            tanh_table7_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_29_fu_405_p4 <= data_1_V_read(23 downto 6);
    tmp_30_fu_533_p4 <= data_2_V_read(23 downto 6);
    tmp_31_fu_661_p4 <= data_3_V_read(23 downto 6);
    tmp_32_fu_789_p4 <= data_4_V_read(23 downto 6);
    tmp_33_fu_917_p4 <= data_5_V_read(23 downto 6);
    tmp_34_fu_1045_p4 <= data_6_V_read(23 downto 6);
    tmp_35_fu_1173_p4 <= data_7_V_read(23 downto 6);
    tmp_36_fu_1301_p4 <= data_8_V_read(23 downto 6);
    tmp_37_fu_1429_p4 <= data_9_V_read(23 downto 6);
    tmp_46_fu_353_p3 <= add_ln319_fu_341_p2(18 downto 18);
    tmp_48_fu_373_p4 <= select_ln321_fu_361_p3(17 downto 10);
    tmp_49_fu_481_p3 <= add_ln319_20_fu_469_p2(18 downto 18);
    tmp_50_fu_501_p4 <= select_ln321_1_fu_489_p3(17 downto 10);
    tmp_51_fu_609_p3 <= add_ln319_21_fu_597_p2(18 downto 18);
    tmp_52_fu_629_p4 <= select_ln321_2_fu_617_p3(17 downto 10);
    tmp_53_fu_737_p3 <= add_ln319_22_fu_725_p2(18 downto 18);
    tmp_54_fu_757_p4 <= select_ln321_3_fu_745_p3(17 downto 10);
    tmp_55_fu_865_p3 <= add_ln319_23_fu_853_p2(18 downto 18);
    tmp_56_fu_885_p4 <= select_ln321_4_fu_873_p3(17 downto 10);
    tmp_57_fu_993_p3 <= add_ln319_24_fu_981_p2(18 downto 18);
    tmp_58_fu_1013_p4 <= select_ln321_5_fu_1001_p3(17 downto 10);
    tmp_59_fu_1121_p3 <= add_ln319_25_fu_1109_p2(18 downto 18);
    tmp_60_fu_1141_p4 <= select_ln321_6_fu_1129_p3(17 downto 10);
    tmp_61_fu_1249_p3 <= add_ln319_26_fu_1237_p2(18 downto 18);
    tmp_62_fu_1269_p4 <= select_ln321_7_fu_1257_p3(17 downto 10);
    tmp_63_fu_1377_p3 <= add_ln319_27_fu_1365_p2(18 downto 18);
    tmp_64_fu_1397_p4 <= select_ln321_8_fu_1385_p3(17 downto 10);
    tmp_65_fu_1505_p3 <= add_ln319_28_fu_1493_p2(18 downto 18);
    tmp_66_fu_1525_p4 <= select_ln321_9_fu_1513_p3(17 downto 10);
    tmp_s_fu_277_p4 <= data_0_V_read(23 downto 6);
    trunc_ln319_15_fu_465_p1 <= select_ln850_15_fu_457_p3(18 - 1 downto 0);
    trunc_ln319_16_fu_593_p1 <= select_ln850_16_fu_585_p3(18 - 1 downto 0);
    trunc_ln319_17_fu_721_p1 <= select_ln850_17_fu_713_p3(18 - 1 downto 0);
    trunc_ln319_18_fu_849_p1 <= select_ln850_18_fu_841_p3(18 - 1 downto 0);
    trunc_ln319_19_fu_977_p1 <= select_ln850_19_fu_969_p3(18 - 1 downto 0);
    trunc_ln319_20_fu_1105_p1 <= select_ln850_20_fu_1097_p3(18 - 1 downto 0);
    trunc_ln319_21_fu_1233_p1 <= select_ln850_21_fu_1225_p3(18 - 1 downto 0);
    trunc_ln319_22_fu_1361_p1 <= select_ln850_22_fu_1353_p3(18 - 1 downto 0);
    trunc_ln319_23_fu_1489_p1 <= select_ln850_23_fu_1481_p3(18 - 1 downto 0);
    trunc_ln319_fu_337_p1 <= select_ln850_fu_329_p3(18 - 1 downto 0);
    trunc_ln321_15_fu_497_p1 <= select_ln321_1_fu_489_p3(10 - 1 downto 0);
    trunc_ln321_16_fu_625_p1 <= select_ln321_2_fu_617_p3(10 - 1 downto 0);
    trunc_ln321_17_fu_753_p1 <= select_ln321_3_fu_745_p3(10 - 1 downto 0);
    trunc_ln321_18_fu_881_p1 <= select_ln321_4_fu_873_p3(10 - 1 downto 0);
    trunc_ln321_19_fu_1009_p1 <= select_ln321_5_fu_1001_p3(10 - 1 downto 0);
    trunc_ln321_20_fu_1137_p1 <= select_ln321_6_fu_1129_p3(10 - 1 downto 0);
    trunc_ln321_21_fu_1265_p1 <= select_ln321_7_fu_1257_p3(10 - 1 downto 0);
    trunc_ln321_22_fu_1393_p1 <= select_ln321_8_fu_1385_p3(10 - 1 downto 0);
    trunc_ln321_23_fu_1521_p1 <= select_ln321_9_fu_1513_p3(10 - 1 downto 0);
    trunc_ln321_fu_369_p1 <= select_ln321_fu_361_p3(10 - 1 downto 0);
    trunc_ln851_15_fu_425_p1 <= data_1_V_read(6 - 1 downto 0);
    trunc_ln851_16_fu_553_p1 <= data_2_V_read(6 - 1 downto 0);
    trunc_ln851_17_fu_681_p1 <= data_3_V_read(6 - 1 downto 0);
    trunc_ln851_18_fu_809_p1 <= data_4_V_read(6 - 1 downto 0);
    trunc_ln851_19_fu_937_p1 <= data_5_V_read(6 - 1 downto 0);
    trunc_ln851_20_fu_1065_p1 <= data_6_V_read(6 - 1 downto 0);
    trunc_ln851_21_fu_1193_p1 <= data_7_V_read(6 - 1 downto 0);
    trunc_ln851_22_fu_1321_p1 <= data_8_V_read(6 - 1 downto 0);
    trunc_ln851_23_fu_1449_p1 <= data_9_V_read(6 - 1 downto 0);
    trunc_ln851_fu_297_p1 <= data_0_V_read(6 - 1 downto 0);
    zext_ln323_15_fu_1553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_1_reg_1774),64));
    zext_ln323_16_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_2_reg_1779),64));
    zext_ln323_17_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_3_reg_1784),64));
    zext_ln323_18_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_4_reg_1789),64));
    zext_ln323_19_fu_1569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_5_reg_1794),64));
    zext_ln323_20_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_6_reg_1799),64));
    zext_ln323_21_fu_1577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_7_reg_1804),64));
    zext_ln323_22_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_8_reg_1809),64));
    zext_ln323_23_fu_1585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_9_reg_1814),64));
    zext_ln323_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln322_reg_1769),64));
end behav;
