# Bus-debug
Simulation and debugging of communication interface module based on FPGA

|interface  |state                  |  |interface  |state                  |
|:----------|:----------------------|  |:----------|:----------------------|
|I2C        |![alt text][supported] |  |I2C        |![alt text][supported] |
|I2C        |![alt text][supported] |  |I2C        |![alt text][supported] |
|I2C        |![alt text][supported] |  |I2C        |![alt text][supported] |
|I2C        |![alt text][supported] |  |I2C        |![alt text][supported] |
|I2C        |![alt text][supported] |  |I2C        |![alt text][supported] |

[finish]: https://img.shields.io/badge/-finish-green "finish"
[todo]: https://img.shields.io/badge/-todo-orange "todo"
