//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Mon Mar 24 13:56:00 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 19 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 20 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 28 "\c:\users\skaye\repos9\firmware\include\fpga\cgraphdmtypes.vhd "
// file 29 "\c:\users\skaye\repos9\firmware\include\fpga\ibufp1.vhd "
// file 30 "\c:\users\skaye\repos9\firmware\include\fpga\ibufp2.vhd "
// file 31 "\c:\users\skaye\repos9\firmware\include\fpga\ibufp3.vhd "
// file 32 "\c:\users\skaye\repos9\firmware\include\fpga\uartrxraw.vhd "
// file 33 "\c:\users\skaye\repos9\firmware\include\fpga\fifo_gen.vhd "
// file 34 "\c:\users\skaye\repos9\firmware\include\fpga\uarttx.vhd "
// file 35 "\c:\users\skaye\repos9\firmware\include\fpga\variableclockdivider2x.vhd "
// file 36 "\c:\users\skaye\repos9\firmware\include\fpga\clockdivider2x.vhd "
// file 37 "\c:\users\skaye\repos9\firmware\include\fpga\oneshot.vhd "
// file 38 "\c:\users\skaye\repos9\firmware\include\fpga\spimaster.vhd "
// file 39 "\c:\users\skaye\repos9\firmware\include\fpga\cgraphdmdacramflat.vhd "
// file 40 "\c:\users\skaye\repos9\firmware\include\fpga\uartrxextclk.vhd "
// file 41 "\c:\users\skaye\repos9\firmware\include\fpga\gated_fifo.vhd "
// file 42 "\c:\users\skaye\repos9\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 43 "\c:\users\skaye\repos9\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 44 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 45 "\c:\users\skaye\repos9\firmware\include\fpga\spidac.vhd "
// file 46 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 47 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 48 "\c:\users\skaye\repos9\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 49 "\c:/users/skaye/repos9/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

module CoreAPB3_Z1_layer0 (
  AMBA_SLAVE_0_PADDRS_net_0,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0
)
;
input [15:12] AMBA_SLAVE_0_PADDRS_net_0 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire [0:0] iPSELS_1;
wire GND ;
wire VCC ;
// @14:265
  CFG4 \iPSELS[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.B(iPSELS_1[0]),
	.C(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.D(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0)
);
defparam \iPSELS[0] .INIT=16'h0004;
// @14:265
  CFG2 \iPSELS_1_0[0]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.B(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.Y(iPSELS_1[0])
);
defparam \iPSELS_1_0[0] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_1_RamBusDataOut_m ;
output [31:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS ;
output [15:0] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input DMMainPorts_1_RamBusAck_i_m_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GL0_INST ;
wire LOCK ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PENABLES ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @9:216
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:0]}),
	.F_HM0_ENABLE(EvalSandbox_MSS_0_AMBA_SLAVE_0_PENABLES),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.F_HM0_WRITE(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.F_HM0_READY(DMMainPorts_1_RamBusAck_i_m_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  AMBA_SLAVE_0_PADDRS_net_0,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS,
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL0
)
;
output [13:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [31:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS ;
input [31:0] DMMainPorts_1_RamBusDataOut_m ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input DMMainPorts_1_RamBusAck_i_m_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL0 ;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire LOCK ;
wire GL0_INST ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:178
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:225
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:14], AMBA_SLAVE_0_PADDRS_net_0[13:12]}),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0)
);
// @15:409
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0({AMBA_SLAVE_0_PADDRS_net_0_Z[15:14], AMBA_SLAVE_0_PADDRS_net_0[13:0]}),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire GL1_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:18
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL1
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL1 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_167_FCO ;
wire ClkDiv_s_167_S ;
wire ClkDiv_s_167_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @37:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @37:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:58
  ARI1 ClkDiv_s_167 (
	.FCO(ClkDiv_s_167_FCO),
	.S(ClkDiv_s_167_S),
	.Y(ClkDiv_s_167_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_167.INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_167_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @37:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @37:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[4]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @37:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_Z[7]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @37:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @37:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  RamBusCE_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output RamBusCE_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire RamBusCE_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_1 (
  RamBusWrnRd_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  FCCC_C0_0_GL1
)
;
output RamBusWrnRd_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input FCCC_C0_0_GL1 ;
wire RamBusWrnRd_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_11 (
  O_RNIG19UU_S_0,
  O_RNIR9KEV_S_0,
  O_RNIE649Q_S_0,
  O_RNI1V4SL_S_0,
  O_RNI1QIQH_S_0,
  O_RNIDMD4E_S_0,
  O_RNI4JLPA_S_0,
  O_RNI5FAQ7_S_0,
  O_RNIF9C65_S_0,
  O_RNI7C4T1_S_0,
  O_RNIQKM01_Y_0,
  AMBA_SLAVE_0_PADDRS_net_0,
  RamAddress_0,
  RamAddress_13,
  RamAddress_12,
  RamAddress_11,
  RamAddress_10,
  RamAddress_9,
  RamAddress_8,
  RamAddress_7,
  RamAddress_6,
  RamAddress_4,
  RamAddress_1,
  Address_3,
  Address_1,
  Address_0,
  un16_dacsetpointwriteaddress_cry_0_cy,
  FCCC_C0_0_GL1
)
;
output O_RNIG19UU_S_0 ;
output O_RNIR9KEV_S_0 ;
output O_RNIE649Q_S_0 ;
output O_RNI1V4SL_S_0 ;
output O_RNI1QIQH_S_0 ;
output O_RNIDMD4E_S_0 ;
output O_RNI4JLPA_S_0 ;
output O_RNI5FAQ7_S_0 ;
output O_RNIF9C65_S_0 ;
output O_RNI7C4T1_S_0 ;
output O_RNIQKM01_Y_0 ;
input [13:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output RamAddress_0 ;
output RamAddress_13 ;
output RamAddress_12 ;
output RamAddress_11 ;
output RamAddress_10 ;
output RamAddress_9 ;
output RamAddress_8 ;
output RamAddress_7 ;
output RamAddress_6 ;
output RamAddress_4 ;
output RamAddress_1 ;
output Address_3 ;
output Address_1 ;
output Address_0 ;
input un16_dacsetpointwriteaddress_cry_0_cy ;
input FCCC_C0_0_GL1 ;
wire O_RNIG19UU_S_0 ;
wire O_RNIR9KEV_S_0 ;
wire O_RNIE649Q_S_0 ;
wire O_RNI1V4SL_S_0 ;
wire O_RNI1QIQH_S_0 ;
wire O_RNIDMD4E_S_0 ;
wire O_RNI4JLPA_S_0 ;
wire O_RNI5FAQ7_S_0 ;
wire O_RNIF9C65_S_0 ;
wire O_RNI7C4T1_S_0 ;
wire O_RNIQKM01_Y_0 ;
wire RamAddress_0 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_11 ;
wire RamAddress_10 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_7 ;
wire RamAddress_6 ;
wire RamAddress_4 ;
wire RamAddress_1 ;
wire Address_3 ;
wire Address_1 ;
wire Address_0 ;
wire un16_dacsetpointwriteaddress_cry_0_cy ;
wire FCCC_C0_0_GL1 ;
wire [12:12] O_RNIQKM01_S;
wire [12:12] O_RNI11RT2_S;
wire [12:12] O_RNI11RT2_Y;
wire [3:3] O_RNIF9C65_Y;
wire [3:3] O_RNIE8H82_S;
wire [4:4] O_RNI5FAQ7_Y;
wire [4:4] O_RNIM5UJ2_S;
wire [5:5] O_RNI4JLPA_Y;
wire [5:5] O_RNIV3BV2_S;
wire [6:6] O_RNIDMD4E_Y;
wire [6:6] O_RNI93OA3_S;
wire [7:7] O_RNI1QIQH_Y;
wire [7:7] O_RNIK35M3_S;
wire [8:8] O_RNI1V4SL_Y;
wire [8:8] O_RNI05I14_S;
wire [9:9] O_RNIE649Q_Y;
wire [9:9] O_RNID7VC4_S;
wire [11:11] O_RNIR9KEV_FCO;
wire [11:11] O_RNIR9KEV_Y;
wire [10:10] O_RNIG19UU_Y;
wire [10:10] O_RNI2R4L4_S;
wire [0:0] O_RNISMA61_S;
wire [0:0] O_RNISMA61_Y;
wire [1:1] O_RNI1HNH1_S;
wire [1:1] O_RNI1HNH1_Y;
wire [2:2] O_RNI7C4T1_Y;
wire [3:3] O_RNIE8H82_Y;
wire [4:4] O_RNIM5UJ2_Y;
wire [5:5] O_RNIV3BV2_Y;
wire [6:6] O_RNI93OA3_Y;
wire [7:7] O_RNIK35M3_Y;
wire [8:8] O_RNI05I14_Y;
wire [10:10] O_RNI2R4L4_FCO;
wire [10:10] O_RNI2R4L4_Y;
wire [9:9] O_RNID7VC4_Y;
wire VCC ;
wire GND ;
wire un20_dacsetpointwriteaddress_cry_0_cy ;
wire un20_dacsetpointwriteaddress_cry_0 ;
wire un20_dacsetpointwriteaddress_cry_1 ;
wire un20_dacsetpointwriteaddress_cry_2 ;
wire un20_dacsetpointwriteaddress_cry_3 ;
wire un20_dacsetpointwriteaddress_cry_4 ;
wire un20_dacsetpointwriteaddress_cry_5 ;
wire un20_dacsetpointwriteaddress_cry_6 ;
wire un20_dacsetpointwriteaddress_cry_7 ;
wire un20_dacsetpointwriteaddress_cry_8 ;
wire un16_dacsetpointwriteaddress_cry_0 ;
wire un16_dacsetpointwriteaddress_cry_1 ;
wire un16_dacsetpointwriteaddress_cry_2 ;
wire un16_dacsetpointwriteaddress_cry_3 ;
wire un16_dacsetpointwriteaddress_cry_4 ;
wire un16_dacsetpointwriteaddress_cry_5 ;
wire un16_dacsetpointwriteaddress_cry_6 ;
wire un16_dacsetpointwriteaddress_cry_7 ;
wire un16_dacsetpointwriteaddress_cry_8 ;
wire un16_dacsetpointwriteaddress_cry_9 ;
// @29:44
  SLE \O[0]  (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[13]  (
	.Q(RamAddress_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[12]  (
	.Q(RamAddress_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamAddress_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamAddress_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[9]  (
	.Q(RamAddress_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamAddress_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(RamAddress_7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamAddress_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(Address_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(RamAddress_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(Address_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[2]  (
	.Q(Address_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamAddress_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(AMBA_SLAVE_0_PADDRS_net_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:666
  ARI1 \O_RNIQKM01[12]  (
	.FCO(un20_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIQKM01_S[12]),
	.Y(O_RNIQKM01_Y_0),
	.B(RamAddress_11),
	.C(RamAddress_10),
	.D(RamAddress_13),
	.A(RamAddress_12),
	.FCI(VCC)
);
defparam \O_RNIQKM01[12] .INIT=20'h40001;
// @46:666
  ARI1 \O_RNI11RT2[12]  (
	.FCO(un20_dacsetpointwriteaddress_cry_0),
	.S(O_RNI11RT2_S[12]),
	.Y(O_RNI11RT2_Y[12]),
	.B(O_RNI7C4T1_S_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNI11RT2[12] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIF9C65[3]  (
	.FCO(un20_dacsetpointwriteaddress_cry_1),
	.S(O_RNIF9C65_S_0),
	.Y(O_RNIF9C65_Y[3]),
	.B(O_RNIE8H82_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNIF9C65[3] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI5FAQ7[4]  (
	.FCO(un20_dacsetpointwriteaddress_cry_2),
	.S(O_RNI5FAQ7_S_0),
	.Y(O_RNI5FAQ7_Y[4]),
	.B(O_RNIM5UJ2_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI5FAQ7[4] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI4JLPA[5]  (
	.FCO(un20_dacsetpointwriteaddress_cry_3),
	.S(O_RNI4JLPA_S_0),
	.Y(O_RNI4JLPA_Y[5]),
	.B(O_RNIV3BV2_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNI4JLPA[5] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIDMD4E[6]  (
	.FCO(un20_dacsetpointwriteaddress_cry_4),
	.S(O_RNIDMD4E_S_0),
	.Y(O_RNIDMD4E_Y[6]),
	.B(O_RNI93OA3_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIDMD4E[6] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI1QIQH[7]  (
	.FCO(un20_dacsetpointwriteaddress_cry_5),
	.S(O_RNI1QIQH_S_0),
	.Y(O_RNI1QIQH_Y[7]),
	.B(O_RNIK35M3_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI1QIQH[7] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI1V4SL[8]  (
	.FCO(un20_dacsetpointwriteaddress_cry_6),
	.S(O_RNI1V4SL_S_0),
	.Y(O_RNI1V4SL_Y[8]),
	.B(O_RNI05I14_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNI1V4SL[8] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIE649Q[9]  (
	.FCO(un20_dacsetpointwriteaddress_cry_7),
	.S(O_RNIE649Q_S_0),
	.Y(O_RNIE649Q_Y[9]),
	.B(O_RNID7VC4_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIE649Q[9] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIR9KEV[11]  (
	.FCO(O_RNIR9KEV_FCO[11]),
	.S(O_RNIR9KEV_S_0),
	.Y(O_RNIR9KEV_Y[11]),
	.B(RamAddress_10),
	.C(RamAddress_11),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNIR9KEV[11] .INIT=20'h49900;
// @46:666
  ARI1 \O_RNIG19UU[10]  (
	.FCO(un20_dacsetpointwriteaddress_cry_8),
	.S(O_RNIG19UU_S_0),
	.Y(O_RNIG19UU_Y[10]),
	.B(O_RNI2R4L4_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIG19UU[10] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNISMA61[0]  (
	.FCO(un16_dacsetpointwriteaddress_cry_0),
	.S(O_RNISMA61_S[0]),
	.Y(O_RNISMA61_Y[0]),
	.B(RamAddress_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNISMA61[0] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI1HNH1[1]  (
	.FCO(un16_dacsetpointwriteaddress_cry_1),
	.S(O_RNI1HNH1_S[1]),
	.Y(O_RNI1HNH1_Y[1]),
	.B(RamAddress_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI1HNH1[1] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI7C4T1[2]  (
	.FCO(un16_dacsetpointwriteaddress_cry_2),
	.S(O_RNI7C4T1_S_0),
	.Y(O_RNI7C4T1_Y[2]),
	.B(Address_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI7C4T1[2] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIE8H82[3]  (
	.FCO(un16_dacsetpointwriteaddress_cry_3),
	.S(O_RNIE8H82_S[3]),
	.Y(O_RNIE8H82_Y[3]),
	.B(Address_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIE8H82[3] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIM5UJ2[4]  (
	.FCO(un16_dacsetpointwriteaddress_cry_4),
	.S(O_RNIM5UJ2_S[4]),
	.Y(O_RNIM5UJ2_Y[4]),
	.B(RamAddress_4),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIM5UJ2[4] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIV3BV2[5]  (
	.FCO(un16_dacsetpointwriteaddress_cry_5),
	.S(O_RNIV3BV2_S[5]),
	.Y(O_RNIV3BV2_Y[5]),
	.B(Address_3),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIV3BV2[5] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI93OA3[6]  (
	.FCO(un16_dacsetpointwriteaddress_cry_6),
	.S(O_RNI93OA3_S[6]),
	.Y(O_RNI93OA3_Y[6]),
	.B(RamAddress_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNI93OA3[6] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNIK35M3[7]  (
	.FCO(un16_dacsetpointwriteaddress_cry_7),
	.S(O_RNIK35M3_S[7]),
	.Y(O_RNIK35M3_Y[7]),
	.B(RamAddress_7),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIK35M3[7] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI05I14[8]  (
	.FCO(un16_dacsetpointwriteaddress_cry_8),
	.S(O_RNI05I14_S[8]),
	.Y(O_RNI05I14_Y[8]),
	.B(RamAddress_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNI05I14[8] .INIT=20'h45500;
// @46:666
  ARI1 \O_RNI2R4L4[10]  (
	.FCO(O_RNI2R4L4_FCO[10]),
	.S(O_RNI2R4L4_S[10]),
	.Y(O_RNI2R4L4_Y[10]),
	.B(RamAddress_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNI2R4L4[10] .INIT=20'h4AA00;
// @46:666
  ARI1 \O_RNID7VC4[9]  (
	.FCO(un16_dacsetpointwriteaddress_cry_9),
	.S(O_RNID7VC4_S[9]),
	.Y(O_RNID7VC4_Y[9]),
	.B(RamAddress_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un16_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNID7VC4[9] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_11 */

module IBufP1Ports_14 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_14 */

module IBufP1Ports_24 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_25 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_25 */

module IBufP1Ports_34 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS,
  RamDataIn,
  FCCC_C0_0_GL1
)
;
input [23:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS ;
output [23:0] RamDataIn ;
input FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[23]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[22]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[21]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_34 */

module IBufP1Ports_38 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_41 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_41 */

module IBufP1Ports_42 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_42 */

module IBufP1Ports_43 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_43 */

module IBufP1Ports_44 (
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0,
  RamDataIn_0,
  FCCC_C0_0_GL1
)
;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
output RamDataIn_0 ;
input FCCC_C0_0_GL1 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0 ;
wire RamDataIn_0 ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
// @29:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_44 */

module DmDacRamFlatPorts (
  O_RNIQKM01_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNIR9KEV_S_0,
  O_RNIG19UU_S_0,
  O_RNIE649Q_S_0,
  O_RNI1V4SL_S_0,
  O_RNI1QIQH_S_0,
  O_RNIDMD4E_S_0,
  O_RNI4JLPA_S_0,
  O_RNI5FAQ7_S_0,
  O_RNIF9C65_S_0,
  DacSetpointReadAddressChannel_RNITM5P2_S_0,
  DacSetpointReadAddressChannel_RNID4QM2_S_0,
  DacSetpointReadAddressChannel_RNITHEK2_S_0,
  DacSetpointReadAddressChannel_RNIDV2I2_S_0,
  DacSetpointReadAddressChannel_RNITCNF2_S_0,
  DacSetpointReadAddressChannel_RNIR2E22_S_0,
  DacSetpointReadAddressChannel_RNIQP4L1_S_0,
  DacSetpointReadAddressChannel_RNIQHR71_S_0,
  DacSetpointReadAddressChannel_RNIRAIQ_S_0,
  DacSetpointReadAddressChannel_RNIT49D_Y_0,
  shot_i,
  RamBusWrnRd_i,
  RamBusCE_i,
  un20_dacsetpointwriteaddress_s_0,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input O_RNIQKM01_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNIR9KEV_S_0 ;
input O_RNIG19UU_S_0 ;
input O_RNIE649Q_S_0 ;
input O_RNI1V4SL_S_0 ;
input O_RNI1QIQH_S_0 ;
input O_RNIDMD4E_S_0 ;
input O_RNI4JLPA_S_0 ;
input O_RNI5FAQ7_S_0 ;
input O_RNIF9C65_S_0 ;
input DacSetpointReadAddressChannel_RNITM5P2_S_0 ;
input DacSetpointReadAddressChannel_RNID4QM2_S_0 ;
input DacSetpointReadAddressChannel_RNITHEK2_S_0 ;
input DacSetpointReadAddressChannel_RNIDV2I2_S_0 ;
input DacSetpointReadAddressChannel_RNITCNF2_S_0 ;
input DacSetpointReadAddressChannel_RNIR2E22_S_0 ;
input DacSetpointReadAddressChannel_RNIQP4L1_S_0 ;
input DacSetpointReadAddressChannel_RNIQHR71_S_0 ;
input DacSetpointReadAddressChannel_RNIRAIQ_S_0 ;
input DacSetpointReadAddressChannel_RNIT49D_Y_0 ;
input shot_i ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input un20_dacsetpointwriteaddress_s_0 ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire O_RNIQKM01_Y_0 ;
wire O_RNIR9KEV_S_0 ;
wire O_RNIG19UU_S_0 ;
wire O_RNIE649Q_S_0 ;
wire O_RNI1V4SL_S_0 ;
wire O_RNI1QIQH_S_0 ;
wire O_RNIDMD4E_S_0 ;
wire O_RNI4JLPA_S_0 ;
wire O_RNI5FAQ7_S_0 ;
wire O_RNIF9C65_S_0 ;
wire DacSetpointReadAddressChannel_RNITM5P2_S_0 ;
wire DacSetpointReadAddressChannel_RNID4QM2_S_0 ;
wire DacSetpointReadAddressChannel_RNITHEK2_S_0 ;
wire DacSetpointReadAddressChannel_RNIDV2I2_S_0 ;
wire DacSetpointReadAddressChannel_RNITCNF2_S_0 ;
wire DacSetpointReadAddressChannel_RNIR2E22_S_0 ;
wire DacSetpointReadAddressChannel_RNIQP4L1_S_0 ;
wire DacSetpointReadAddressChannel_RNIQHR71_S_0 ;
wire DacSetpointReadAddressChannel_RNIRAIQ_S_0 ;
wire DacSetpointReadAddressChannel_RNIT49D_Y_0 ;
wire shot_i ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire un20_dacsetpointwriteaddress_s_0 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_0_a2_Z ;
wire un1_writereq_2 ;
wire NC0 ;
wire NC1 ;
// @39:56
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:48
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNITM5P2_S_0, DacSetpointReadAddressChannel_RNID4QM2_S_0, DacSetpointReadAddressChannel_RNITHEK2_S_0, DacSetpointReadAddressChannel_RNIDV2I2_S_0, DacSetpointReadAddressChannel_RNITCNF2_S_0, DacSetpointReadAddressChannel_RNIR2E22_S_0, DacSetpointReadAddressChannel_RNIQP4L1_S_0, DacSetpointReadAddressChannel_RNIQHR71_S_0, DacSetpointReadAddressChannel_RNIRAIQ_S_0, DacSetpointReadAddressChannel_RNIT49D_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNIR9KEV_S_0, O_RNIG19UU_S_0, O_RNIE649Q_S_0, O_RNI1V4SL_S_0, O_RNI1QIQH_S_0, O_RNIDMD4E_S_0, O_RNI4JLPA_S_0, O_RNI5FAQ7_S_0, O_RNIF9C65_S_0, un20_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:48
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNITM5P2_S_0, DacSetpointReadAddressChannel_RNID4QM2_S_0, DacSetpointReadAddressChannel_RNITHEK2_S_0, DacSetpointReadAddressChannel_RNIDV2I2_S_0, DacSetpointReadAddressChannel_RNITCNF2_S_0, DacSetpointReadAddressChannel_RNIR2E22_S_0, DacSetpointReadAddressChannel_RNIQP4L1_S_0, DacSetpointReadAddressChannel_RNIQHR71_S_0, DacSetpointReadAddressChannel_RNIRAIQ_S_0, DacSetpointReadAddressChannel_RNIT49D_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNIR9KEV_S_0, O_RNIG19UU_S_0, O_RNIE649Q_S_0, O_RNI1V4SL_S_0, O_RNI1QIQH_S_0, O_RNIDMD4E_S_0, O_RNI4JLPA_S_0, O_RNI5FAQ7_S_0, O_RNIF9C65_S_0, un20_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_0_a2_Z, un1_writereq_0_a2_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:56
  CFG2 un1_writereq_0_a2_2 (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.Y(un1_writereq_2)
);
defparam un1_writereq_0_a2_2.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @39:48
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @39:56
  CFG3 un1_writereq_0_a2 (
	.A(un1_writereq_2),
	.B(shot_i),
	.C(O_RNIQKM01_Y_0),
	.Y(un1_writereq_0_a2_Z)
);
defparam un1_writereq_0_a2.INIT=8'h02;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14 (
  Uart1RxFifoData,
  Uart2RxFifoCount,
  Uart1RxFifoCount,
  un1_DacSetpointReadAddressDac_2_1_0,
  Uart3RxFifoCount,
  Uart0RxFifoCount,
  Uart2RxFifoData,
  Uart3RxFifoData,
  DacWriteCurrentState,
  Uart0RxFifoData,
  un1_DacSetpoints_4_0_iv,
  DacSetpoints_4_2,
  un1_DacSetpoints_2_0_iv,
  DacSetpoints_2_2,
  un1_DacSetpoints_3_0_iv,
  DacSetpoints_3_2,
  un1_DacSetpoints_1_0_iv,
  DacSetpoints_1_2,
  un1_DacSetpoints_5_0_iv,
  DacSetpoints_5_2,
  un1_DacSetpoints_0_0_iv,
  DacSetpoints_0_2,
  DacSetpointReadAddressController,
  DacSetpoints_4_0,
  DacSetpoints_4_3,
  DacSetpoints_3_0,
  DacSetpoints_3_3,
  DacSetpoints_2_0,
  DacSetpoints_2_3,
  DacSetpoints_1_0,
  DacSetpoints_1_3,
  DacSetpoints_0_0,
  DacSetpoints_0_3,
  DacSetpoints_5_0,
  DacSetpoints_5_3,
  DMMainPorts_1_RamBusDataOut_m,
  DacSetpoints_4_1,
  DacSetpoints_2_1,
  DacSetpoints_3_1,
  DacSetpoints_1_1,
  DacSetpoints_0_1,
  DacSetpoints_5_1,
  DacSetpointReadAddressDac_0,
  RamAddress_10,
  RamAddress_11,
  RamAddress_9,
  RamAddress_8,
  RamAddress_4,
  RamAddress_7,
  RamAddress_6,
  RamAddress_1,
  RamAddress_0,
  RamAddress_12,
  RamAddress_13,
  Address_3,
  Address_0,
  Address_1,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart1TxFifoData,
  Uart2ClkDivider,
  RamDataIn,
  Uart3ClkDivider,
  Uart0ClkDivider,
  Uart1ClkDivider,
  Uart0TxFifoEmpty,
  DacSetpoints_2_0_1_sqmuxa,
  DacSetpoints_2_1_1_sqmuxa,
  DacSetpoints_2_2_1_sqmuxa,
  DacSetpoints_2_3_1_sqmuxa,
  DacSetpoints_3_0_1_sqmuxa,
  DacSetpoints_3_1_1_sqmuxa,
  DacSetpoints_3_2_1_sqmuxa,
  DacSetpoints_3_3_1_sqmuxa,
  DacSetpoints_4_0_1_sqmuxa,
  DacSetpoints_4_1_1_sqmuxa,
  DacSetpoints_4_2_1_sqmuxa,
  DacSetpoints_4_3_1_sqmuxa,
  DacSetpoints_0_0_1_sqmuxa_1,
  DacSetpoints_0_1_1_sqmuxa,
  DacSetpoints_0_2_1_sqmuxa,
  DacSetpoints_0_3_1_sqmuxa,
  DacSetpoints_5_2_1_sqmuxa,
  DacSetpoints_5_1_1_sqmuxa,
  DacSetpoints_5_0_1_sqmuxa,
  DacSetpoints_5_3_1_sqmuxa,
  DacSetpoints_1_3_1_sqmuxa,
  DacSetpoints_1_2_1_sqmuxa,
  DacSetpoints_1_1_1_sqmuxa,
  DacSetpoints_1_0_1_sqmuxa,
  un1_MasterReset_3,
  Uart1RxFifoFull,
  Uart2RxFifoFull,
  Uart2TxFifoEmpty,
  Uart1RxFifoEmpty,
  Uart1TxFifoFull,
  Uart2TxFifoFull,
  DMMainPorts_1_RamBusAck_i_m_i,
  N_1722,
  Uart3TxFifoEmpty,
  Uart0TxFifoFull,
  Uart3TxFifoFull,
  Uart3RxFifoEmpty,
  Uart0RxFifoEmpty,
  Uart3RxFifoFull,
  Uart0RxFifoFull,
  N_148,
  un1_MasterReset_inv_1z,
  un4_dacsetpoints_i,
  un1_MasterReset_1_1_1z,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  CO0_1,
  Uart1TxFifoEmpty,
  Uart2RxFifoEmpty,
  shot_i,
  un16_dacsetpointwriteaddress_cry_0_cy,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  MasterReset_i,
  ReadReq,
  WriteReq,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3FifoReset_i_data_i
)
;
input [7:0] Uart1RxFifoData ;
input [9:0] Uart2RxFifoCount ;
input [9:0] Uart1RxFifoCount ;
output un1_DacSetpointReadAddressDac_2_1_0 ;
input [9:0] Uart3RxFifoCount ;
input [9:0] Uart0RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input [7:0] Uart3RxFifoData ;
input [6:0] DacWriteCurrentState ;
input [7:0] Uart0RxFifoData ;
output [23:0] un1_DacSetpoints_4_0_iv ;
input [23:0] DacSetpoints_4_2 ;
output [23:0] un1_DacSetpoints_2_0_iv ;
input [23:0] DacSetpoints_2_2 ;
output [23:0] un1_DacSetpoints_3_0_iv ;
input [23:0] DacSetpoints_3_2 ;
output [23:0] un1_DacSetpoints_1_0_iv ;
input [23:0] DacSetpoints_1_2 ;
output [23:0] un1_DacSetpoints_5_0_iv ;
input [23:0] DacSetpoints_5_2 ;
output [23:0] un1_DacSetpoints_0_0_iv ;
input [23:0] DacSetpoints_0_2 ;
input [2:0] DacSetpointReadAddressController ;
input [23:0] DacSetpoints_4_0 ;
input [23:0] DacSetpoints_4_3 ;
input [23:0] DacSetpoints_3_0 ;
input [23:0] DacSetpoints_3_3 ;
input [23:0] DacSetpoints_2_0 ;
input [23:0] DacSetpoints_2_3 ;
input [23:0] DacSetpoints_1_0 ;
input [23:0] DacSetpoints_1_3 ;
input [23:0] DacSetpoints_0_0 ;
input [23:0] DacSetpoints_0_3 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_5_3 ;
output [31:0] DMMainPorts_1_RamBusDataOut_m ;
input [23:0] DacSetpoints_4_1 ;
input [23:0] DacSetpoints_2_1 ;
input [23:0] DacSetpoints_3_1 ;
input [23:0] DacSetpoints_1_1 ;
input [23:0] DacSetpoints_0_1 ;
input [23:0] DacSetpoints_5_1 ;
input DacSetpointReadAddressDac_0 ;
input RamAddress_10 ;
input RamAddress_11 ;
input RamAddress_9 ;
input RamAddress_8 ;
input RamAddress_4 ;
input RamAddress_7 ;
input RamAddress_6 ;
input RamAddress_1 ;
input RamAddress_0 ;
input RamAddress_12 ;
input RamAddress_13 ;
input Address_3 ;
input Address_0 ;
input Address_1 ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart2ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] Uart3ClkDivider ;
output [7:0] Uart0ClkDivider ;
output [7:0] Uart1ClkDivider ;
input Uart0TxFifoEmpty ;
output DacSetpoints_2_0_1_sqmuxa ;
output DacSetpoints_2_1_1_sqmuxa ;
output DacSetpoints_2_2_1_sqmuxa ;
output DacSetpoints_2_3_1_sqmuxa ;
output DacSetpoints_3_0_1_sqmuxa ;
output DacSetpoints_3_1_1_sqmuxa ;
output DacSetpoints_3_2_1_sqmuxa ;
output DacSetpoints_3_3_1_sqmuxa ;
output DacSetpoints_4_0_1_sqmuxa ;
output DacSetpoints_4_1_1_sqmuxa ;
output DacSetpoints_4_2_1_sqmuxa ;
output DacSetpoints_4_3_1_sqmuxa ;
output DacSetpoints_0_0_1_sqmuxa_1 ;
output DacSetpoints_0_1_1_sqmuxa ;
output DacSetpoints_0_2_1_sqmuxa ;
output DacSetpoints_0_3_1_sqmuxa ;
output DacSetpoints_5_2_1_sqmuxa ;
output DacSetpoints_5_1_1_sqmuxa ;
output DacSetpoints_5_0_1_sqmuxa ;
output DacSetpoints_5_3_1_sqmuxa ;
output DacSetpoints_1_3_1_sqmuxa ;
output DacSetpoints_1_2_1_sqmuxa ;
output DacSetpoints_1_1_1_sqmuxa ;
output DacSetpoints_1_0_1_sqmuxa ;
output un1_MasterReset_3 ;
input Uart1RxFifoFull ;
input Uart2RxFifoFull ;
input Uart2TxFifoEmpty ;
input Uart1RxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart2TxFifoFull ;
output DMMainPorts_1_RamBusAck_i_m_i ;
output N_1722 ;
input Uart3TxFifoEmpty ;
input Uart0TxFifoFull ;
input Uart3TxFifoFull ;
input Uart3RxFifoEmpty ;
input Uart0RxFifoEmpty ;
input Uart3RxFifoFull ;
input Uart0RxFifoFull ;
output N_148 ;
output un1_MasterReset_inv_1z ;
output un4_dacsetpoints_i ;
output un1_MasterReset_1_1_1z ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input CO0_1 ;
input Uart1TxFifoEmpty ;
input Uart2RxFifoEmpty ;
input shot_i ;
output un16_dacsetpointwriteaddress_cry_0_cy ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
input MasterReset_i ;
input ReadReq ;
input WriteReq ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
wire un1_DacSetpointReadAddressDac_2_1_0 ;
wire DacSetpointReadAddressDac_0 ;
wire RamAddress_10 ;
wire RamAddress_11 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_4 ;
wire RamAddress_7 ;
wire RamAddress_6 ;
wire RamAddress_1 ;
wire RamAddress_0 ;
wire RamAddress_12 ;
wire RamAddress_13 ;
wire Address_3 ;
wire Address_0 ;
wire Address_1 ;
wire Uart0TxFifoEmpty ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire un1_MasterReset_3 ;
wire Uart1RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart2TxFifoFull ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire N_1722 ;
wire Uart3TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart0RxFifoFull ;
wire N_148 ;
wire un1_MasterReset_inv_1z ;
wire un4_dacsetpoints_i ;
wire un1_MasterReset_1_1_1z ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire CO0_1 ;
wire Uart1TxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire shot_i ;
wire un16_dacsetpointwriteaddress_cry_0_cy ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire MasterReset_i ;
wire ReadReq ;
wire WriteReq ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [27:0] un1_serialnumber_1_iv_0_Z;
wire [31:9] un1_serialnumber;
wire [30:4] un1_serialnumber_0_iv_0_Z;
wire [3:1] un1_serialnumber_1_iv_i_Z;
wire [4:4] un3_dacsetpointwriteaddress_1_SUM_a0_0;
wire [27:5] un1_serialnumber_1_iv_0_2_Z;
wire [15:15] un1_serialnumber_1_iv_0_o2_0_0_Z;
wire [25:1] un1_serialnumber_1_iv_0_3_Z;
wire [9:9] un1_serialnumber_0_iv_0_1_0_Z;
wire [7:0] un1_serialnumber_1_iv_0_6_Z;
wire [0:0] un1_serialnumber_1_iv_0_8_1_Z;
wire [1:0] un1_serialnumber_1_iv_0_8_Z;
wire [7:7] un1_serialnumber_1_iv_0_1_1_Z;
wire [7:2] un1_serialnumber_1_iv_0_5_Z;
wire [7:7] un1_serialnumber_1_iv_0_6_1_Z;
wire [2:2] un1_serialnumber_1_iv_0_5_1_Z;
wire [28:0] un1_serialnumber_1_iv_0_0_Z;
wire [27:1] un1_serialnumber_1_iv_0_1_Z;
wire [3:1] un1_serialnumber_1_iv_0_7_Z;
wire [16:11] un1_serialnumber_1_iv_0_o2_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_a2_3_0_Z;
wire [23:0] DacSetpoints_5_1_m;
wire [23:0] DacSetpoints_0_1_m;
wire [23:0] DacSetpoints_4_1_m;
wire [23:0] DacSetpoints_1_1_m;
wire [23:0] DacSetpoints_3_1_m;
wire [23:0] DacSetpoints_2_1_m;
wire [23:0] un1_DacSetpoints_4_0_iv_0_Z;
wire [23:0] un1_DacSetpoints_1_0_iv_0_Z;
wire [23:0] un1_DacSetpoints_5_0_iv_0_Z;
wire [23:0] un1_DacSetpoints_3_0_iv_0_Z;
wire [23:0] un1_DacSetpoints_0_0_iv_0_Z;
wire [23:0] un1_DacSetpoints_2_0_iv_0_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_0_Z;
wire [14:14] un1_serialnumber_0_iv_0_o2_0_0_Z;
wire [24:4] un1_serialnumber_0_iv_0_1_Z;
wire [20:4] un1_serialnumber_0_iv_0_0_Z;
wire [17:8] un1_serialnumber_0_iv_0_2_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_3_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_2_Z;
wire [22:22] un1_serialnumber_0_iv_0_o2_1_Z;
wire [22:9] un1_serialnumber_0_iv_0_o2_0_Z;
wire [10:10] un1_serialnumber_1_iv_0_o2_1_Z;
wire [1:0] un1_serialnumber_1_iv_0_4_Z;
wire [4:4] un1_serialnumber_0_iv_0_4_Z;
wire Uart3FifoReset_i_arst ;
wire N_186_i ;
wire Uart1FifoReset_i_arst ;
wire N_188_i ;
wire Uart2FifoReset_i_arst ;
wire N_187_i ;
wire Uart0FifoReset_i_arst ;
wire N_189_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire GND ;
wire LastReadReq_Z ;
wire Uart0FifoReset_Z ;
wire N_92_i ;
wire Uart1FifoReset_Z ;
wire N_90_i ;
wire Uart2FifoReset_Z ;
wire N_88_i ;
wire Uart3FifoReset_Z ;
wire N_86_i ;
wire WriteUart0_5_iv_i_Z ;
wire N_83_i ;
wire N_81_i ;
wire N_79_i ;
wire Uart0ClkDivider_i_1_sqmuxa ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa ;
wire PowernEnHV_i_Z ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire RegisterSpaceReadAck ;
wire ReadAck_4 ;
wire RegisterSpaceWriteAck ;
wire N_77_i ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire N_156 ;
wire un1_serialnumber_1_iv_i ;
wire Uart2TxFifoData_1_sqmuxa ;
wire Uart0TxFifoData_0_sqmuxa ;
wire Uart1TxFifoData_1_sqmuxa ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ_S ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ_Y ;
wire N_380 ;
wire un8_readreq_10 ;
wire N_2714 ;
wire HVDis2_i_1_sqmuxa_0_a2_1 ;
wire N_251 ;
wire N_167 ;
wire N_2715 ;
wire N_375 ;
wire N_373 ;
wire N_451 ;
wire Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z ;
wire N_452 ;
wire N_274 ;
wire N_272 ;
wire N_385 ;
wire N_324 ;
wire N_392 ;
wire un1_address_12_Z ;
wire N_296 ;
wire N_386 ;
wire N_140 ;
wire N_218 ;
wire N_135 ;
wire N_220 ;
wire N_230 ;
wire N_378 ;
wire N_390 ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z ;
wire N_371 ;
wire LastWriteReq_1_sqmuxa ;
wire N_226 ;
wire N_227 ;
wire N_231 ;
wire LastReadReq_1_sqmuxa_Z ;
wire N_161 ;
wire WriteUart3_1_sqmuxa_0_a2_1_Z ;
wire ReadUart3_1_sqmuxa_0_a2_1_Z ;
wire Uart0TxFifoData_0_sqmuxa_0_a2_0_1_Z ;
wire Uart1TxFifoData_1_sqmuxa_0_a2_0_1_Z ;
wire Uart3FifoReset_1_sqmuxa_0_a2_0_Z ;
wire Uart2FifoReset_1_sqmuxa_0_a2_2_Z ;
wire Uart2FifoReset_1_sqmuxa_0_a2_1_Z ;
wire Uart0FifoReset_1_sqmuxa_0_a2_0_0_Z ;
wire Uart1FifoReset_1_sqmuxa_0_a2_3_Z ;
wire Uart1FifoReset_1_sqmuxa_0_a2_2_Z ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_3_Z ;
wire Uart2FifoReset_1_sqmuxa_0_a2_0_2 ;
wire N_369 ;
wire HVDis2_i_0_sqmuxa ;
wire N_238 ;
wire N_229 ;
wire N_216 ;
wire ReadUart3_1_sqmuxa ;
wire ReadUart0_1_sqmuxa ;
wire ReadUart1_1_sqmuxa ;
wire ReadUart2_1_sqmuxa ;
wire N_257 ;
wire N_119 ;
wire Uart0FifoReset_1_sqmuxa_0_a2_1_Z ;
wire N_289 ;
wire N_286 ;
wire N_284 ;
wire N_283 ;
wire N_278 ;
wire N_2735 ;
wire N_234 ;
wire N_223 ;
wire N_2709 ;
wire N_2708 ;
wire N_181 ;
wire N_204 ;
wire N_2716 ;
wire N_213 ;
wire N_215 ;
wire N_293 ;
wire N_294 ;
wire N_297 ;
wire N_310 ;
wire N_315 ;
wire N_316 ;
wire N_317 ;
wire N_330 ;
wire N_395 ;
wire N_133 ;
wire N_2741 ;
wire N_253 ;
wire N_2725 ;
wire N_202 ;
wire N_420 ;
wire N_2739 ;
wire N_246 ;
wire N_2745 ;
wire N_300 ;
wire N_262 ;
wire N_366 ;
wire N_397 ;
wire N_2729 ;
wire N_301 ;
wire N_364 ;
wire Uart0FifoReset_1_sqmuxa ;
wire Uart1FifoReset_1_sqmuxa ;
wire Uart2FifoReset_1_sqmuxa ;
wire Uart3FifoReset_1_sqmuxa ;
wire WriteUart0_0_sqmuxa ;
wire WriteUart1_1_sqmuxa ;
wire WriteUart2_1_sqmuxa ;
wire WriteUart3_1_sqmuxa ;
wire Uart3FifoReset_1_sqmuxa_0_a2_2_Z ;
wire N_149 ;
wire N_2722 ;
wire un1_rst_1_i_a2_0_0_Z ;
wire N_170 ;
wire N_166 ;
wire N_174 ;
wire N_176 ;
wire N_2703 ;
wire N_160 ;
wire N_418 ;
wire N_417 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181_0 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_RNIT71C_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_186_i)
);
  CLKINT Uart1FifoReset_RNIRLOH_0 (
	.Y(Uart1FifoReset_i_arst),
	.A(N_188_i)
);
  CLKINT Uart2FifoReset_RNISUSM_0 (
	.Y(Uart2FifoReset_i_arst),
	.A(N_187_i)
);
  CLKINT Uart0FifoReset_RNIQCKC_0 (
	.Y(Uart0FifoReset_i_arst),
	.A(N_189_i)
);
  CFG1 Uart3FifoReset_RNIT71C_1 (
	.A(N_186_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIT71C_1.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_1 (
	.A(N_187_i),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_RNISUSM_1.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_1 (
	.A(N_188_i),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_RNIRLOH_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_1 (
	.A(N_189_i),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_RNIQCKC_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_2 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_RNIQCKC_2.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_2 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_RNIRLOH_2.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_2 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_RNISUSM_2.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIT71C_2.INIT=2'h1;
// @44:288
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_92_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_90_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_88_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_86_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0_5_iv_i_Z),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_83_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_81_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_79_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_77_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[10]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[9]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[8]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[7]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[6]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[5]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[4]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_i_Z[3]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_i_Z[2]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_i_Z[1]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[0]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[25]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[24]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[23]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[22]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[21]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[20]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[19]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_i),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[17]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[16]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[15]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[14]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[13]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[12]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[11]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[31]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_0_iv_0_Z[30]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[29]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[28]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber_1_iv_0_Z[27]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_serialnumber[26]),
	.EN(N_156),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @44:288
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:666
  ARI1 Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ (
	.FCO(un16_dacsetpointwriteaddress_cry_0_cy),
	.S(Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ_S),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ_Y),
	.B(RamAddress_10),
	.C(RamAddress_11),
	.D(un3_dacsetpointwriteaddress_1_SUM_a0_0[4]),
	.A(VCC),
	.FCI(VCC)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_0_RNIOTTQ.INIT=20'h41000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[25]  (
	.A(N_380),
	.B(Uart2RxFifoCount[7]),
	.C(un1_serialnumber_1_iv_0_2_Z[25]),
	.D(un1_serialnumber_1_iv_0_o2_0_0_Z[15]),
	.Y(un1_serialnumber_1_iv_0_3_Z[25])
);
defparam \un1_serialnumber_1_iv_0_3[25] .INIT=16'hFFF8;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2_2 (
	.A(RamAddress_9),
	.B(RamAddress_8),
	.C(RamAddress_10),
	.D(RamAddress_11),
	.Y(un8_readreq_10)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_2.INIT=16'h0001;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2[9]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(RamAddress_7),
	.D(Address_0),
	.Y(N_2714)
);
defparam \un1_serialnumber_0_iv_0_a2[9] .INIT=16'h0001;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_0_a2 (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(HVDis2_i_1_sqmuxa_0_a2_1),
	.D(WriteReq),
	.Y(HVDis2_i_1_sqmuxa)
);
defparam HVDis2_i_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:520
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2 (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(N_251),
	.D(WriteReq),
	.Y(Uart1TxFifoData_1_sqmuxa)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[9]  (
	.A(un1_serialnumber_0_iv_0_1_0_Z[9]),
	.B(N_167),
	.C(N_2715),
	.D(N_2714),
	.Y(un1_serialnumber[9])
);
defparam \un1_serialnumber_0_iv_0[9] .INIT=16'hFFFD;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_1_0[9]  (
	.A(DMMainPorts_1_RamBusDataOut[9]),
	.B(Uart1ClkDivider[1]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_0_iv_0_1_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0_1_0[9] .INIT=16'h135F;
// @44:213
  CFG4 Uart0ClkDivider_i_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(N_373),
	.C(N_451),
	.D(Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2.INIT=16'h0080;
// @44:213
  CFG3 Uart0ClkDivider_i_1_sqmuxa_0_a2_1 (
	.A(un8_readreq_10),
	.B(N_452),
	.C(RamAddress_6),
	.Y(Uart0ClkDivider_i_1_sqmuxa_0_a2_1_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_1.INIT=8'h7F;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_8[0]  (
	.A(N_274),
	.B(N_272),
	.C(un1_serialnumber_1_iv_0_6_Z[0]),
	.D(un1_serialnumber_1_iv_0_8_1_Z[0]),
	.Y(un1_serialnumber_1_iv_0_8_Z[0])
);
defparam \un1_serialnumber_1_iv_0_8[0] .INIT=16'hFEFF;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_8_1[0]  (
	.A(N_385),
	.B(Uart2RxFifoEmpty),
	.C(Uart2RxFifoData[0]),
	.D(N_380),
	.Y(un1_serialnumber_1_iv_0_8_1_Z[0])
);
defparam \un1_serialnumber_1_iv_0_8_1[0] .INIT=16'h135F;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_6[7]  (
	.A(un1_serialnumber_1_iv_0_1_1_Z[7]),
	.B(un1_serialnumber_1_iv_0_5_Z[7]),
	.C(un1_serialnumber_1_iv_0_6_1_Z[7]),
	.D(N_324),
	.Y(un1_serialnumber_1_iv_0_6_Z[7])
);
defparam \un1_serialnumber_1_iv_0_6[7] .INIT=16'hFFFD;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_6_1[7]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.D(N_392),
	.Y(un1_serialnumber_1_iv_0_6_1_Z[7])
);
defparam \un1_serialnumber_1_iv_0_6_1[7] .INIT=16'h5C00;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_5[2]  (
	.A(un1_address_12_Z),
	.B(Uart1TxFifoEmpty),
	.C(un1_serialnumber_1_iv_0_5_1_Z[2]),
	.D(N_296),
	.Y(un1_serialnumber_1_iv_0_5_Z[2])
);
defparam \un1_serialnumber_1_iv_0_5[2] .INIT=16'hFFF2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_5_1[2]  (
	.A(N_386),
	.B(N_385),
	.C(Uart3RxFifoData[2]),
	.D(Uart2RxFifoData[2]),
	.Y(un1_serialnumber_1_iv_0_5_1_Z[2])
);
defparam \un1_serialnumber_1_iv_0_5_1[2] .INIT=16'h0ACE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_1_1[7]  (
	.A(N_386),
	.B(N_385),
	.C(Uart3RxFifoData[7]),
	.D(Uart2RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_0_1_1_Z[7])
);
defparam \un1_serialnumber_1_iv_0_1_1[7] .INIT=16'h135F;
// @44:288
  CFG4 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_0_0_Z[1]),
	.B(un1_serialnumber_1_iv_0_1_Z[1]),
	.C(un1_serialnumber_1_iv_0_7_Z[1]),
	.D(un1_serialnumber_1_iv_0_8_Z[1]),
	.Y(un1_serialnumber_1_iv_i_Z[1])
);
defparam \DataOut_RNO[1] .INIT=16'h0001;
// @44:288
  CFG4 un1_rst_1_i_a2 (
	.A(LastReadReq_Z),
	.B(shot_i),
	.C(ReadReq),
	.D(N_140),
	.Y(N_156)
);
defparam un1_rst_1_i_a2.INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_7[3]  (
	.A(Uart0ClkDivider[3]),
	.B(N_373),
	.C(N_218),
	.D(N_135),
	.Y(un1_serialnumber_1_iv_0_7_Z[3])
);
defparam \un1_serialnumber_1_iv_0_7[3] .INIT=16'hFFF4;
// @44:288
  CFG4 un1_rst_1_i_a2_1 (
	.A(RamAddress_7),
	.B(N_220),
	.C(RamAddress_6),
	.D(Address_3),
	.Y(N_230)
);
defparam un1_rst_1_i_a2_1.INIT=16'h4000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2_0[13]  (
	.A(Uart1RxFifoCount[5]),
	.B(Uart0RxFifoCount[5]),
	.C(un1_address_12_Z),
	.D(N_378),
	.Y(un1_serialnumber_1_iv_0_o2_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0_o2_0[13] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[23]  (
	.A(Uart3RxFifoCount[5]),
	.B(Uart2ClkDivider[7]),
	.C(N_390),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_0_Z[23])
);
defparam \un1_serialnumber_1_iv_0_0[23] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[6]  (
	.A(N_386),
	.B(N_385),
	.C(Uart3RxFifoData[6]),
	.D(Uart2RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_0_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0_0[6] .INIT=16'hECA0;
// @44:213
  CFG4 WriteUart3_1_sqmuxa_0_a2_1 (
	.A(RamAddress_1),
	.B(RamAddress_0),
	.C(un3_dacsetpointwriteaddress_1_SUM_a0_0[4]),
	.D(un8_readreq_10),
	.Y(N_220)
);
defparam WriteUart3_1_sqmuxa_0_a2_1.INIT=16'h1000;
// @44:213
  CFG2 Uart2FifoReset_1_sqmuxa_0_a2_0_1 (
	.A(RamAddress_8),
	.B(RamAddress_9),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_1.INIT=4'h1;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_0_a2_3_0[18]  (
	.A(RamAddress_4),
	.B(Uart1RxFifoCount[0]),
	.Y(un1_serialnumber_1_iv_1_0_a2_3_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_a2_3_0[18] .INIT=4'h2;
// @44:213
  CFG2 Uart2FifoReset_1_sqmuxa_0_a2_0_0 (
	.A(RamAddress_12),
	.B(RamAddress_13),
	.Y(un3_dacsetpointwriteaddress_1_SUM_a0_0[4])
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_0.INIT=4'h1;
// @44:288
  CFG2 \un1_serialnumber_0_iv_0_a2_3_0[14]  (
	.A(RamAddress_4),
	.B(Address_3),
	.Y(N_371)
);
defparam \un1_serialnumber_0_iv_0_a2_3_0[14] .INIT=4'h4;
// @44:212
  CFG2 ReadUart3_1_sqmuxa_0_a2_1 (
	.A(Address_1),
	.B(RamAddress_7),
	.Y(N_390)
);
defparam ReadUart3_1_sqmuxa_0_a2_1.INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_0_a3_0[18]  (
	.A(RamAddress_7),
	.B(RamAddress_4),
	.Y(N_386)
);
defparam \un1_serialnumber_1_iv_1_0_a3_0[18] .INIT=4'h8;
// @44:624
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @46:1323
  CFG2 DacSetpoints_2_1_1_sqmuxa_0_a2_0 (
	.A(CO0_1),
	.B(DacSetpointReadAddressDac_0),
	.Y(N_226)
);
defparam DacSetpoints_2_1_1_sqmuxa_0_a2_0.INIT=4'h2;
// @46:1323
  CFG2 DacSetpoints_2_2_1_sqmuxa_0_a2_0 (
	.A(CO0_1),
	.B(DacSetpointReadAddressDac_0),
	.Y(N_227)
);
defparam DacSetpoints_2_2_1_sqmuxa_0_a2_0.INIT=4'h4;
// @46:1323
  CFG2 DacSetpoints_2_0_1_sqmuxa_0_a2_0 (
	.A(CO0_1),
	.B(DacSetpointReadAddressDac_0),
	.Y(N_231)
);
defparam DacSetpoints_2_0_1_sqmuxa_0_a2_0.INIT=4'h1;
// @44:317
  CFG2 un1_address_inv_1_0_a2 (
	.A(RamAddress_4),
	.B(Address_3),
	.Y(N_392)
);
defparam un1_address_inv_1_0_a2.INIT=4'h1;
// @44:504
  CFG2 LastReadReq_1_sqmuxa (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa_Z)
);
defparam LastReadReq_1_sqmuxa.INIT=4'h1;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[3]),
	.Y(DacSetpoints_5_1_m[3])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[22]),
	.Y(DacSetpoints_0_1_m[22])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[0]),
	.Y(DacSetpoints_5_1_m[0])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[0] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[23]),
	.Y(DacSetpoints_0_1_m[23])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[6]),
	.Y(DacSetpoints_5_1_m[6])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[19]),
	.Y(DacSetpoints_0_1_m[19])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[1]),
	.Y(DacSetpoints_5_1_m[1])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[20]),
	.Y(DacSetpoints_0_1_m[20])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[2]),
	.Y(DacSetpoints_5_1_m[2])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[2] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[21]),
	.Y(DacSetpoints_0_1_m[21])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[9]),
	.Y(DacSetpoints_5_1_m[9])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[16]),
	.Y(DacSetpoints_0_1_m[16])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[4]),
	.Y(DacSetpoints_5_1_m[4])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[17]),
	.Y(DacSetpoints_0_1_m[17])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[5]),
	.Y(DacSetpoints_5_1_m[5])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[18]),
	.Y(DacSetpoints_0_1_m[18])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[12]),
	.Y(DacSetpoints_5_1_m[12])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[13]),
	.Y(DacSetpoints_0_1_m[13])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[7]),
	.Y(DacSetpoints_5_1_m[7])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[14]),
	.Y(DacSetpoints_0_1_m[14])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[8]),
	.Y(DacSetpoints_5_1_m[8])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[15]),
	.Y(DacSetpoints_0_1_m[15])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[15]),
	.Y(DacSetpoints_5_1_m[15])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[10]),
	.Y(DacSetpoints_0_1_m[10])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[10]),
	.Y(DacSetpoints_5_1_m[10])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[11]),
	.Y(DacSetpoints_0_1_m[11])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[11]),
	.Y(DacSetpoints_5_1_m[11])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[12]),
	.Y(DacSetpoints_0_1_m[12])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[18]),
	.Y(DacSetpoints_5_1_m[18])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[7]),
	.Y(DacSetpoints_0_1_m[7])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[13]),
	.Y(DacSetpoints_5_1_m[13])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[8]),
	.Y(DacSetpoints_0_1_m[8])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[14]),
	.Y(DacSetpoints_5_1_m[14])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[9]),
	.Y(DacSetpoints_0_1_m[9])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[21]),
	.Y(DacSetpoints_5_1_m[21])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[4]),
	.Y(DacSetpoints_0_1_m[4])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[16]),
	.Y(DacSetpoints_5_1_m[16])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[5]),
	.Y(DacSetpoints_0_1_m[5])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[17]),
	.Y(DacSetpoints_5_1_m[17])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[6]),
	.Y(DacSetpoints_0_1_m[6])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[23]),
	.Y(DacSetpoints_5_1_m[23])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[1]),
	.Y(DacSetpoints_0_1_m[1])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[19]),
	.Y(DacSetpoints_5_1_m[19])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[2]),
	.Y(DacSetpoints_0_1_m[2])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[2] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[20]),
	.Y(DacSetpoints_5_1_m[20])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[3]),
	.Y(DacSetpoints_0_1_m[3])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[1]),
	.Y(DacSetpoints_4_1_m[1])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[22]),
	.Y(DacSetpoints_1_1_m[22])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[3]),
	.Y(DacSetpoints_4_1_m[3])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[23]),
	.Y(DacSetpoints_1_1_m[23])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_5_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_5_1[22]),
	.Y(DacSetpoints_5_1_m[22])
);
defparam \un1_DacSetpoints_5_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_0_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_0_1[0]),
	.Y(DacSetpoints_0_1_m[0])
);
defparam \un1_DacSetpoints_0_0_iv_RNO[0] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[4]),
	.Y(DacSetpoints_4_1_m[4])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[19]),
	.Y(DacSetpoints_1_1_m[19])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[5]),
	.Y(DacSetpoints_4_1_m[5])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[20]),
	.Y(DacSetpoints_1_1_m[20])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[6]),
	.Y(DacSetpoints_4_1_m[6])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[21]),
	.Y(DacSetpoints_1_1_m[21])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[7]),
	.Y(DacSetpoints_4_1_m[7])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[16]),
	.Y(DacSetpoints_1_1_m[16])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[8]),
	.Y(DacSetpoints_4_1_m[8])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[17]),
	.Y(DacSetpoints_1_1_m[17])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[9]),
	.Y(DacSetpoints_4_1_m[9])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[18]),
	.Y(DacSetpoints_1_1_m[18])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[10]),
	.Y(DacSetpoints_4_1_m[10])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[13]),
	.Y(DacSetpoints_1_1_m[13])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[11]),
	.Y(DacSetpoints_4_1_m[11])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[14]),
	.Y(DacSetpoints_1_1_m[14])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[12]),
	.Y(DacSetpoints_4_1_m[12])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[15]),
	.Y(DacSetpoints_1_1_m[15])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[13]),
	.Y(DacSetpoints_4_1_m[13])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[10]),
	.Y(DacSetpoints_1_1_m[10])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[14]),
	.Y(DacSetpoints_4_1_m[14])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[11]),
	.Y(DacSetpoints_1_1_m[11])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[15]),
	.Y(DacSetpoints_4_1_m[15])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[12]),
	.Y(DacSetpoints_1_1_m[12])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[16]),
	.Y(DacSetpoints_4_1_m[16])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[7]),
	.Y(DacSetpoints_1_1_m[7])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[17]),
	.Y(DacSetpoints_4_1_m[17])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[8]),
	.Y(DacSetpoints_1_1_m[8])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[18]),
	.Y(DacSetpoints_4_1_m[18])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[9]),
	.Y(DacSetpoints_1_1_m[9])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[19]),
	.Y(DacSetpoints_4_1_m[19])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[4]),
	.Y(DacSetpoints_1_1_m[4])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[20]),
	.Y(DacSetpoints_4_1_m[20])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[5]),
	.Y(DacSetpoints_1_1_m[5])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[21]),
	.Y(DacSetpoints_4_1_m[21])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[6]),
	.Y(DacSetpoints_1_1_m[6])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[22]),
	.Y(DacSetpoints_4_1_m[22])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[1]),
	.Y(DacSetpoints_1_1_m[1])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[23]),
	.Y(DacSetpoints_4_1_m[23])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[2]),
	.Y(DacSetpoints_1_1_m[2])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[2] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[0]),
	.Y(DacSetpoints_3_1_m[0])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[0] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[3]),
	.Y(DacSetpoints_1_1_m[3])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[1]),
	.Y(DacSetpoints_3_1_m[1])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[22]),
	.Y(DacSetpoints_2_1_m[22])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[2]),
	.Y(DacSetpoints_3_1_m[2])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[2] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[23]),
	.Y(DacSetpoints_2_1_m[23])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[3]),
	.Y(DacSetpoints_3_1_m[3])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_1_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_1_1[0]),
	.Y(DacSetpoints_1_1_m[0])
);
defparam \un1_DacSetpoints_1_0_iv_RNO[0] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[4]),
	.Y(DacSetpoints_3_1_m[4])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[19]),
	.Y(DacSetpoints_2_1_m[19])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[5]),
	.Y(DacSetpoints_3_1_m[5])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[20]),
	.Y(DacSetpoints_2_1_m[20])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[6]),
	.Y(DacSetpoints_3_1_m[6])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[21]),
	.Y(DacSetpoints_2_1_m[21])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[7]),
	.Y(DacSetpoints_3_1_m[7])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[16]),
	.Y(DacSetpoints_2_1_m[16])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[8]),
	.Y(DacSetpoints_3_1_m[8])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[17]),
	.Y(DacSetpoints_2_1_m[17])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[9]),
	.Y(DacSetpoints_3_1_m[9])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[18]),
	.Y(DacSetpoints_2_1_m[18])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[10]),
	.Y(DacSetpoints_3_1_m[10])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[13]),
	.Y(DacSetpoints_2_1_m[13])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[11]),
	.Y(DacSetpoints_3_1_m[11])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[14]),
	.Y(DacSetpoints_2_1_m[14])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[12]),
	.Y(DacSetpoints_3_1_m[12])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[15]),
	.Y(DacSetpoints_2_1_m[15])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[13]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[13]),
	.Y(DacSetpoints_3_1_m[13])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[13] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[10]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[10]),
	.Y(DacSetpoints_2_1_m[10])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[10] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[14]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[14]),
	.Y(DacSetpoints_3_1_m[14])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[14] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[11]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[11]),
	.Y(DacSetpoints_2_1_m[11])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[11] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[15]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[15]),
	.Y(DacSetpoints_3_1_m[15])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[15] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[12]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[12]),
	.Y(DacSetpoints_2_1_m[12])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[12] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[16]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[16]),
	.Y(DacSetpoints_3_1_m[16])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[16] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[7]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[7]),
	.Y(DacSetpoints_2_1_m[7])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[7] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[17]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[17]),
	.Y(DacSetpoints_3_1_m[17])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[17] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[8]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[8]),
	.Y(DacSetpoints_2_1_m[8])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[8] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[18]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[18]),
	.Y(DacSetpoints_3_1_m[18])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[18] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[9]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[9]),
	.Y(DacSetpoints_2_1_m[9])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[9] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[19]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[19]),
	.Y(DacSetpoints_3_1_m[19])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[19] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[4]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[4]),
	.Y(DacSetpoints_2_1_m[4])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[4] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[20]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[20]),
	.Y(DacSetpoints_3_1_m[20])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[20] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[5]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[5]),
	.Y(DacSetpoints_2_1_m[5])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[5] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[21]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[21]),
	.Y(DacSetpoints_3_1_m[21])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[21] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[6]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[6]),
	.Y(DacSetpoints_2_1_m[6])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[6] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[22]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[22]),
	.Y(DacSetpoints_3_1_m[22])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[22] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[1]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[1]),
	.Y(DacSetpoints_2_1_m[1])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[1] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_3_0_iv_RNO[23]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_3_1[23]),
	.Y(DacSetpoints_3_1_m[23])
);
defparam \un1_DacSetpoints_3_0_iv_RNO[23] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[2]),
	.Y(DacSetpoints_2_1_m[2])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[2] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[0]),
	.Y(DacSetpoints_2_1_m[0])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[0] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_2_0_iv_RNO[3]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_2_1[3]),
	.Y(DacSetpoints_2_1_m[3])
);
defparam \un1_DacSetpoints_2_0_iv_RNO[3] .INIT=4'h8;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_RNO[0]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1[0]),
	.Y(DacSetpoints_4_1_m[0])
);
defparam \un1_DacSetpoints_4_0_iv_RNO[0] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIF6KR[0]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.Y(DMMainPorts_1_RamBusDataOut_m[0])
);
defparam \DataOut_RNIF6KR[0] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIG7KR[1]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.Y(DMMainPorts_1_RamBusDataOut_m[1])
);
defparam \DataOut_RNIG7KR[1] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIH8KR[2]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[2]),
	.Y(DMMainPorts_1_RamBusDataOut_m[2])
);
defparam \DataOut_RNIH8KR[2] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNII9KR[3]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.Y(DMMainPorts_1_RamBusDataOut_m[3])
);
defparam \DataOut_RNII9KR[3] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIJAKR[4]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.Y(DMMainPorts_1_RamBusDataOut_m[4])
);
defparam \DataOut_RNIJAKR[4] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIKBKR[5]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.Y(DMMainPorts_1_RamBusDataOut_m[5])
);
defparam \DataOut_RNIKBKR[5] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNILCKR[6]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(DMMainPorts_1_RamBusDataOut_m[6])
);
defparam \DataOut_RNILCKR[6] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIMDKR[7]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.Y(DMMainPorts_1_RamBusDataOut_m[7])
);
defparam \DataOut_RNIMDKR[7] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNINEKR[8]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.Y(DMMainPorts_1_RamBusDataOut_m[8])
);
defparam \DataOut_RNINEKR[8] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIOFKR[9]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.Y(DMMainPorts_1_RamBusDataOut_m[9])
);
defparam \DataOut_RNIOFKR[9] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI02IP[10]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.Y(DMMainPorts_1_RamBusDataOut_m[10])
);
defparam \DataOut_RNI02IP[10] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI13IP[11]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.Y(DMMainPorts_1_RamBusDataOut_m[11])
);
defparam \DataOut_RNI13IP[11] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI24IP[12]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.Y(DMMainPorts_1_RamBusDataOut_m[12])
);
defparam \DataOut_RNI24IP[12] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI35IP[13]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(DMMainPorts_1_RamBusDataOut_m[13])
);
defparam \DataOut_RNI35IP[13] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI46IP[14]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(DMMainPorts_1_RamBusDataOut_m[14])
);
defparam \DataOut_RNI46IP[14] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI57IP[15]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.Y(DMMainPorts_1_RamBusDataOut_m[15])
);
defparam \DataOut_RNI57IP[15] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI68IP[16]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.Y(DMMainPorts_1_RamBusDataOut_m[16])
);
defparam \DataOut_RNI68IP[16] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI79IP[17]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.Y(DMMainPorts_1_RamBusDataOut_m[17])
);
defparam \DataOut_RNI79IP[17] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI8AIP[18]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.Y(DMMainPorts_1_RamBusDataOut_m[18])
);
defparam \DataOut_RNI8AIP[18] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI9BIP[19]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(DMMainPorts_1_RamBusDataOut_m[19])
);
defparam \DataOut_RNI9BIP[19] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI14JP[20]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(DMMainPorts_1_RamBusDataOut_m[20])
);
defparam \DataOut_RNI14JP[20] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI25JP[21]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.Y(DMMainPorts_1_RamBusDataOut_m[21])
);
defparam \DataOut_RNI25JP[21] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI36JP[22]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.Y(DMMainPorts_1_RamBusDataOut_m[22])
);
defparam \DataOut_RNI36JP[22] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI47JP[23]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.Y(DMMainPorts_1_RamBusDataOut_m[23])
);
defparam \DataOut_RNI47JP[23] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI58JP[24]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.Y(DMMainPorts_1_RamBusDataOut_m[24])
);
defparam \DataOut_RNI58JP[24] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI69JP[25]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.Y(DMMainPorts_1_RamBusDataOut_m[25])
);
defparam \DataOut_RNI69JP[25] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI7AJP[26]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(DMMainPorts_1_RamBusDataOut_m[26])
);
defparam \DataOut_RNI7AJP[26] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI8BJP[27]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.Y(DMMainPorts_1_RamBusDataOut_m[27])
);
defparam \DataOut_RNI8BJP[27] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI9CJP[28]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.Y(DMMainPorts_1_RamBusDataOut_m[28])
);
defparam \DataOut_RNI9CJP[28] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNIADJP[29]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.Y(DMMainPorts_1_RamBusDataOut_m[29])
);
defparam \DataOut_RNIADJP[29] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI26KP[30]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.Y(DMMainPorts_1_RamBusDataOut_m[30])
);
defparam \DataOut_RNI26KP[30] .INIT=4'h8;
// @12:89
  CFG2 \DataOut_RNI37KP[31]  (
	.A(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.Y(DMMainPorts_1_RamBusDataOut_m[31])
);
defparam \DataOut_RNI37KP[31] .INIT=4'h8;
// @46:1299
  CFG2 un1_MasterReset_1_1 (
	.A(DacWriteCurrentState[5]),
	.B(DacWriteCurrentState[0]),
	.Y(un1_MasterReset_1_1_1z)
);
defparam un1_MasterReset_1_1.INIT=4'hE;
// @46:1323
  CFG2 un4_dacsetpoints (
	.A(CO0_1),
	.B(DacSetpointReadAddressDac_0),
	.Y(un4_dacsetpoints_i)
);
defparam un4_dacsetpoints.INIT=4'h8;
// @46:1299
  CFG2 un1_MasterReset_inv (
	.A(shot_i),
	.B(DacWriteCurrentState[5]),
	.Y(un1_MasterReset_inv_1z)
);
defparam un1_MasterReset_inv.INIT=4'h1;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_0_o3[18]  (
	.A(Address_0),
	.B(Uart0RxFifoCount[0]),
	.Y(N_161)
);
defparam \un1_serialnumber_1_iv_1_0_o3[18] .INIT=4'hB;
// @44:213
  CFG3 WriteUart3_1_sqmuxa_0_a2_1_1 (
	.A(LastWriteReq_Z),
	.B(Address_0),
	.C(N_390),
	.Y(WriteUart3_1_sqmuxa_0_a2_1_Z)
);
defparam WriteUart3_1_sqmuxa_0_a2_1_1.INIT=8'h10;
// @44:212
  CFG3 ReadUart3_1_sqmuxa_0_a2_1_0 (
	.A(LastReadReq_Z),
	.B(Address_0),
	.C(N_390),
	.Y(ReadUart3_1_sqmuxa_0_a2_1_Z)
);
defparam ReadUart3_1_sqmuxa_0_a2_1_0.INIT=8'h10;
// @44:520
  CFG3 Uart0TxFifoData_0_sqmuxa_0_a2_0_1 (
	.A(RamAddress_4),
	.B(Address_1),
	.C(Address_0),
	.Y(Uart0TxFifoData_0_sqmuxa_0_a2_0_1_Z)
);
defparam Uart0TxFifoData_0_sqmuxa_0_a2_0_1.INIT=8'h10;
// @44:520
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2_0_1 (
	.A(RamAddress_7),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_1),
	.Y(Uart1TxFifoData_1_sqmuxa_0_a2_0_1_Z)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2_0_1.INIT=16'h0004;
// @44:213
  CFG3 Uart3FifoReset_1_sqmuxa_0_a2_0 (
	.A(RamAddress_0),
	.B(LastWriteReq_Z),
	.C(RamAddress_1),
	.Y(Uart3FifoReset_1_sqmuxa_0_a2_0_Z)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2_0.INIT=8'h01;
// @44:213
  CFG3 Uart2FifoReset_1_sqmuxa_0_a2_2 (
	.A(Address_1),
	.B(Address_0),
	.C(N_392),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_2_Z)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_2.INIT=8'h10;
// @44:213
  CFG4 Uart2FifoReset_1_sqmuxa_0_a2_1 (
	.A(RamAddress_1),
	.B(RamAddress_0),
	.C(LastWriteReq_Z),
	.D(RamAddress_7),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_1_Z)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_1.INIT=16'h0100;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa_0_a2_0_0 (
	.A(RamAddress_4),
	.B(RamAddress_6),
	.C(Address_3),
	.Y(Uart0FifoReset_1_sqmuxa_0_a2_0_0_Z)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2_0_0.INIT=8'h40;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_0_a2_3 (
	.A(RamAddress_7),
	.B(Address_0),
	.C(Address_3),
	.D(RamAddress_4),
	.Y(Uart1FifoReset_1_sqmuxa_0_a2_3_Z)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2_3.INIT=16'h4000;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_0_a2_2 (
	.A(RamAddress_0),
	.B(RamAddress_1),
	.C(Address_1),
	.D(RamAddress_6),
	.Y(Uart1FifoReset_1_sqmuxa_0_a2_2_Z)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2_2.INIT=16'h0100;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[1]  (
	.A(DacSetpoints_4_3[1]),
	.B(DacSetpoints_4_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_4_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[23]  (
	.A(DacSetpoints_1_3[23]),
	.B(DacSetpoints_1_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_1_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[1]  (
	.A(DacSetpoints_5_3[1]),
	.B(DacSetpoints_5_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_5_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[18]  (
	.A(DacSetpoints_3_3[18]),
	.B(DacSetpoints_3_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_3_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[23]  (
	.A(DacSetpoints_5_3[23]),
	.B(DacSetpoints_5_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_5_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[1]  (
	.A(DacSetpoints_0_3[1]),
	.B(DacSetpoints_0_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_0_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[19]  (
	.A(DacSetpoints_1_3[19]),
	.B(DacSetpoints_1_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_1_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[17]  (
	.A(DacSetpoints_5_3[17]),
	.B(DacSetpoints_5_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_5_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[16]  (
	.A(DacSetpoints_2_3[16]),
	.B(DacSetpoints_2_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_2_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[10]  (
	.A(DacSetpoints_4_3[10]),
	.B(DacSetpoints_4_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_4_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[2]  (
	.A(DacSetpoints_0_3[2]),
	.B(DacSetpoints_0_0[2]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[2])
);
defparam \un1_DacSetpoints_0_0_iv_0[2] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[17]  (
	.A(DacSetpoints_3_3[17]),
	.B(DacSetpoints_3_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_3_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[0]  (
	.A(DacSetpoints_2_3[0]),
	.B(DacSetpoints_2_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_2_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[3]  (
	.A(DacSetpoints_4_3[3]),
	.B(DacSetpoints_4_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_4_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[20]  (
	.A(DacSetpoints_4_3[20]),
	.B(DacSetpoints_4_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_4_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[2]  (
	.A(DacSetpoints_3_3[2]),
	.B(DacSetpoints_3_0[2]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[2])
);
defparam \un1_DacSetpoints_3_0_iv_0[2] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[15]  (
	.A(DacSetpoints_3_3[15]),
	.B(DacSetpoints_3_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_3_0_iv_0[15] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[23]  (
	.A(DacSetpoints_0_3[23]),
	.B(DacSetpoints_0_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_0_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[12]  (
	.A(DacSetpoints_2_3[12]),
	.B(DacSetpoints_2_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_2_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[10]  (
	.A(DacSetpoints_5_3[10]),
	.B(DacSetpoints_5_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_5_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[12]  (
	.A(DacSetpoints_0_3[12]),
	.B(DacSetpoints_0_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_0_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[20]  (
	.A(DacSetpoints_3_3[20]),
	.B(DacSetpoints_3_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_3_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[9]  (
	.A(DacSetpoints_4_3[9]),
	.B(DacSetpoints_4_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_4_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[9]  (
	.A(DacSetpoints_2_3[9]),
	.B(DacSetpoints_2_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_2_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[21]  (
	.A(DacSetpoints_0_3[21]),
	.B(DacSetpoints_0_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_0_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[22]  (
	.A(DacSetpoints_4_3[22]),
	.B(DacSetpoints_4_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_4_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[8]  (
	.A(DacSetpoints_2_3[8]),
	.B(DacSetpoints_2_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_2_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[3]  (
	.A(DacSetpoints_2_3[3]),
	.B(DacSetpoints_2_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_2_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[3]  (
	.A(DacSetpoints_0_3[3]),
	.B(DacSetpoints_0_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_0_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[6]  (
	.A(DacSetpoints_4_3[6]),
	.B(DacSetpoints_4_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_4_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[22]  (
	.A(DacSetpoints_3_3[22]),
	.B(DacSetpoints_3_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_3_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[21]  (
	.A(DacSetpoints_3_3[21]),
	.B(DacSetpoints_3_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_3_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[14]  (
	.A(DacSetpoints_3_3[14]),
	.B(DacSetpoints_3_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_3_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[0]  (
	.A(DacSetpoints_3_3[0]),
	.B(DacSetpoints_3_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_3_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[11]  (
	.A(DacSetpoints_2_3[11]),
	.B(DacSetpoints_2_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_2_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[5]  (
	.A(DacSetpoints_2_3[5]),
	.B(DacSetpoints_2_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_2_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[4]  (
	.A(DacSetpoints_2_3[4]),
	.B(DacSetpoints_2_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_2_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[2]  (
	.A(DacSetpoints_1_3[2]),
	.B(DacSetpoints_1_0[2]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[2])
);
defparam \un1_DacSetpoints_1_0_iv_0[2] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[21]  (
	.A(DacSetpoints_5_3[21]),
	.B(DacSetpoints_5_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_5_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[1]  (
	.A(DacSetpoints_1_3[1]),
	.B(DacSetpoints_1_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_1_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[22]  (
	.A(DacSetpoints_1_3[22]),
	.B(DacSetpoints_1_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_1_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[20]  (
	.A(DacSetpoints_5_3[20]),
	.B(DacSetpoints_5_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_5_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[16]  (
	.A(DacSetpoints_3_3[16]),
	.B(DacSetpoints_3_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_3_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[19]  (
	.A(DacSetpoints_5_3[19]),
	.B(DacSetpoints_5_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_5_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[19]  (
	.A(DacSetpoints_4_3[19]),
	.B(DacSetpoints_4_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_4_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[4]  (
	.A(DacSetpoints_1_3[4]),
	.B(DacSetpoints_1_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_1_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[18]  (
	.A(DacSetpoints_4_3[18]),
	.B(DacSetpoints_4_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_4_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[7]  (
	.A(DacSetpoints_3_3[7]),
	.B(DacSetpoints_3_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_3_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[14]  (
	.A(DacSetpoints_1_3[14]),
	.B(DacSetpoints_1_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_1_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[0]  (
	.A(DacSetpoints_0_3[0]),
	.B(DacSetpoints_0_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_0_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[7]  (
	.A(DacSetpoints_1_3[7]),
	.B(DacSetpoints_1_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_1_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[0]  (
	.A(DacSetpoints_4_3[0]),
	.B(DacSetpoints_4_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_4_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[8]  (
	.A(DacSetpoints_5_3[8]),
	.B(DacSetpoints_5_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_5_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[15]  (
	.A(DacSetpoints_0_3[15]),
	.B(DacSetpoints_0_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_0_0_iv_0[15] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[19]  (
	.A(DacSetpoints_2_3[19]),
	.B(DacSetpoints_2_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_2_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[23]  (
	.A(DacSetpoints_3_3[23]),
	.B(DacSetpoints_3_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_3_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[2]  (
	.A(DacSetpoints_2_3[2]),
	.B(DacSetpoints_2_0[2]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[2])
);
defparam \un1_DacSetpoints_2_0_iv_0[2] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[12]  (
	.A(DacSetpoints_5_3[12]),
	.B(DacSetpoints_5_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_5_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[1]  (
	.A(DacSetpoints_2_3[1]),
	.B(DacSetpoints_2_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_2_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[11]  (
	.A(DacSetpoints_5_3[11]),
	.B(DacSetpoints_5_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_5_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[6]  (
	.A(DacSetpoints_2_3[6]),
	.B(DacSetpoints_2_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_2_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[4]  (
	.A(DacSetpoints_4_3[4]),
	.B(DacSetpoints_4_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_4_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[11]  (
	.A(DacSetpoints_0_3[11]),
	.B(DacSetpoints_0_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_0_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[15]  (
	.A(DacSetpoints_5_3[15]),
	.B(DacSetpoints_5_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_5_0_iv_0[15] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[16]  (
	.A(DacSetpoints_0_3[16]),
	.B(DacSetpoints_0_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_0_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[2]  (
	.A(DacSetpoints_5_3[2]),
	.B(DacSetpoints_5_0[2]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[2])
);
defparam \un1_DacSetpoints_5_0_iv_0[2] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[4]  (
	.A(DacSetpoints_0_3[4]),
	.B(DacSetpoints_0_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_0_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[20]  (
	.A(DacSetpoints_0_3[20]),
	.B(DacSetpoints_0_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_0_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[6]  (
	.A(DacSetpoints_5_3[6]),
	.B(DacSetpoints_5_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_5_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[6]  (
	.A(DacSetpoints_1_3[6]),
	.B(DacSetpoints_1_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_1_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[7]  (
	.A(DacSetpoints_2_3[7]),
	.B(DacSetpoints_2_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_2_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[0]  (
	.A(DacSetpoints_5_3[0]),
	.B(DacSetpoints_5_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_5_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[18]  (
	.A(DacSetpoints_5_3[18]),
	.B(DacSetpoints_5_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_5_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[3]  (
	.A(DacSetpoints_5_3[3]),
	.B(DacSetpoints_5_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_5_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[9]  (
	.A(DacSetpoints_1_3[9]),
	.B(DacSetpoints_1_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_1_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[3]  (
	.A(DacSetpoints_1_3[3]),
	.B(DacSetpoints_1_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_1_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[19]  (
	.A(DacSetpoints_3_3[19]),
	.B(DacSetpoints_3_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_3_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[16]  (
	.A(DacSetpoints_4_3[16]),
	.B(DacSetpoints_4_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_4_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[5]  (
	.A(DacSetpoints_0_3[5]),
	.B(DacSetpoints_0_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_0_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[18]  (
	.A(DacSetpoints_1_3[18]),
	.B(DacSetpoints_1_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_1_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[10]  (
	.A(DacSetpoints_3_3[10]),
	.B(DacSetpoints_3_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_3_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[14]  (
	.A(DacSetpoints_5_3[14]),
	.B(DacSetpoints_5_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_5_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[13]  (
	.A(DacSetpoints_2_3[13]),
	.B(DacSetpoints_2_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_2_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[9]  (
	.A(DacSetpoints_3_3[9]),
	.B(DacSetpoints_3_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_3_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[7]  (
	.A(DacSetpoints_0_3[7]),
	.B(DacSetpoints_0_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_0_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[21]  (
	.A(DacSetpoints_1_3[21]),
	.B(DacSetpoints_1_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_1_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[17]  (
	.A(DacSetpoints_2_3[17]),
	.B(DacSetpoints_2_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_2_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[11]  (
	.A(DacSetpoints_4_3[11]),
	.B(DacSetpoints_4_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_4_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[4]  (
	.A(DacSetpoints_5_3[4]),
	.B(DacSetpoints_5_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_5_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[17]  (
	.A(DacSetpoints_0_3[17]),
	.B(DacSetpoints_0_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_0_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[6]  (
	.A(DacSetpoints_3_3[6]),
	.B(DacSetpoints_3_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_3_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[21]  (
	.A(DacSetpoints_2_3[21]),
	.B(DacSetpoints_2_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_2_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[12]  (
	.A(DacSetpoints_3_3[12]),
	.B(DacSetpoints_3_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_3_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[8]  (
	.A(DacSetpoints_4_3[8]),
	.B(DacSetpoints_4_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_4_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[17]  (
	.A(DacSetpoints_1_3[17]),
	.B(DacSetpoints_1_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_1_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[7]  (
	.A(DacSetpoints_4_3[7]),
	.B(DacSetpoints_4_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_4_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[0]  (
	.A(DacSetpoints_1_3[0]),
	.B(DacSetpoints_1_0[0]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[0])
);
defparam \un1_DacSetpoints_1_0_iv_0[0] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[16]  (
	.A(DacSetpoints_1_3[16]),
	.B(DacSetpoints_1_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_1_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[5]  (
	.A(DacSetpoints_1_3[5]),
	.B(DacSetpoints_1_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_1_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[18]  (
	.A(DacSetpoints_0_3[18]),
	.B(DacSetpoints_0_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_0_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[20]  (
	.A(DacSetpoints_1_3[20]),
	.B(DacSetpoints_1_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_1_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[22]  (
	.A(DacSetpoints_0_3[22]),
	.B(DacSetpoints_0_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_0_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[22]  (
	.A(DacSetpoints_5_3[22]),
	.B(DacSetpoints_5_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_5_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[23]  (
	.A(DacSetpoints_4_3[23]),
	.B(DacSetpoints_4_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_4_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[13]  (
	.A(DacSetpoints_1_3[13]),
	.B(DacSetpoints_1_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_1_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[15]  (
	.A(DacSetpoints_2_3[15]),
	.B(DacSetpoints_2_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_2_0_iv_0[15] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[11]  (
	.A(DacSetpoints_3_3[11]),
	.B(DacSetpoints_3_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_3_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[21]  (
	.A(DacSetpoints_4_3[21]),
	.B(DacSetpoints_4_0[21]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[21])
);
defparam \un1_DacSetpoints_4_0_iv_0[21] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[9]  (
	.A(DacSetpoints_0_3[9]),
	.B(DacSetpoints_0_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_0_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[19]  (
	.A(DacSetpoints_0_3[19]),
	.B(DacSetpoints_0_0[19]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[19])
);
defparam \un1_DacSetpoints_0_0_iv_0[19] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[8]  (
	.A(DacSetpoints_0_3[8]),
	.B(DacSetpoints_0_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_0_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[18]  (
	.A(DacSetpoints_2_3[18]),
	.B(DacSetpoints_2_0[18]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[18])
);
defparam \un1_DacSetpoints_2_0_iv_0[18] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[8]  (
	.A(DacSetpoints_3_3[8]),
	.B(DacSetpoints_3_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_3_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[15]  (
	.A(DacSetpoints_1_3[15]),
	.B(DacSetpoints_1_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_1_0_iv_0[15] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[22]  (
	.A(DacSetpoints_2_3[22]),
	.B(DacSetpoints_2_0[22]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[22])
);
defparam \un1_DacSetpoints_2_0_iv_0[22] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[6]  (
	.A(DacSetpoints_0_3[6]),
	.B(DacSetpoints_0_0[6]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[6])
);
defparam \un1_DacSetpoints_0_0_iv_0[6] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[16]  (
	.A(DacSetpoints_5_3[16]),
	.B(DacSetpoints_5_0[16]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[16])
);
defparam \un1_DacSetpoints_5_0_iv_0[16] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[10]  (
	.A(DacSetpoints_2_3[10]),
	.B(DacSetpoints_2_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_2_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[10]  (
	.A(DacSetpoints_0_3[10]),
	.B(DacSetpoints_0_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_0_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[20]  (
	.A(DacSetpoints_2_3[20]),
	.B(DacSetpoints_2_0[20]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[20])
);
defparam \un1_DacSetpoints_2_0_iv_0[20] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[14]  (
	.A(DacSetpoints_2_3[14]),
	.B(DacSetpoints_2_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_2_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[7]  (
	.A(DacSetpoints_5_3[7]),
	.B(DacSetpoints_5_0[7]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[7])
);
defparam \un1_DacSetpoints_5_0_iv_0[7] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[13]  (
	.A(DacSetpoints_5_3[13]),
	.B(DacSetpoints_5_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_5_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[11]  (
	.A(DacSetpoints_1_3[11]),
	.B(DacSetpoints_1_0[11]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[11])
);
defparam \un1_DacSetpoints_1_0_iv_0[11] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[13]  (
	.A(DacSetpoints_0_3[13]),
	.B(DacSetpoints_0_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_0_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[5]  (
	.A(DacSetpoints_5_3[5]),
	.B(DacSetpoints_5_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_5_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[1]  (
	.A(DacSetpoints_3_3[1]),
	.B(DacSetpoints_3_0[1]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[1])
);
defparam \un1_DacSetpoints_3_0_iv_0[1] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[5]  (
	.A(DacSetpoints_4_3[5]),
	.B(DacSetpoints_4_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_4_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[5]  (
	.A(DacSetpoints_3_3[5]),
	.B(DacSetpoints_3_0[5]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[5])
);
defparam \un1_DacSetpoints_3_0_iv_0[5] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_0[9]  (
	.A(DacSetpoints_5_3[9]),
	.B(DacSetpoints_5_0[9]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_5_0_iv_0_Z[9])
);
defparam \un1_DacSetpoints_5_0_iv_0[9] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[17]  (
	.A(DacSetpoints_4_3[17]),
	.B(DacSetpoints_4_0[17]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[17])
);
defparam \un1_DacSetpoints_4_0_iv_0[17] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[8]  (
	.A(DacSetpoints_1_3[8]),
	.B(DacSetpoints_1_0[8]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[8])
);
defparam \un1_DacSetpoints_1_0_iv_0[8] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[3]  (
	.A(DacSetpoints_3_3[3]),
	.B(DacSetpoints_3_0[3]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[3])
);
defparam \un1_DacSetpoints_3_0_iv_0[3] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[4]  (
	.A(DacSetpoints_3_3[4]),
	.B(DacSetpoints_3_0[4]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[4])
);
defparam \un1_DacSetpoints_3_0_iv_0[4] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[12]  (
	.A(DacSetpoints_1_3[12]),
	.B(DacSetpoints_1_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_1_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_0[14]  (
	.A(DacSetpoints_0_3[14]),
	.B(DacSetpoints_0_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_0_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_0_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[14]  (
	.A(DacSetpoints_4_3[14]),
	.B(DacSetpoints_4_0[14]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[14])
);
defparam \un1_DacSetpoints_4_0_iv_0[14] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[13]  (
	.A(DacSetpoints_4_3[13]),
	.B(DacSetpoints_4_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_4_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_0[10]  (
	.A(DacSetpoints_1_3[10]),
	.B(DacSetpoints_1_0[10]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_1_0_iv_0_Z[10])
);
defparam \un1_DacSetpoints_1_0_iv_0[10] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[12]  (
	.A(DacSetpoints_4_3[12]),
	.B(DacSetpoints_4_0[12]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[12])
);
defparam \un1_DacSetpoints_4_0_iv_0[12] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_0[23]  (
	.A(DacSetpoints_2_3[23]),
	.B(DacSetpoints_2_0[23]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_2_0_iv_0_Z[23])
);
defparam \un1_DacSetpoints_2_0_iv_0[23] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_0[13]  (
	.A(DacSetpoints_3_3[13]),
	.B(DacSetpoints_3_0[13]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_3_0_iv_0_Z[13])
);
defparam \un1_DacSetpoints_3_0_iv_0[13] .INIT=16'hEAC0;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[15]  (
	.A(DacSetpoints_4_3[15]),
	.B(DacSetpoints_4_0[15]),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_Z[15])
);
defparam \un1_DacSetpoints_4_0_iv_0[15] .INIT=16'hEAC0;
// @44:213
  CFG3 Uart2FifoReset_1_sqmuxa_0_a2_0_4 (
	.A(RamAddress_6),
	.B(un3_dacsetpointwriteaddress_1_SUM_a0_0[4]),
	.C(RamAddress_11),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_0_3_Z)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_4.INIT=8'h04;
// @44:213
  CFG2 Uart2FifoReset_1_sqmuxa_0_a2_0_3 (
	.A(Uart2FifoReset_1_sqmuxa_0_a2_0_0_Z),
	.B(RamAddress_10),
	.Y(Uart2FifoReset_1_sqmuxa_0_a2_0_2)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2_0_3.INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_6[8]  (
	.A(RamAddress_7),
	.B(RamAddress_4),
	.C(Address_0),
	.D(Address_1),
	.Y(N_380)
);
defparam \un1_serialnumber_0_iv_0_a2_6[8] .INIT=16'h0002;
// @44:373
  CFG4 un1_address_12 (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(un1_address_12_Z)
);
defparam un1_address_12.INIT=16'h0800;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_0_a2_0_0 (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(N_375)
);
defparam HVDis2_i_1_sqmuxa_0_a2_0_0.INIT=16'h4000;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_a2_4[14]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.Y(N_369)
);
defparam \un1_serialnumber_0_iv_0_a2_4[14] .INIT=8'h08;
// @44:520
  CFG3 HVDis2_i_0_sqmuxa_0_a2 (
	.A(shot_i),
	.B(WriteReq),
	.C(LastWriteReq_Z),
	.Y(HVDis2_i_0_sqmuxa)
);
defparam HVDis2_i_0_sqmuxa_0_a2.INIT=8'h04;
// @44:386
  CFG3 un1_address_5_0_a2_0 (
	.A(RamAddress_4),
	.B(Address_1),
	.C(Address_0),
	.Y(N_238)
);
defparam un1_address_5_0_a2_0.INIT=8'h80;
// @44:520
  CFG3 HVDis2_i_1_sqmuxa_0_a2_0 (
	.A(RamAddress_0),
	.B(RamAddress_7),
	.C(RamAddress_1),
	.Y(N_451)
);
defparam HVDis2_i_1_sqmuxa_0_a2_0.INIT=8'h01;
// @44:213
  CFG2 Uart0ClkDivider_i_1_sqmuxa_0_a2_0 (
	.A(un3_dacsetpointwriteaddress_1_SUM_a0_0[4]),
	.B(LastWriteReq_Z),
	.Y(N_452)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0_a2_0.INIT=4'h2;
// @46:1299
  CFG3 un1_MasterReset_3_0_o2 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacSetpointReadAddressController[1]),
	.C(DacSetpointReadAddressController[0]),
	.Y(N_148)
);
defparam un1_MasterReset_3_0_o2.INIT=8'h57;
// @46:1323
  CFG3 DacSetpoints_5_3_1_sqmuxa_0_a2_2 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteCurrentState[5]),
	.C(shot_i),
	.Y(N_229)
);
defparam DacSetpoints_5_3_1_sqmuxa_0_a2_2.INIT=8'h08;
// @46:1323
  CFG3 DacSetpoints_0_0_1_sqmuxa_1_0_a2_1 (
	.A(DacSetpointReadAddressController[2]),
	.B(DacWriteCurrentState[5]),
	.C(shot_i),
	.Y(N_216)
);
defparam DacSetpoints_0_0_1_sqmuxa_1_0_a2_1.INIT=8'h04;
// @44:502
  CFG3 ReadUart3_5_f0 (
	.A(LastReadReq_1_sqmuxa_Z),
	.B(ReadUart3_1z),
	.C(ReadUart3_1_sqmuxa),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h54;
// @44:502
  CFG3 ReadUart0_5_f0 (
	.A(ReadUart0_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart0_1_sqmuxa),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h32;
// @44:502
  CFG3 ReadUart1_5_f0 (
	.A(ReadUart1_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart1_1_sqmuxa),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h32;
// @44:502
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(ReadUart2_1_sqmuxa),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_a2_0[22]  (
	.A(Address_1),
	.B(Address_0),
	.C(N_371),
	.Y(N_373)
);
defparam \un1_serialnumber_0_iv_0_a2_0[22] .INIT=8'h10;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_a2[18]  (
	.A(Oe2_c),
	.B(Address_3),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_257)
);
defparam \un1_serialnumber_1_iv_1_0_a2[18] .INIT=16'h1030;
// @44:288
  CFG3 \un1_serialnumber_1_iv_1_0_a3[18]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.Y(N_385)
);
defparam \un1_serialnumber_1_iv_1_0_a3[18] .INIT=8'h20;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_a2_4[24]  (
	.A(Address_1),
	.B(Address_0),
	.C(N_371),
	.Y(N_378)
);
defparam \un1_serialnumber_0_iv_0_a2_4[24] .INIT=8'h20;
// @18:246
  CFG2 Uart3FifoReset_RNIT71C (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_186_i)
);
defparam Uart3FifoReset_RNIT71C.INIT=4'hE;
// @18:246
  CFG2 Uart2FifoReset_RNISUSM (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(N_187_i)
);
defparam Uart2FifoReset_RNISUSM.INIT=4'hE;
// @18:246
  CFG2 Uart1FifoReset_RNIRLOH (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(N_188_i)
);
defparam Uart1FifoReset_RNIRLOH.INIT=4'hE;
// @18:246
  CFG2 Uart0FifoReset_RNIQCKC (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(N_189_i)
);
defparam Uart0FifoReset_RNIQCKC.INIT=4'hE;
// @44:288
  CFG3 un1_rst_1_i_m2 (
	.A(RamAddress_7),
	.B(Address_0),
	.C(RamAddress_4),
	.Y(N_119)
);
defparam un1_rst_1_i_m2.INIT=8'hA1;
// @44:502
  CFG4 ReadAck_4_u (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa_Z),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h3210;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_1[18]  (
	.A(Uart3RxFifoCount[0]),
	.B(RamAddress_7),
	.C(Address_0),
	.D(N_257),
	.Y(un1_serialnumber_1_iv_1_0_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_1[18] .INIT=16'hFF40;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_0[18]  (
	.A(Uart2RxFifoCount[0]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(N_386),
	.Y(un1_serialnumber_1_iv_1_0_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_0[18] .INIT=16'hFF04;
// @44:213
  CFG3 Uart0FifoReset_1_sqmuxa_0_a2_1 (
	.A(Address_1),
	.B(Address_0),
	.C(N_452),
	.Y(Uart0FifoReset_1_sqmuxa_0_a2_1_Z)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2_1.INIT=8'h20;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2_0_0[14]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(un1_serialnumber_0_iv_0_o2_0_0_Z[14])
);
defparam \un1_serialnumber_0_iv_0_o2_0_0[14] .INIT=16'h0208;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[22]  (
	.A(DacSetpoints_0_1_m[22]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[22]),
	.C(DacSetpoints_0_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[22])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[3]  (
	.A(DacSetpoints_5_1_m[3]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[3]),
	.C(DacSetpoints_5_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[3])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[23]  (
	.A(DacSetpoints_0_1_m[23]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[23]),
	.C(DacSetpoints_0_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[23])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[0]  (
	.A(DacSetpoints_5_1_m[0]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[0]),
	.C(DacSetpoints_5_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[0])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[0] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[19]  (
	.A(DacSetpoints_0_1_m[19]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[19]),
	.C(DacSetpoints_0_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[19])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[6]  (
	.A(DacSetpoints_5_1_m[6]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[6]),
	.C(DacSetpoints_5_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[6])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[20]  (
	.A(DacSetpoints_0_1_m[20]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[20]),
	.C(DacSetpoints_0_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[20])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[1]  (
	.A(DacSetpoints_5_1_m[1]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[1]),
	.C(DacSetpoints_5_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[1])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[21]  (
	.A(DacSetpoints_0_1_m[21]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[21]),
	.C(DacSetpoints_0_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[21])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[2]  (
	.A(DacSetpoints_5_1_m[2]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[2]),
	.C(DacSetpoints_5_2[2]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[2])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[2] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[16]  (
	.A(DacSetpoints_0_1_m[16]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[16]),
	.C(DacSetpoints_0_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[16])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[9]  (
	.A(DacSetpoints_5_1_m[9]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[9]),
	.C(DacSetpoints_5_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[9])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[17]  (
	.A(DacSetpoints_0_1_m[17]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[17]),
	.C(DacSetpoints_0_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[17])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[4]  (
	.A(DacSetpoints_5_1_m[4]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[4]),
	.C(DacSetpoints_5_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[4])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[18]  (
	.A(DacSetpoints_0_1_m[18]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[18]),
	.C(DacSetpoints_0_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[18])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[5]  (
	.A(DacSetpoints_5_1_m[5]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[5]),
	.C(DacSetpoints_5_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[5])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[13]  (
	.A(DacSetpoints_0_1_m[13]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[13]),
	.C(DacSetpoints_0_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[13])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[12]  (
	.A(DacSetpoints_5_1_m[12]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[12]),
	.C(DacSetpoints_5_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[12])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[14]  (
	.A(DacSetpoints_0_1_m[14]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[14]),
	.C(DacSetpoints_0_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[14])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[7]  (
	.A(DacSetpoints_5_1_m[7]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[7]),
	.C(DacSetpoints_5_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[7])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[15]  (
	.A(DacSetpoints_0_1_m[15]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[15]),
	.C(DacSetpoints_0_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[15])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[8]  (
	.A(DacSetpoints_5_1_m[8]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[8]),
	.C(DacSetpoints_5_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[8])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[10]  (
	.A(DacSetpoints_0_1_m[10]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[10]),
	.C(DacSetpoints_0_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[10])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[15]  (
	.A(DacSetpoints_5_1_m[15]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[15]),
	.C(DacSetpoints_5_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[15])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[11]  (
	.A(DacSetpoints_0_1_m[11]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[11]),
	.C(DacSetpoints_0_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[11])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[10]  (
	.A(DacSetpoints_5_1_m[10]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[10]),
	.C(DacSetpoints_5_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[10])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[12]  (
	.A(DacSetpoints_0_1_m[12]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[12]),
	.C(DacSetpoints_0_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[12])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[11]  (
	.A(DacSetpoints_5_1_m[11]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[11]),
	.C(DacSetpoints_5_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[11])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[7]  (
	.A(DacSetpoints_0_1_m[7]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[7]),
	.C(DacSetpoints_0_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[7])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[18]  (
	.A(DacSetpoints_5_1_m[18]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[18]),
	.C(DacSetpoints_5_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[18])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[8]  (
	.A(DacSetpoints_0_1_m[8]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[8]),
	.C(DacSetpoints_0_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[8])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[13]  (
	.A(DacSetpoints_5_1_m[13]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[13]),
	.C(DacSetpoints_5_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[13])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[9]  (
	.A(DacSetpoints_0_1_m[9]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[9]),
	.C(DacSetpoints_0_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[9])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[14]  (
	.A(DacSetpoints_5_1_m[14]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[14]),
	.C(DacSetpoints_5_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[14])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[4]  (
	.A(DacSetpoints_0_1_m[4]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[4]),
	.C(DacSetpoints_0_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[4])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[21]  (
	.A(DacSetpoints_5_1_m[21]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[21]),
	.C(DacSetpoints_5_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[21])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[5]  (
	.A(DacSetpoints_0_1_m[5]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[5]),
	.C(DacSetpoints_0_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[5])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[16]  (
	.A(DacSetpoints_5_1_m[16]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[16]),
	.C(DacSetpoints_5_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[16])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[6]  (
	.A(DacSetpoints_0_1_m[6]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[6]),
	.C(DacSetpoints_0_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[6])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[17]  (
	.A(DacSetpoints_5_1_m[17]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[17]),
	.C(DacSetpoints_5_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[17])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[1]  (
	.A(DacSetpoints_0_1_m[1]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[1]),
	.C(DacSetpoints_0_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[1])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[23]  (
	.A(DacSetpoints_5_1_m[23]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[23]),
	.C(DacSetpoints_5_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[23])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[2]  (
	.A(DacSetpoints_0_1_m[2]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[2]),
	.C(DacSetpoints_0_2[2]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[2])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[2] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[19]  (
	.A(DacSetpoints_5_1_m[19]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[19]),
	.C(DacSetpoints_5_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[19])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[3]  (
	.A(DacSetpoints_0_1_m[3]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[3]),
	.C(DacSetpoints_0_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[3])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[20]  (
	.A(DacSetpoints_5_1_m[20]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[20]),
	.C(DacSetpoints_5_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[20])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[22]  (
	.A(DacSetpoints_1_1_m[22]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[22]),
	.C(DacSetpoints_1_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[22])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[1]  (
	.A(DacSetpoints_4_1_m[1]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[1]),
	.C(DacSetpoints_4_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[1])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[23]  (
	.A(DacSetpoints_1_1_m[23]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[23]),
	.C(DacSetpoints_1_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[23])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[3]  (
	.A(DacSetpoints_4_1_m[3]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[3]),
	.C(DacSetpoints_4_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[3])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_0_0_iv_cZ[0]  (
	.A(DacSetpoints_0_1_m[0]),
	.B(un1_DacSetpoints_0_0_iv_0_Z[0]),
	.C(DacSetpoints_0_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_0_0_iv[0])
);
defparam \un1_DacSetpoints_0_0_iv_cZ[0] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_5_0_iv_cZ[22]  (
	.A(DacSetpoints_5_1_m[22]),
	.B(un1_DacSetpoints_5_0_iv_0_Z[22]),
	.C(DacSetpoints_5_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_5_0_iv[22])
);
defparam \un1_DacSetpoints_5_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[19]  (
	.A(DacSetpoints_1_1_m[19]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[19]),
	.C(DacSetpoints_1_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[19])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[4]  (
	.A(DacSetpoints_4_1_m[4]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[4]),
	.C(DacSetpoints_4_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[4])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[20]  (
	.A(DacSetpoints_1_1_m[20]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[20]),
	.C(DacSetpoints_1_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[20])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[5]  (
	.A(DacSetpoints_4_1_m[5]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[5]),
	.C(DacSetpoints_4_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[5])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[21]  (
	.A(DacSetpoints_1_1_m[21]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[21]),
	.C(DacSetpoints_1_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[21])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[6]  (
	.A(DacSetpoints_4_1_m[6]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[6]),
	.C(DacSetpoints_4_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[6])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[16]  (
	.A(DacSetpoints_1_1_m[16]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[16]),
	.C(DacSetpoints_1_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[16])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[7]  (
	.A(DacSetpoints_4_1_m[7]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[7]),
	.C(DacSetpoints_4_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[7])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[17]  (
	.A(DacSetpoints_1_1_m[17]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[17]),
	.C(DacSetpoints_1_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[17])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[8]  (
	.A(DacSetpoints_4_1_m[8]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[8]),
	.C(DacSetpoints_4_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[8])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[18]  (
	.A(DacSetpoints_1_1_m[18]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[18]),
	.C(DacSetpoints_1_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[18])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[9]  (
	.A(DacSetpoints_4_1_m[9]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[9]),
	.C(DacSetpoints_4_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[9])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[13]  (
	.A(DacSetpoints_1_1_m[13]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[13]),
	.C(DacSetpoints_1_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[13])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[10]  (
	.A(DacSetpoints_4_1_m[10]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[10]),
	.C(DacSetpoints_4_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[10])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[14]  (
	.A(DacSetpoints_1_1_m[14]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[14]),
	.C(DacSetpoints_1_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[14])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[11]  (
	.A(DacSetpoints_4_1_m[11]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[11]),
	.C(DacSetpoints_4_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[11])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[15]  (
	.A(DacSetpoints_1_1_m[15]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[15]),
	.C(DacSetpoints_1_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[15])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[12]  (
	.A(DacSetpoints_4_1_m[12]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[12]),
	.C(DacSetpoints_4_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[12])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[10]  (
	.A(DacSetpoints_1_1_m[10]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[10]),
	.C(DacSetpoints_1_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[10])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[13]  (
	.A(DacSetpoints_4_1_m[13]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[13]),
	.C(DacSetpoints_4_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[13])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[11]  (
	.A(DacSetpoints_1_1_m[11]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[11]),
	.C(DacSetpoints_1_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[11])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[14]  (
	.A(DacSetpoints_4_1_m[14]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[14]),
	.C(DacSetpoints_4_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[14])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[12]  (
	.A(DacSetpoints_1_1_m[12]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[12]),
	.C(DacSetpoints_1_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[12])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[15]  (
	.A(DacSetpoints_4_1_m[15]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[15]),
	.C(DacSetpoints_4_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[15])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[7]  (
	.A(DacSetpoints_1_1_m[7]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[7]),
	.C(DacSetpoints_1_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[7])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[16]  (
	.A(DacSetpoints_4_1_m[16]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[16]),
	.C(DacSetpoints_4_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[16])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[8]  (
	.A(DacSetpoints_1_1_m[8]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[8]),
	.C(DacSetpoints_1_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[8])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[17]  (
	.A(DacSetpoints_4_1_m[17]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[17]),
	.C(DacSetpoints_4_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[17])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[9]  (
	.A(DacSetpoints_1_1_m[9]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[9]),
	.C(DacSetpoints_1_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[9])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[18]  (
	.A(DacSetpoints_4_1_m[18]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[18]),
	.C(DacSetpoints_4_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[18])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[4]  (
	.A(DacSetpoints_1_1_m[4]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[4]),
	.C(DacSetpoints_1_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[4])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[19]  (
	.A(DacSetpoints_4_1_m[19]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[19]),
	.C(DacSetpoints_4_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[19])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[5]  (
	.A(DacSetpoints_1_1_m[5]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[5]),
	.C(DacSetpoints_1_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[5])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[20]  (
	.A(DacSetpoints_4_1_m[20]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[20]),
	.C(DacSetpoints_4_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[20])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[6]  (
	.A(DacSetpoints_1_1_m[6]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[6]),
	.C(DacSetpoints_1_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[6])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[21]  (
	.A(DacSetpoints_4_1_m[21]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[21]),
	.C(DacSetpoints_4_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[21])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[1]  (
	.A(DacSetpoints_1_1_m[1]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[1]),
	.C(DacSetpoints_1_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[1])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[22]  (
	.A(DacSetpoints_4_1_m[22]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[22]),
	.C(DacSetpoints_4_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[22])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[2]  (
	.A(DacSetpoints_1_1_m[2]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[2]),
	.C(DacSetpoints_1_2[2]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[2])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[2] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[23]  (
	.A(DacSetpoints_4_1_m[23]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[23]),
	.C(DacSetpoints_4_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[23])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[3]  (
	.A(DacSetpoints_1_1_m[3]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[3]),
	.C(DacSetpoints_1_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[3])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[0]  (
	.A(DacSetpoints_3_1_m[0]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[0]),
	.C(DacSetpoints_3_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[0])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[0] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[22]  (
	.A(DacSetpoints_2_1_m[22]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[22]),
	.C(DacSetpoints_2_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[22])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[1]  (
	.A(DacSetpoints_3_1_m[1]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[1]),
	.C(DacSetpoints_3_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[1])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[23]  (
	.A(DacSetpoints_2_1_m[23]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[23]),
	.C(DacSetpoints_2_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[23])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[2]  (
	.A(DacSetpoints_3_1_m[2]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[2]),
	.C(DacSetpoints_3_2[2]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[2])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[2] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_1_0_iv_cZ[0]  (
	.A(DacSetpoints_1_1_m[0]),
	.B(un1_DacSetpoints_1_0_iv_0_Z[0]),
	.C(DacSetpoints_1_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_1_0_iv[0])
);
defparam \un1_DacSetpoints_1_0_iv_cZ[0] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[3]  (
	.A(DacSetpoints_3_1_m[3]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[3]),
	.C(DacSetpoints_3_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[3])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[19]  (
	.A(DacSetpoints_2_1_m[19]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[19]),
	.C(DacSetpoints_2_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[19])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[4]  (
	.A(DacSetpoints_3_1_m[4]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[4]),
	.C(DacSetpoints_3_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[4])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[20]  (
	.A(DacSetpoints_2_1_m[20]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[20]),
	.C(DacSetpoints_2_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[20])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[5]  (
	.A(DacSetpoints_3_1_m[5]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[5]),
	.C(DacSetpoints_3_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[5])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[21]  (
	.A(DacSetpoints_2_1_m[21]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[21]),
	.C(DacSetpoints_2_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[21])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[6]  (
	.A(DacSetpoints_3_1_m[6]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[6]),
	.C(DacSetpoints_3_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[6])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[16]  (
	.A(DacSetpoints_2_1_m[16]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[16]),
	.C(DacSetpoints_2_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[16])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[7]  (
	.A(DacSetpoints_3_1_m[7]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[7]),
	.C(DacSetpoints_3_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[7])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[17]  (
	.A(DacSetpoints_2_1_m[17]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[17]),
	.C(DacSetpoints_2_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[17])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[8]  (
	.A(DacSetpoints_3_1_m[8]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[8]),
	.C(DacSetpoints_3_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[8])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[18]  (
	.A(DacSetpoints_2_1_m[18]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[18]),
	.C(DacSetpoints_2_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[18])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[9]  (
	.A(DacSetpoints_3_1_m[9]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[9]),
	.C(DacSetpoints_3_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[9])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[13]  (
	.A(DacSetpoints_2_1_m[13]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[13]),
	.C(DacSetpoints_2_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[13])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[10]  (
	.A(DacSetpoints_3_1_m[10]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[10]),
	.C(DacSetpoints_3_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[10])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[14]  (
	.A(DacSetpoints_2_1_m[14]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[14]),
	.C(DacSetpoints_2_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[14])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[11]  (
	.A(DacSetpoints_3_1_m[11]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[11]),
	.C(DacSetpoints_3_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[11])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[15]  (
	.A(DacSetpoints_2_1_m[15]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[15]),
	.C(DacSetpoints_2_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[15])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[12]  (
	.A(DacSetpoints_3_1_m[12]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[12]),
	.C(DacSetpoints_3_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[12])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[10]  (
	.A(DacSetpoints_2_1_m[10]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[10]),
	.C(DacSetpoints_2_2[10]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[10])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[10] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[13]  (
	.A(DacSetpoints_3_1_m[13]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[13]),
	.C(DacSetpoints_3_2[13]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[13])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[13] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[11]  (
	.A(DacSetpoints_2_1_m[11]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[11]),
	.C(DacSetpoints_2_2[11]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[11])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[11] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[14]  (
	.A(DacSetpoints_3_1_m[14]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[14]),
	.C(DacSetpoints_3_2[14]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[14])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[14] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[12]  (
	.A(DacSetpoints_2_1_m[12]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[12]),
	.C(DacSetpoints_2_2[12]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[12])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[12] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[15]  (
	.A(DacSetpoints_3_1_m[15]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[15]),
	.C(DacSetpoints_3_2[15]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[15])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[15] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[7]  (
	.A(DacSetpoints_2_1_m[7]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[7]),
	.C(DacSetpoints_2_2[7]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[7])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[7] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[16]  (
	.A(DacSetpoints_3_1_m[16]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[16]),
	.C(DacSetpoints_3_2[16]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[16])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[16] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[8]  (
	.A(DacSetpoints_2_1_m[8]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[8]),
	.C(DacSetpoints_2_2[8]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[8])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[8] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[17]  (
	.A(DacSetpoints_3_1_m[17]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[17]),
	.C(DacSetpoints_3_2[17]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[17])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[17] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[9]  (
	.A(DacSetpoints_2_1_m[9]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[9]),
	.C(DacSetpoints_2_2[9]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[9])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[9] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[18]  (
	.A(DacSetpoints_3_1_m[18]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[18]),
	.C(DacSetpoints_3_2[18]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[18])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[18] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[4]  (
	.A(DacSetpoints_2_1_m[4]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[4]),
	.C(DacSetpoints_2_2[4]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[4])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[4] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[19]  (
	.A(DacSetpoints_3_1_m[19]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[19]),
	.C(DacSetpoints_3_2[19]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[19])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[19] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[5]  (
	.A(DacSetpoints_2_1_m[5]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[5]),
	.C(DacSetpoints_2_2[5]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[5])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[5] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[20]  (
	.A(DacSetpoints_3_1_m[20]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[20]),
	.C(DacSetpoints_3_2[20]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[20])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[20] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[6]  (
	.A(DacSetpoints_2_1_m[6]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[6]),
	.C(DacSetpoints_2_2[6]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[6])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[6] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[21]  (
	.A(DacSetpoints_3_1_m[21]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[21]),
	.C(DacSetpoints_3_2[21]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[21])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[21] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[1]  (
	.A(DacSetpoints_2_1_m[1]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[1]),
	.C(DacSetpoints_2_2[1]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[1])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[1] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[22]  (
	.A(DacSetpoints_3_1_m[22]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[22]),
	.C(DacSetpoints_3_2[22]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[22])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[22] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[2]  (
	.A(DacSetpoints_2_1_m[2]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[2]),
	.C(DacSetpoints_2_2[2]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[2])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[2] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_3_0_iv_cZ[23]  (
	.A(DacSetpoints_3_1_m[23]),
	.B(un1_DacSetpoints_3_0_iv_0_Z[23]),
	.C(DacSetpoints_3_2[23]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_3_0_iv[23])
);
defparam \un1_DacSetpoints_3_0_iv_cZ[23] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[3]  (
	.A(DacSetpoints_2_1_m[3]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[3]),
	.C(DacSetpoints_2_2[3]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[3])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[3] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_2_0_iv_cZ[0]  (
	.A(DacSetpoints_2_1_m[0]),
	.B(un1_DacSetpoints_2_0_iv_0_Z[0]),
	.C(DacSetpoints_2_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_2_0_iv[0])
);
defparam \un1_DacSetpoints_2_0_iv_cZ[0] .INIT=16'hFEEE;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_cZ[0]  (
	.A(DacSetpoints_4_1_m[0]),
	.B(un1_DacSetpoints_4_0_iv_0_Z[0]),
	.C(DacSetpoints_4_2[0]),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv[0])
);
defparam \un1_DacSetpoints_4_0_iv_cZ[0] .INIT=16'hFEEE;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_9[1]  (
	.A(N_378),
	.B(Uart0RxFifoFull),
	.Y(N_289)
);
defparam \un1_serialnumber_1_iv_0_a2_9[1] .INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_6[1]  (
	.A(N_371),
	.B(Uart0RxFifoData[1]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_286)
);
defparam \un1_serialnumber_1_iv_0_a2_6[1] .INIT=16'h2000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_4[1]  (
	.A(Address_0),
	.B(Uart1RxFifoData[1]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_284)
);
defparam \un1_serialnumber_1_iv_0_a2_4[1] .INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_3[1]  (
	.A(Uart3RxFifoFull),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_283)
);
defparam \un1_serialnumber_1_iv_0_a2_3[1] .INIT=16'h4000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_8[0]  (
	.A(N_378),
	.B(Uart0RxFifoEmpty),
	.Y(N_278)
);
defparam \un1_serialnumber_1_iv_0_a2_8[0] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_4[0]  (
	.A(N_371),
	.B(Uart0RxFifoData[0]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_274)
);
defparam \un1_serialnumber_1_iv_0_a2_4[0] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_2[0]  (
	.A(Uart3RxFifoEmpty),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_272)
);
defparam \un1_serialnumber_1_iv_0_a2_2[0] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_1[19]  (
	.A(N_373),
	.B(Uart2ClkDivider[3]),
	.Y(N_2735)
);
defparam \un1_serialnumber_1_iv_0_a2_1[19] .INIT=4'h8;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_1[16]  (
	.A(N_373),
	.B(Uart2ClkDivider[0]),
	.Y(N_234)
);
defparam \un1_serialnumber_1_iv_0_a2_1[16] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_0[11]  (
	.A(Uart3RxFifoCount[3]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_223)
);
defparam \un1_serialnumber_1_iv_0_a2_0[11] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_0_iv_0_a2_0[24]  (
	.A(N_375),
	.B(PowernEnHV_i_Z),
	.Y(N_2709)
);
defparam \un1_serialnumber_0_iv_0_a2_0[24] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2[24]  (
	.A(Uart3RxFifoCount[6]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_2708)
);
defparam \un1_serialnumber_0_iv_0_a2[24] .INIT=16'h8000;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressDac_2_1_a2[0]  (
	.A(DacWriteCurrentState[5]),
	.B(N_226),
	.C(N_227),
	.D(un4_dacsetpoints_i),
	.Y(N_181)
);
defparam \un1_DacSetpointReadAddressDac_2_1_a2[0] .INIT=16'h00A8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_1[8]  (
	.A(Uart3RxFifoCount[0]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_204)
);
defparam \un1_serialnumber_0_iv_0_a2_1[8] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_2[3]  (
	.A(Uart3TxFifoFull),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_2716)
);
defparam \un1_serialnumber_1_iv_0_a2_2[3] .INIT=16'h4000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_3[3]  (
	.A(Address_0),
	.B(Uart1RxFifoData[3]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_213)
);
defparam \un1_serialnumber_1_iv_0_a2_3[3] .INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_5[3]  (
	.A(N_371),
	.B(Uart0RxFifoData[3]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_215)
);
defparam \un1_serialnumber_1_iv_0_a2_5[3] .INIT=16'h2000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_8[3]  (
	.A(N_378),
	.B(Uart0TxFifoFull),
	.Y(N_218)
);
defparam \un1_serialnumber_1_iv_0_a2_8[3] .INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_2[2]  (
	.A(Uart3TxFifoEmpty),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_293)
);
defparam \un1_serialnumber_1_iv_0_a2_2[2] .INIT=16'h4000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_3[2]  (
	.A(Address_0),
	.B(Uart1RxFifoData[2]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(N_294)
);
defparam \un1_serialnumber_1_iv_0_a2_3[2] .INIT=16'h1000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_5[2]  (
	.A(N_371),
	.B(Uart0RxFifoData[2]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_296)
);
defparam \un1_serialnumber_1_iv_0_a2_5[2] .INIT=16'h2000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_6[2]  (
	.A(N_373),
	.B(Uart0ClkDivider[2]),
	.Y(N_297)
);
defparam \un1_serialnumber_1_iv_0_a2_6[2] .INIT=4'h2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_2[5]  (
	.A(N_371),
	.B(Uart0RxFifoData[5]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_310)
);
defparam \un1_serialnumber_1_iv_0_a2_2[5] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_1[6]  (
	.A(N_375),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.Y(N_315)
);
defparam \un1_serialnumber_1_iv_0_a2_1[6] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_2[6]  (
	.A(N_371),
	.B(Uart0RxFifoData[6]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_316)
);
defparam \un1_serialnumber_1_iv_0_a2_2[6] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_3[6]  (
	.A(N_373),
	.B(Uart0ClkDivider[6]),
	.Y(N_317)
);
defparam \un1_serialnumber_1_iv_0_a2_3[6] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_4[7]  (
	.A(N_371),
	.B(Uart0RxFifoData[7]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_324)
);
defparam \un1_serialnumber_1_iv_0_a2_4[7] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_2[4]  (
	.A(N_371),
	.B(Uart0RxFifoData[4]),
	.C(Address_1),
	.D(Address_0),
	.Y(N_330)
);
defparam \un1_serialnumber_0_iv_0_a2_2[4] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_4[10]  (
	.A(Uart3RxFifoCount[2]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_395)
);
defparam \un1_serialnumber_1_iv_0_a2_4[10] .INIT=16'h8000;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_o3[1]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.Y(N_133)
);
defparam \un1_serialnumber_1_iv_0_o3[1] .INIT=8'h3D;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_1[25]  (
	.A(Uart0RxFifoCount[7]),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(N_2741)
);
defparam \un1_serialnumber_1_iv_0_a2_1[25] .INIT=16'h0020;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_1[14]  (
	.A(Uart0RxFifoCount[6]),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(N_253)
);
defparam \un1_serialnumber_0_iv_0_a2_1[14] .INIT=16'h0020;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2[13]  (
	.A(Uart3RxFifoCount[5]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_2725)
);
defparam \un1_serialnumber_1_iv_0_a2[13] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2[8]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.D(N_392),
	.Y(N_202)
);
defparam \un1_serialnumber_0_iv_0_a2[8] .INIT=16'h5400;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2_9[0]  (
	.A(Address_3),
	.B(RamAddress_4),
	.C(Address_1),
	.D(Address_0),
	.Y(N_420)
);
defparam \un1_serialnumber_1_iv_0_a2_9[0] .INIT=16'h0080;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_a2[25]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(N_392),
	.Y(N_2739)
);
defparam \un1_serialnumber_1_iv_0_a2[25] .INIT=8'h40;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2[26]  (
	.A(Uart3RxFifoCount[8]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_246)
);
defparam \un1_serialnumber_1_iv_0_a2[26] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_1[26]  (
	.A(N_373),
	.B(Uart3ClkDivider[2]),
	.Y(N_2745)
);
defparam \un1_serialnumber_1_iv_0_a2_1[26] .INIT=4'h8;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressDac_2_1[1]  (
	.A(CO0_1),
	.B(DacWriteCurrentState[6]),
	.C(DacWriteCurrentState[5]),
	.D(un4_dacsetpoints_i),
	.Y(N_1722)
);
defparam \un1_DacSetpointReadAddressDac_2_1[1] .INIT=16'h0252;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2[17]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.D(N_392),
	.Y(N_300)
);
defparam \un1_serialnumber_0_iv_0_a2[17] .INIT=16'h1000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_1_0_a2_4[18]  (
	.A(N_373),
	.B(Uart2ClkDivider[2]),
	.Y(N_262)
);
defparam \un1_serialnumber_1_iv_1_0_a2_4[18] .INIT=4'h2;
// @44:288
  CFG2 \un1_serialnumber_0_iv_0_a2_0[29]  (
	.A(N_373),
	.B(Uart3ClkDivider[5]),
	.Y(N_366)
);
defparam \un1_serialnumber_0_iv_0_a2_0[29] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_2[22]  (
	.A(Uart3RxFifoCount[4]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_397)
);
defparam \un1_serialnumber_0_iv_0_a2_2[22] .INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_0[9]  (
	.A(Uart3RxFifoCount[1]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_2715)
);
defparam \un1_serialnumber_0_iv_0_a2_0[9] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2_0[15]  (
	.A(N_373),
	.B(Uart1ClkDivider[7]),
	.Y(N_2729)
);
defparam \un1_serialnumber_1_iv_0_a2_0[15] .INIT=4'h8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_a2_0[17]  (
	.A(Uart3RxFifoCount[9]),
	.B(RamAddress_7),
	.C(Address_1),
	.D(Address_0),
	.Y(N_301)
);
defparam \un1_serialnumber_0_iv_0_a2_0[17] .INIT=16'h8000;
// @44:288
  CFG2 \un1_serialnumber_1_iv_0_a2[31]  (
	.A(N_373),
	.B(Uart3ClkDivider[7]),
	.Y(N_364)
);
defparam \un1_serialnumber_1_iv_0_a2[31] .INIT=4'h8;
// @44:288
  CFG3 Uart0FifoReset_RNO (
	.A(Uart0FifoReset_Z),
	.B(Uart0FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_92_i)
);
defparam Uart0FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart1FifoReset_RNO (
	.A(Uart1FifoReset_Z),
	.B(Uart1FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_90_i)
);
defparam Uart1FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart2FifoReset_RNO (
	.A(Uart2FifoReset_Z),
	.B(Uart2FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_88_i)
);
defparam Uart2FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_Z),
	.B(Uart3FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_86_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart0_5_iv_i (
	.A(WriteUart0_0_sqmuxa),
	.B(WriteUart0_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(WriteUart0_5_iv_i_Z)
);
defparam WriteUart0_5_iv_i.INIT=8'h0E;
// @44:288
  CFG3 WriteUart1_RNO (
	.A(WriteUart1_1_sqmuxa),
	.B(WriteUart1_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_83_i)
);
defparam WriteUart1_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart2_RNO (
	.A(WriteUart2_1_sqmuxa),
	.B(WriteUart2_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_81_i)
);
defparam WriteUart2_RNO.INIT=8'h0E;
// @44:288
  CFG3 WriteUart3_RNO (
	.A(WriteUart3_1z),
	.B(WriteUart3_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_79_i)
);
defparam WriteUart3_RNO.INIT=8'h0E;
// @9:216
  CFG3 ReadAck_RNI5RMR (
	.A(RegisterSpaceReadAck),
	.B(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.C(RegisterSpaceWriteAck),
	.Y(DMMainPorts_1_RamBusAck_i_m_i)
);
defparam ReadAck_RNI5RMR.INIT=8'hFB;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[15]  (
	.A(Uart0RxFifoCount[7]),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.C(N_378),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0_0[15] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[16]  (
	.A(Oe0_c),
	.B(Uart3RxFifoCount[8]),
	.C(N_375),
	.D(N_390),
	.Y(un1_serialnumber_1_iv_0_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0_0[16] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[19]  (
	.A(Uart3RxFifoCount[1]),
	.B(Uart3OE_i_Z),
	.C(N_375),
	.D(N_390),
	.Y(un1_serialnumber_1_iv_0_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0_0[19] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[7]  (
	.A(DMMainPorts_1_RamBusDataOut[7]),
	.B(Uart0ClkDivider[7]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_3_Z[7])
);
defparam \un1_serialnumber_1_iv_0_3[7] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[27]  (
	.A(DMMainPorts_1_RamBusDataOut[27]),
	.B(Uart3RxFifoCount[9]),
	.C(N_390),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0_0[27] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_1[25]  (
	.A(Uart3ClkDivider[1]),
	.B(N_2739),
	.C(N_373),
	.Y(un1_serialnumber_1_iv_0_1_Z[25])
);
defparam \un1_serialnumber_1_iv_0_1[25] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[28]  (
	.A(DMMainPorts_1_RamBusDataOut[28]),
	.B(Uart3ClkDivider[4]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0_0[28] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[21]  (
	.A(Uart3RxFifoCount[3]),
	.B(Uart2ClkDivider[5]),
	.C(N_390),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_0_Z[21])
);
defparam \un1_serialnumber_1_iv_0_0[21] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[3]  (
	.A(DMMainPorts_1_RamBusDataOut[3]),
	.B(Uart2TxFifoFull),
	.C(N_380),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_3_Z[3])
);
defparam \un1_serialnumber_1_iv_0_3[3] .INIT=16'h7530;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_1[3]  (
	.A(Uart2RxFifoData[3]),
	.B(N_215),
	.C(N_385),
	.Y(un1_serialnumber_1_iv_0_1_Z[3])
);
defparam \un1_serialnumber_1_iv_0_1[3] .INIT=8'hDC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[3]  (
	.A(N_386),
	.B(Uart1TxFifoFull),
	.C(Uart3RxFifoData[3]),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_0_0_Z[3])
);
defparam \un1_serialnumber_1_iv_0_0[3] .INIT=16'h3B0A;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[0]  (
	.A(N_386),
	.B(Uart1RxFifoEmpty),
	.C(Uart3RxFifoData[0]),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_0_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0_0[0] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[2]  (
	.A(DMMainPorts_1_RamBusDataOut[2]),
	.B(Uart2TxFifoEmpty),
	.C(N_380),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_3_Z[2])
);
defparam \un1_serialnumber_1_iv_0_3[2] .INIT=16'h7530;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_1[14]  (
	.A(DMMainPorts_1_RamBusDataOut[14]),
	.B(Uart1ClkDivider[6]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_0_iv_0_1_Z[14])
);
defparam \un1_serialnumber_0_iv_0_1[14] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[1]  (
	.A(DMMainPorts_1_RamBusDataOut[1]),
	.B(Uart2RxFifoFull),
	.C(N_380),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_3_Z[1])
);
defparam \un1_serialnumber_1_iv_0_3[1] .INIT=16'h7530;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_1[1]  (
	.A(Uart2RxFifoData[1]),
	.B(N_286),
	.C(N_385),
	.Y(un1_serialnumber_1_iv_0_1_Z[1])
);
defparam \un1_serialnumber_1_iv_0_1[1] .INIT=8'hDC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[1]  (
	.A(N_386),
	.B(Uart1RxFifoFull),
	.C(Uart3RxFifoData[1]),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_0_0_Z[1])
);
defparam \un1_serialnumber_1_iv_0_0[1] .INIT=16'h3B0A;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_1[13]  (
	.A(DMMainPorts_1_RamBusDataOut[13]),
	.B(Uart1ClkDivider[5]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_1_Z[13])
);
defparam \un1_serialnumber_1_iv_0_1[13] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_0[11]  (
	.A(N_375),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(N_223),
	.Y(un1_serialnumber_1_iv_0_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0_0[11] .INIT=8'hF8;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_1[17]  (
	.A(N_373),
	.B(Uart2ClkDivider[1]),
	.C(N_300),
	.Y(un1_serialnumber_0_iv_0_1_Z[17])
);
defparam \un1_serialnumber_0_iv_0_1[17] .INIT=8'hF8;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_1[4]  (
	.A(DMMainPorts_1_RamBusDataOut[4]),
	.B(N_375),
	.C(N_330),
	.Y(un1_serialnumber_0_iv_0_1_Z[4])
);
defparam \un1_serialnumber_0_iv_0_1[4] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_0[4]  (
	.A(N_386),
	.B(N_385),
	.C(Uart3RxFifoData[4]),
	.D(Uart2RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_0_0_Z[4])
);
defparam \un1_serialnumber_0_iv_0_0[4] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_0[20]  (
	.A(Uart2ClkDivider[4]),
	.B(Ux1SelJmp_i_Z),
	.C(N_373),
	.D(N_375),
	.Y(un1_serialnumber_0_iv_0_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0_0[20] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_0[12]  (
	.A(DMMainPorts_1_RamBusDataOut[12]),
	.B(Uart1ClkDivider[4]),
	.C(N_375),
	.D(N_373),
	.Y(un1_serialnumber_0_iv_0_0_Z[12])
);
defparam \un1_serialnumber_0_iv_0_0[12] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[10]  (
	.A(DMMainPorts_1_RamBusDataOut[10]),
	.B(RamAddress_7),
	.C(N_392),
	.D(N_375),
	.Y(un1_serialnumber_1_iv_0_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0_0[10] .INIT=16'hBA30;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_0[5]  (
	.A(N_386),
	.B(N_385),
	.C(Uart3RxFifoData[5]),
	.D(Uart2RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_0_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0_0[5] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_1[24]  (
	.A(Uart3ClkDivider[0]),
	.B(Uart0RxFifoCount[6]),
	.C(N_378),
	.D(N_373),
	.Y(un1_serialnumber_0_iv_0_1_Z[24])
);
defparam \un1_serialnumber_0_iv_0_1[24] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_2[8]  (
	.A(Uart1ClkDivider[0]),
	.B(Uart0RxFifoCount[0]),
	.C(N_378),
	.D(N_373),
	.Y(un1_serialnumber_0_iv_0_2_Z[8])
);
defparam \un1_serialnumber_0_iv_0_2[8] .INIT=16'hEAC0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_1[8]  (
	.A(DMMainPorts_1_RamBusDataOut[8]),
	.B(Uart2RxFifoCount[0]),
	.C(N_380),
	.D(N_375),
	.Y(un1_serialnumber_0_iv_0_1_Z[8])
);
defparam \un1_serialnumber_0_iv_0_1[8] .INIT=16'hEAC0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_0[8]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[0]),
	.C(N_204),
	.Y(un1_serialnumber_0_iv_0_0_Z[8])
);
defparam \un1_serialnumber_0_iv_0_0[8] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_4[18]  (
	.A(Address_0),
	.B(un1_serialnumber_1_iv_1_0_1_Z[18]),
	.C(RamAddress_4),
	.D(Address_1),
	.Y(un1_serialnumber_1_iv_1_0_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_4[18] .INIT=16'hDCCC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_3[18]  (
	.A(N_371),
	.B(N_385),
	.C(Address_1),
	.D(N_161),
	.Y(un1_serialnumber_1_iv_1_0_3_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_3[18] .INIT=16'hECCC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_1_0_2[18]  (
	.A(Address_1),
	.B(Address_0),
	.C(un1_serialnumber_1_iv_1_0_a2_3_0_Z[18]),
	.D(un1_serialnumber_1_iv_1_0_0_Z[18]),
	.Y(un1_serialnumber_1_iv_1_0_2_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0_2[18] .INIT=16'hFF40;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2_1[22]  (
	.A(Uart2RxFifoCount[4]),
	.B(Uart0RxFifoCount[4]),
	.C(N_380),
	.D(N_378),
	.Y(un1_serialnumber_0_iv_0_o2_1_Z[22])
);
defparam \un1_serialnumber_0_iv_0_o2_1[22] .INIT=16'hECA0;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_o2_0[22]  (
	.A(un1_address_12_Z),
	.B(Uart1RxFifoCount[4]),
	.C(N_397),
	.Y(un1_serialnumber_0_iv_0_o2_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0_o2_0[22] .INIT=8'hF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2_1[10]  (
	.A(Uart2RxFifoCount[2]),
	.B(Uart0RxFifoCount[2]),
	.C(N_380),
	.D(N_378),
	.Y(un1_serialnumber_1_iv_0_o2_1_Z[10])
);
defparam \un1_serialnumber_1_iv_0_o2_1[10] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2_0[11]  (
	.A(Uart1RxFifoCount[3]),
	.B(Uart0RxFifoCount[3]),
	.C(un1_address_12_Z),
	.D(N_378),
	.Y(un1_serialnumber_1_iv_0_o2_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0_o2_0[11] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2_0[17]  (
	.A(Uart1RxFifoCount[9]),
	.B(Uart0RxFifoCount[9]),
	.C(un1_address_12_Z),
	.D(N_378),
	.Y(un1_serialnumber_0_iv_0_o2_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0_o2_0[17] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2_0[9]  (
	.A(Uart1RxFifoCount[1]),
	.B(Uart0RxFifoCount[1]),
	.C(un1_address_12_Z),
	.D(N_378),
	.Y(un1_serialnumber_0_iv_0_o2_0_Z[9])
);
defparam \un1_serialnumber_0_iv_0_o2_0[9] .INIT=16'hECA0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2_0[16]  (
	.A(Uart1RxFifoCount[8]),
	.B(Uart0RxFifoCount[8]),
	.C(un1_address_12_Z),
	.D(N_378),
	.Y(un1_serialnumber_1_iv_0_o2_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0_o2_0[16] .INIT=16'hECA0;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa_0_a2_2 (
	.A(Uart3FifoReset_1_sqmuxa_0_a2_0_Z),
	.B(Uart2FifoReset_1_sqmuxa_0_a2_0_2),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_0_3_Z),
	.D(N_392),
	.Y(Uart3FifoReset_1_sqmuxa_0_a2_2_Z)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2_2.INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2_0_0[15]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart3RxFifoCount[7]),
	.C(un1_address_12_Z),
	.D(N_390),
	.Y(un1_serialnumber_1_iv_0_o2_0_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0_o2_0_0[15] .INIT=16'hECA0;
// @44:520
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2_0 (
	.A(Uart1TxFifoData_1_sqmuxa_0_a2_0_1_Z),
	.B(N_220),
	.C(RamAddress_6),
	.D(Address_3),
	.Y(N_251)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2_0.INIT=16'h8000;
// @44:213
  CFG4 Uart2FifoReset_1_sqmuxa_0_a2 (
	.A(Uart2FifoReset_1_sqmuxa_0_a2_0_2),
	.B(Uart2FifoReset_1_sqmuxa_0_a2_1_Z),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_2_Z),
	.D(Uart2FifoReset_1_sqmuxa_0_a2_0_3_Z),
	.Y(Uart2FifoReset_1_sqmuxa)
);
defparam Uart2FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @46:1299
  CFG4 un1_MasterReset_3_0 (
	.A(DacWriteCurrentState[5]),
	.B(shot_i),
	.C(N_148),
	.D(un4_dacsetpoints_i),
	.Y(un1_MasterReset_3)
);
defparam un1_MasterReset_3_0.INIT=16'hCFEF;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2[24]  (
	.A(Uart2RxFifoCount[6]),
	.B(Uart1RxFifoCount[6]),
	.C(un1_address_12_Z),
	.D(N_380),
	.Y(N_149)
);
defparam \un1_serialnumber_0_iv_0_o2[24] .INIT=16'hEAC0;
// @46:1323
  CFG4 DacSetpoints_1_0_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_216),
	.Y(DacSetpoints_1_0_1_sqmuxa)
);
defparam DacSetpoints_1_0_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1323
  CFG4 DacSetpoints_1_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_226),
	.D(N_216),
	.Y(DacSetpoints_1_1_1_sqmuxa)
);
defparam DacSetpoints_1_1_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1323
  CFG4 DacSetpoints_1_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_227),
	.D(N_216),
	.Y(DacSetpoints_1_2_1_sqmuxa)
);
defparam DacSetpoints_1_2_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1323
  CFG4 DacSetpoints_1_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_216),
	.Y(DacSetpoints_1_3_1_sqmuxa)
);
defparam DacSetpoints_1_3_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressDac_2_1[0]  (
	.A(DacSetpointReadAddressDac_0),
	.B(DacWriteCurrentState[6]),
	.C(DacWriteCurrentState[5]),
	.D(N_181),
	.Y(un1_DacSetpointReadAddressDac_2_1_0)
);
defparam \un1_DacSetpointReadAddressDac_2_1[0] .INIT=16'hFF02;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[30]  (
	.A(Uart3ClkDivider[6]),
	.B(N_2714),
	.C(N_373),
	.Y(un1_serialnumber_0_iv_0_Z[30])
);
defparam \un1_serialnumber_0_iv_0[30] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_a2[11]  (
	.A(RamAddress_7),
	.B(Address_1),
	.C(Address_0),
	.D(N_392),
	.Y(N_2722)
);
defparam \un1_serialnumber_1_iv_0_a2[11] .INIT=16'h1500;
// @46:1323
  CFG4 DacSetpoints_5_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_229),
	.Y(DacSetpoints_5_3_1_sqmuxa)
);
defparam DacSetpoints_5_3_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1323
  CFG4 DacSetpoints_5_0_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_229),
	.Y(DacSetpoints_5_0_1_sqmuxa)
);
defparam DacSetpoints_5_0_1_sqmuxa_0_a2.INIT=16'h4000;
// @46:1323
  CFG4 DacSetpoints_5_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_229),
	.D(N_226),
	.Y(DacSetpoints_5_1_1_sqmuxa)
);
defparam DacSetpoints_5_1_1_sqmuxa_0_a2.INIT=16'h2000;
// @46:1323
  CFG4 DacSetpoints_5_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_229),
	.D(N_227),
	.Y(DacSetpoints_5_2_1_sqmuxa)
);
defparam DacSetpoints_5_2_1_sqmuxa_0_a2.INIT=16'h2000;
// @46:1323
  CFG4 DacSetpoints_0_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_216),
	.Y(DacSetpoints_0_3_1_sqmuxa)
);
defparam DacSetpoints_0_3_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_0_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_227),
	.D(N_216),
	.Y(DacSetpoints_0_2_1_sqmuxa)
);
defparam DacSetpoints_0_2_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_0_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_226),
	.D(N_216),
	.Y(DacSetpoints_0_1_1_sqmuxa)
);
defparam DacSetpoints_0_1_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_0_0_1_sqmuxa_1_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_216),
	.Y(DacSetpoints_0_0_1_sqmuxa_1)
);
defparam DacSetpoints_0_0_1_sqmuxa_1_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_4_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_229),
	.Y(DacSetpoints_4_3_1_sqmuxa)
);
defparam DacSetpoints_4_3_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_4_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_229),
	.D(N_227),
	.Y(DacSetpoints_4_2_1_sqmuxa)
);
defparam DacSetpoints_4_2_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_4_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[0]),
	.B(DacSetpointReadAddressController[1]),
	.C(N_229),
	.D(N_226),
	.Y(DacSetpoints_4_1_1_sqmuxa)
);
defparam DacSetpoints_4_1_1_sqmuxa_0_a2.INIT=16'h1000;
// @46:1323
  CFG4 DacSetpoints_4_0_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_229),
	.Y(DacSetpoints_4_0_1_sqmuxa)
);
defparam DacSetpoints_4_0_1_sqmuxa_0_a2.INIT=16'h1000;
// @44:288
  CFG4 WriteAck_RNO (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(N_77_i)
);
defparam WriteAck_RNO.INIT=16'h3210;
// @44:288
  CFG4 un1_rst_1_i_a2_0_0 (
	.A(Address_3),
	.B(Address_1),
	.C(Address_0),
	.D(N_119),
	.Y(un1_rst_1_i_a2_0_0_Z)
);
defparam un1_rst_1_i_a2_0_0.INIT=16'h0155;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[6]  (
	.A(N_420),
	.B(Uart1RxFifoData[6]),
	.C(N_315),
	.D(N_316),
	.Y(un1_serialnumber_1_iv_0_3_Z[6])
);
defparam \un1_serialnumber_1_iv_0_3[6] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_5[7]  (
	.A(un1_serialnumber_1_iv_0_3_Z[7]),
	.B(N_420),
	.C(Uart1RxFifoData[7]),
	.Y(un1_serialnumber_1_iv_0_5_Z[7])
);
defparam \un1_serialnumber_1_iv_0_5[7] .INIT=8'hEA;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_1[27]  (
	.A(Uart3ClkDivider[3]),
	.B(un1_serialnumber_1_iv_0_0_Z[27]),
	.C(N_373),
	.Y(un1_serialnumber_1_iv_0_1_Z[27])
);
defparam \un1_serialnumber_1_iv_0_1[27] .INIT=8'hEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_2[25]  (
	.A(N_375),
	.B(un1_serialnumber_1_iv_0_1_Z[25]),
	.C(nHVEn1_i_Z),
	.D(N_2741),
	.Y(un1_serialnumber_1_iv_0_2_Z[25])
);
defparam \un1_serialnumber_1_iv_0_2[25] .INIT=16'hFFEC;
// @44:520
  CFG4 HVDis2_i_1_sqmuxa_0_a2_1_0 (
	.A(Uart2FifoReset_1_sqmuxa_0_a2_0_3_Z),
	.B(N_375),
	.C(Uart2FifoReset_1_sqmuxa_0_a2_0_2),
	.D(N_451),
	.Y(HVDis2_i_1_sqmuxa_0_a2_1)
);
defparam HVDis2_i_1_sqmuxa_0_a2_1_0.INIT=16'h8000;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_6[3]  (
	.A(N_213),
	.B(un1_serialnumber_1_iv_0_3_Z[3]),
	.C(N_2716),
	.Y(un1_serialnumber_1_iv_0_6_Z[3])
);
defparam \un1_serialnumber_1_iv_0_6[3] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_6[0]  (
	.A(DMMainPorts_1_RamBusDataOut[0]),
	.B(N_375),
	.C(N_2722),
	.D(N_278),
	.Y(un1_serialnumber_1_iv_0_6_Z[0])
);
defparam \un1_serialnumber_1_iv_0_6[0] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_4[0]  (
	.A(Uart0ClkDivider[0]),
	.B(un1_serialnumber_1_iv_0_0_Z[0]),
	.C(N_373),
	.Y(un1_serialnumber_1_iv_0_4_Z[0])
);
defparam \un1_serialnumber_1_iv_0_4[0] .INIT=8'hEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_6[2]  (
	.A(N_293),
	.B(N_294),
	.C(un1_serialnumber_1_iv_0_3_Z[2]),
	.Y(un1_serialnumber_1_iv_0_6_Z[2])
);
defparam \un1_serialnumber_1_iv_0_6[2] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_2[14]  (
	.A(N_390),
	.B(N_2739),
	.C(Uart3RxFifoCount[6]),
	.D(N_253),
	.Y(un1_serialnumber_0_iv_0_2_Z[14])
);
defparam \un1_serialnumber_0_iv_0_2[14] .INIT=16'hFFEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_7[1]  (
	.A(N_283),
	.B(N_284),
	.C(un1_serialnumber_1_iv_0_3_Z[1]),
	.Y(un1_serialnumber_1_iv_0_7_Z[1])
);
defparam \un1_serialnumber_1_iv_0_7[1] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_4[1]  (
	.A(RamAddress_4),
	.B(Address_3),
	.C(N_289),
	.D(N_133),
	.Y(un1_serialnumber_1_iv_0_4_Z[1])
);
defparam \un1_serialnumber_1_iv_0_4[1] .INIT=16'hF2F0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_2[26]  (
	.A(N_375),
	.B(N_2739),
	.C(HVDis2_i_Z),
	.D(N_246),
	.Y(un1_serialnumber_1_iv_0_2_Z[26])
);
defparam \un1_serialnumber_1_iv_0_2[26] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_2[13]  (
	.A(N_392),
	.B(un1_serialnumber_1_iv_0_1_Z[13]),
	.C(RamAddress_7),
	.D(N_2725),
	.Y(un1_serialnumber_1_iv_0_2_Z[13])
);
defparam \un1_serialnumber_1_iv_0_2[13] .INIT=16'hFFCE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_2[17]  (
	.A(N_375),
	.B(un1_serialnumber_0_iv_0_1_Z[17]),
	.C(Oe1_c),
	.D(N_301),
	.Y(un1_serialnumber_0_iv_0_2_Z[17])
);
defparam \un1_serialnumber_0_iv_0_2[17] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_3[5]  (
	.A(N_375),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.C(N_2722),
	.D(N_310),
	.Y(un1_serialnumber_1_iv_0_3_Z[5])
);
defparam \un1_serialnumber_1_iv_0_3[5] .INIT=16'hFFF8;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_2[5]  (
	.A(Uart0ClkDivider[5]),
	.B(un1_serialnumber_1_iv_0_0_Z[5]),
	.C(N_373),
	.Y(un1_serialnumber_1_iv_0_2_Z[5])
);
defparam \un1_serialnumber_1_iv_0_2[5] .INIT=8'hEC;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_o2[16]  (
	.A(un1_serialnumber_1_iv_0_o2_0_Z[16]),
	.B(Uart2RxFifoCount[8]),
	.C(N_380),
	.Y(N_170)
);
defparam \un1_serialnumber_1_iv_0_o2[16] .INIT=8'hEA;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0_o2[9]  (
	.A(un1_serialnumber_0_iv_0_o2_0_Z[9]),
	.B(Uart2RxFifoCount[1]),
	.C(N_380),
	.Y(N_167)
);
defparam \un1_serialnumber_0_iv_0_o2[9] .INIT=8'hEA;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_o2_0[15]  (
	.A(un1_serialnumber_1_iv_0_o2_0_0_Z[15]),
	.B(Uart2RxFifoCount[7]),
	.C(N_380),
	.Y(N_166)
);
defparam \un1_serialnumber_1_iv_0_o2_0[15] .INIT=8'hEA;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2[10]  (
	.A(un1_address_12_Z),
	.B(un1_serialnumber_1_iv_0_o2_1_Z[10]),
	.C(Uart1RxFifoCount[2]),
	.D(N_395),
	.Y(N_174)
);
defparam \un1_serialnumber_1_iv_0_o2[10] .INIT=16'hFFEC;
// @44:213
  CFG4 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(Uart0FifoReset_1_sqmuxa_0_a2_0_0_Z),
	.B(un8_readreq_10),
	.C(N_451),
	.D(Uart0FifoReset_1_sqmuxa_0_a2_1_Z),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @44:213
  CFG4 Uart1FifoReset_1_sqmuxa_0_a2 (
	.A(un8_readreq_10),
	.B(Uart1FifoReset_1_sqmuxa_0_a2_3_Z),
	.C(N_452),
	.D(Uart1FifoReset_1_sqmuxa_0_a2_2_Z),
	.Y(Uart1FifoReset_1_sqmuxa)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @44:213
  CFG4 Uart3FifoReset_1_sqmuxa_0_a2 (
	.A(Address_0),
	.B(Uart3FifoReset_1_sqmuxa_0_a2_2_Z),
	.C(RamAddress_7),
	.D(Address_1),
	.Y(Uart3FifoReset_1_sqmuxa)
);
defparam Uart3FifoReset_1_sqmuxa_0_a2.INIT=16'h8000;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_o2[14]  (
	.A(un1_serialnumber_0_iv_0_o2_0_0_Z[14]),
	.B(N_238),
	.C(Address_3),
	.D(N_369),
	.Y(N_176)
);
defparam \un1_serialnumber_0_iv_0_o2[14] .INIT=16'hFFEA;
// @44:288
  CFG3 \un1_serialnumber_1_iv_0_o3[28]  (
	.A(N_2714),
	.B(N_369),
	.C(un1_serialnumber_0_iv_0_o2_0_0_Z[14]),
	.Y(N_2703)
);
defparam \un1_serialnumber_1_iv_0_o3[28] .INIT=8'hFE;
// @44:213
  CFG2 WriteUart1_1_sqmuxa_0_a2 (
	.A(N_251),
	.B(LastWriteReq_Z),
	.Y(WriteUart1_1_sqmuxa)
);
defparam WriteUart1_1_sqmuxa_0_a2.INIT=4'h2;
// @44:212
  CFG2 ReadUart1_1_sqmuxa_0_a2 (
	.A(N_251),
	.B(LastReadReq_Z),
	.Y(ReadUart1_1_sqmuxa)
);
defparam ReadUart1_1_sqmuxa_0_a2.INIT=4'h2;
// @46:1323
  CFG4 DacSetpoints_3_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_216),
	.Y(DacSetpoints_3_3_1_sqmuxa)
);
defparam DacSetpoints_3_3_1_sqmuxa_0_a2.INIT=16'h8000;
// @46:1323
  CFG4 DacSetpoints_3_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_227),
	.D(N_216),
	.Y(DacSetpoints_3_2_1_sqmuxa)
);
defparam DacSetpoints_3_2_1_sqmuxa_0_a2.INIT=16'h8000;
// @46:1323
  CFG4 DacSetpoints_3_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_226),
	.D(N_216),
	.Y(DacSetpoints_3_1_1_sqmuxa)
);
defparam DacSetpoints_3_1_1_sqmuxa_0_a2.INIT=16'h8000;
// @46:1323
  CFG4 DacSetpoints_3_0_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_216),
	.Y(DacSetpoints_3_0_1_sqmuxa)
);
defparam DacSetpoints_3_0_1_sqmuxa_0_a2.INIT=16'h8000;
// @46:1323
  CFG4 DacSetpoints_2_3_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(un4_dacsetpoints_i),
	.D(N_216),
	.Y(DacSetpoints_2_3_1_sqmuxa)
);
defparam DacSetpoints_2_3_1_sqmuxa_0_a2.INIT=16'h2000;
// @46:1323
  CFG4 DacSetpoints_2_2_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_227),
	.D(N_216),
	.Y(DacSetpoints_2_2_1_sqmuxa)
);
defparam DacSetpoints_2_2_1_sqmuxa_0_a2.INIT=16'h2000;
// @46:1323
  CFG4 DacSetpoints_2_1_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_226),
	.D(N_216),
	.Y(DacSetpoints_2_1_1_sqmuxa)
);
defparam DacSetpoints_2_1_1_sqmuxa_0_a2.INIT=16'h2000;
// @46:1323
  CFG4 DacSetpoints_2_0_1_sqmuxa_0_a2 (
	.A(DacSetpointReadAddressController[1]),
	.B(DacSetpointReadAddressController[0]),
	.C(N_231),
	.D(N_216),
	.Y(DacSetpoints_2_0_1_sqmuxa)
);
defparam DacSetpoints_2_0_1_sqmuxa_0_a2.INIT=16'h2000;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2[3]  (
	.A(RamAddress_4),
	.B(Address_3),
	.C(N_2739),
	.D(N_133),
	.Y(N_135)
);
defparam \un1_serialnumber_1_iv_0_o2[3] .INIT=16'hF2F0;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_2[27]  (
	.A(un1_serialnumber_1_iv_0_1_Z[27]),
	.B(un1_serialnumber_0_iv_0_o2_0_Z[17]),
	.C(Uart2RxFifoCount[9]),
	.D(N_380),
	.Y(un1_serialnumber_1_iv_0_2_Z[27])
);
defparam \un1_serialnumber_1_iv_0_2[27] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_1[23]  (
	.A(un1_serialnumber_1_iv_0_0_Z[23]),
	.B(un1_serialnumber_1_iv_0_o2_0_Z[13]),
	.C(Uart2RxFifoCount[5]),
	.D(N_380),
	.Y(un1_serialnumber_1_iv_0_1_Z[23])
);
defparam \un1_serialnumber_1_iv_0_1[23] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_1[21]  (
	.A(un1_serialnumber_1_iv_0_0_Z[21]),
	.B(un1_serialnumber_1_iv_0_o2_0_Z[11]),
	.C(Uart2RxFifoCount[3]),
	.D(N_380),
	.Y(un1_serialnumber_1_iv_0_1_Z[21])
);
defparam \un1_serialnumber_1_iv_0_1[21] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_7[2]  (
	.A(N_378),
	.B(Uart0TxFifoEmpty),
	.C(N_297),
	.D(N_135),
	.Y(un1_serialnumber_1_iv_0_7_Z[2])
);
defparam \un1_serialnumber_1_iv_0_7[2] .INIT=16'hFFF2;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_8[1]  (
	.A(N_373),
	.B(un1_serialnumber_1_iv_0_4_Z[1]),
	.C(Uart0ClkDivider[1]),
	.D(N_202),
	.Y(un1_serialnumber_1_iv_0_8_Z[1])
);
defparam \un1_serialnumber_1_iv_0_8[1] .INIT=16'hFFCE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_2[11]  (
	.A(Uart1ClkDivider[3]),
	.B(un1_serialnumber_1_iv_0_0_Z[11]),
	.C(N_2722),
	.D(N_373),
	.Y(un1_serialnumber_1_iv_0_2_Z[11])
);
defparam \un1_serialnumber_1_iv_0_2[11] .INIT=16'hFEFC;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0_4[4]  (
	.A(un1_serialnumber_0_iv_0_0_Z[4]),
	.B(Uart0ClkDivider[4]),
	.C(N_373),
	.D(N_176),
	.Y(un1_serialnumber_0_iv_0_4_Z[4])
);
defparam \un1_serialnumber_0_iv_0_4[4] .INIT=16'hFFEA;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[24]  (
	.A(N_149),
	.B(un1_serialnumber_0_iv_0_1_Z[24]),
	.C(N_2708),
	.D(N_2709),
	.Y(un1_serialnumber_0_iv_0_Z[24])
);
defparam \un1_serialnumber_0_iv_0[24] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0_o2[15]  (
	.A(N_300),
	.B(N_2703),
	.C(Address_3),
	.D(N_238),
	.Y(N_160)
);
defparam \un1_serialnumber_1_iv_0_o2[15] .INIT=16'hFEEE;
// @44:288
  CFG3 \un1_serialnumber_0_iv_0[20]  (
	.A(un1_serialnumber_0_iv_0_0_Z[20]),
	.B(N_174),
	.C(N_2739),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=8'hFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[10]  (
	.A(Uart1ClkDivider[2]),
	.B(un1_serialnumber_1_iv_0_0_Z[10]),
	.C(N_373),
	.D(N_174),
	.Y(un1_serialnumber_1_iv_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0[10] .INIT=16'hFFEC;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[8]  (
	.A(N_202),
	.B(un1_serialnumber_0_iv_0_0_Z[8]),
	.C(un1_serialnumber_0_iv_0_1_Z[8]),
	.D(un1_serialnumber_0_iv_0_2_Z[8]),
	.Y(un1_serialnumber_0_iv_0_Z[8])
);
defparam \un1_serialnumber_0_iv_0[8] .INIT=16'hFFFE;
// @44:212
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(ReadUart3_1_sqmuxa_0_a2_1_Z),
	.B(N_220),
	.C(RamAddress_6),
	.D(N_392),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h0800;
// @44:213
  CFG4 WriteUart3_1_sqmuxa_0_a2 (
	.A(WriteUart3_1_sqmuxa_0_a2_1_Z),
	.B(N_220),
	.C(RamAddress_6),
	.D(N_392),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=16'h0800;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[13]  (
	.A(un1_serialnumber_1_iv_0_o2_0_Z[13]),
	.B(un1_serialnumber_1_iv_0_2_Z[13]),
	.C(Uart2RxFifoCount[5]),
	.D(N_380),
	.Y(un1_serialnumber[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[12]  (
	.A(N_2714),
	.B(un1_serialnumber_0_iv_0_o2_0_Z[22]),
	.C(un1_serialnumber_0_iv_0_0_Z[12]),
	.D(un1_serialnumber_0_iv_0_o2_1_Z[22]),
	.Y(un1_serialnumber[12])
);
defparam \un1_serialnumber_0_iv_0[12] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[29]  (
	.A(N_375),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.C(N_366),
	.D(N_176),
	.Y(un1_serialnumber[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[17]  (
	.A(un1_serialnumber_0_iv_0_o2_0_Z[17]),
	.B(un1_serialnumber_0_iv_0_2_Z[17]),
	.C(Uart2RxFifoCount[9]),
	.D(N_380),
	.Y(un1_serialnumber[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=16'hFEEE;
// @44:520
  CFG3 Uart2TxFifoData_1_sqmuxa_0_a2 (
	.A(HVDis2_i_0_sqmuxa),
	.B(N_230),
	.C(N_238),
	.Y(Uart2TxFifoData_1_sqmuxa)
);
defparam Uart2TxFifoData_1_sqmuxa_0_a2.INIT=8'h80;
// @44:520
  CFG3 Uart0TxFifoData_0_sqmuxa_0_a2 (
	.A(Uart0TxFifoData_0_sqmuxa_0_a2_0_1_Z),
	.B(HVDis2_i_0_sqmuxa),
	.C(N_230),
	.Y(Uart0TxFifoData_0_sqmuxa)
);
defparam Uart0TxFifoData_0_sqmuxa_0_a2.INIT=8'h80;
// @44:213
  CFG3 WriteUart2_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(N_238),
	.C(N_230),
	.Y(WriteUart2_1_sqmuxa)
);
defparam WriteUart2_1_sqmuxa_0_a2.INIT=8'h40;
// @44:213
  CFG3 WriteUart0_0_sqmuxa_0_a2 (
	.A(Uart0TxFifoData_0_sqmuxa_0_a2_0_1_Z),
	.B(N_230),
	.C(LastWriteReq_Z),
	.Y(WriteUart0_0_sqmuxa)
);
defparam WriteUart0_0_sqmuxa_0_a2.INIT=8'h08;
// @44:212
  CFG3 ReadUart2_1_sqmuxa_0_a2 (
	.A(LastReadReq_Z),
	.B(N_238),
	.C(N_230),
	.Y(ReadUart2_1_sqmuxa)
);
defparam ReadUart2_1_sqmuxa_0_a2.INIT=8'h40;
// @44:212
  CFG3 ReadUart0_1_sqmuxa_0_a2 (
	.A(Uart0TxFifoData_0_sqmuxa_0_a2_0_1_Z),
	.B(N_230),
	.C(LastReadReq_Z),
	.Y(ReadUart0_1_sqmuxa)
);
defparam ReadUart0_1_sqmuxa_0_a2.INIT=8'h08;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[22]  (
	.A(un1_serialnumber_0_iv_0_o2_0_Z[22]),
	.B(Uart2ClkDivider[6]),
	.C(un1_serialnumber_0_iv_0_o2_1_Z[22]),
	.D(N_373),
	.Y(un1_serialnumber[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=16'hFEFA;
// @44:288
  CFG4 un1_rst_1_i_o2 (
	.A(RamAddress_6),
	.B(un1_rst_1_i_a2_0_0_Z),
	.C(N_220),
	.D(N_230),
	.Y(N_140)
);
defparam un1_rst_1_i_o2.INIT=16'hFF40;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[11]  (
	.A(un1_serialnumber_1_iv_0_2_Z[11]),
	.B(un1_serialnumber_1_iv_0_o2_0_Z[11]),
	.C(Uart2RxFifoCount[3]),
	.D(N_380),
	.Y(un1_serialnumber_1_iv_0_Z[11])
);
defparam \un1_serialnumber_1_iv_0[11] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(N_234),
	.B(un1_serialnumber_1_iv_0_0_Z[16]),
	.C(N_170),
	.D(N_160),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[19]  (
	.A(N_2735),
	.B(un1_serialnumber_1_iv_0_0_Z[19]),
	.C(N_167),
	.D(N_160),
	.Y(un1_serialnumber_1_iv_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0[19] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[14]  (
	.A(N_176),
	.B(N_149),
	.C(un1_serialnumber_0_iv_0_2_Z[14]),
	.D(un1_serialnumber_0_iv_0_1_Z[14]),
	.Y(un1_serialnumber_0_iv_0_Z[14])
);
defparam \un1_serialnumber_0_iv_0[14] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[0]  (
	.A(un1_serialnumber_1_iv_0_4_Z[0]),
	.B(un1_serialnumber_1_iv_0_8_Z[0]),
	.C(N_420),
	.D(Uart1RxFifoData[0]),
	.Y(un1_serialnumber_1_iv_0_Z[0])
);
defparam \un1_serialnumber_1_iv_0[0] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[27]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_2_Z[27]),
	.D(N_2703),
	.Y(un1_serialnumber_1_iv_0_Z[27])
);
defparam \un1_serialnumber_1_iv_0[27] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_0_iv_0[4]  (
	.A(un1_serialnumber_0_iv_0_1_Z[4]),
	.B(un1_serialnumber_0_iv_0_4_Z[4]),
	.C(N_420),
	.D(Uart1RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_0_Z[4])
);
defparam \un1_serialnumber_0_iv_0[4] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[7]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_6_Z[7]),
	.D(N_2703),
	.Y(un1_serialnumber_1_iv_0_Z[7])
);
defparam \un1_serialnumber_1_iv_0[7] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[6]  (
	.A(un1_serialnumber_1_iv_0_3_Z[6]),
	.B(un1_serialnumber_1_iv_0_0_Z[6]),
	.C(N_160),
	.D(N_317),
	.Y(un1_serialnumber_1_iv_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[5]  (
	.A(un1_serialnumber_1_iv_0_3_Z[5]),
	.B(un1_serialnumber_1_iv_0_2_Z[5]),
	.C(N_420),
	.D(Uart1RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0[5] .INIT=16'hFEEE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_3_Z[25]),
	.D(N_2703),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[26]  (
	.A(un1_serialnumber_1_iv_0_2_Z[26]),
	.B(N_2714),
	.C(N_170),
	.D(N_2745),
	.Y(un1_serialnumber[26])
);
defparam \un1_serialnumber_1_iv_0[26] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[28]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_0_Z[28]),
	.D(N_2703),
	.Y(un1_serialnumber[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[21]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_1_Z[21]),
	.D(N_2703),
	.Y(un1_serialnumber[21])
);
defparam \un1_serialnumber_1_iv_0[21] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[23]  (
	.A(N_238),
	.B(Address_3),
	.C(un1_serialnumber_1_iv_0_1_Z[23]),
	.D(N_2703),
	.Y(un1_serialnumber[23])
);
defparam \un1_serialnumber_1_iv_0[23] .INIT=16'hFFF8;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[15]  (
	.A(un1_serialnumber_1_iv_0_0_Z[15]),
	.B(N_166),
	.C(N_160),
	.D(N_2729),
	.Y(un1_serialnumber[15])
);
defparam \un1_serialnumber_1_iv_0[15] .INIT=16'hFFFE;
// @44:288
  CFG4 \un1_serialnumber_1_iv_0[31]  (
	.A(N_2703),
	.B(N_364),
	.C(Address_3),
	.D(N_238),
	.Y(un1_serialnumber[31])
);
defparam \un1_serialnumber_1_iv_0[31] .INIT=16'hFEEE;
// @44:288
  CFG4 \DataOut_RNO[18]  (
	.A(un1_serialnumber_1_iv_1_0_4_Z[18]),
	.B(un1_serialnumber_1_iv_1_0_3_Z[18]),
	.C(un1_serialnumber_1_iv_1_0_2_Z[18]),
	.D(N_262),
	.Y(un1_serialnumber_1_iv_i)
);
defparam \DataOut_RNO[18] .INIT=16'h0001;
// @44:288
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_0_0_Z[3]),
	.B(un1_serialnumber_1_iv_0_1_Z[3]),
	.C(un1_serialnumber_1_iv_0_6_Z[3]),
	.D(un1_serialnumber_1_iv_0_7_Z[3]),
	.Y(un1_serialnumber_1_iv_i_Z[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @44:288
  CFG3 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_0_5_Z[2]),
	.B(un1_serialnumber_1_iv_0_7_Z[2]),
	.C(un1_serialnumber_1_iv_0_6_Z[2]),
	.Y(un1_serialnumber_1_iv_i_Z[2])
);
defparam \DataOut_RNO[2] .INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  DacWriteCurrentState,
  DacASetpointToWrite,
  un1_DacWriteCurrentState_8_1z,
  un1_DacWriteCurrentState_6_1z,
  un1_DacWriteCurrentState_7_1z,
  un1_DacWriteCurrentState_10_1z,
  un1_DacWriteCurrentState_9_1z,
  SpiRst_4,
  un1_DacWriteCurrentState_11_1z,
  SpiRst_3,
  un1_nCsDacs0_i_2_1z,
  un1_nCsDacs2_i_1z,
  un1_nCsDacs2_i_1_1z,
  un1_nCsDacs2_i_2_1z,
  SpiRst_2,
  un1_nCsDacs3_i_1z,
  un1_nCsDacs3_i_1_1z,
  un1_nCsDacs3_i_2_1z,
  SpiRst_1,
  un1_nCsDacs4_i_1z,
  un1_nCsDacs4_i_1_1z,
  un1_nCsDacs4_i_2_1z,
  SpiRst_0,
  un1_nCsDacs0_i_1_1z,
  un1_nCsDacs0_i_1z,
  SpiRst,
  SpiXferComplete,
  TP1_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiA_c
)
;
input [3:1] DacWriteCurrentState ;
input [23:0] DacASetpointToWrite ;
output un1_DacWriteCurrentState_8_1z ;
output un1_DacWriteCurrentState_6_1z ;
output un1_DacWriteCurrentState_7_1z ;
output un1_DacWriteCurrentState_10_1z ;
output un1_DacWriteCurrentState_9_1z ;
input SpiRst_4 ;
output un1_DacWriteCurrentState_11_1z ;
input SpiRst_3 ;
output un1_nCsDacs0_i_2_1z ;
output un1_nCsDacs2_i_1z ;
output un1_nCsDacs2_i_1_1z ;
output un1_nCsDacs2_i_2_1z ;
input SpiRst_2 ;
output un1_nCsDacs3_i_1z ;
output un1_nCsDacs3_i_1_1z ;
output un1_nCsDacs3_i_2_1z ;
input SpiRst_1 ;
output un1_nCsDacs4_i_1z ;
output un1_nCsDacs4_i_1_1z ;
output un1_nCsDacs4_i_2_1z ;
input SpiRst_0 ;
output un1_nCsDacs0_i_1_1z ;
output un1_nCsDacs0_i_1z ;
input SpiRst ;
output SpiXferComplete ;
output TP1_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiA_c ;
wire un1_DacWriteCurrentState_8_1z ;
wire un1_DacWriteCurrentState_6_1z ;
wire un1_DacWriteCurrentState_7_1z ;
wire un1_DacWriteCurrentState_10_1z ;
wire un1_DacWriteCurrentState_9_1z ;
wire SpiRst_4 ;
wire un1_DacWriteCurrentState_11_1z ;
wire SpiRst_3 ;
wire un1_nCsDacs0_i_2_1z ;
wire un1_nCsDacs2_i_1z ;
wire un1_nCsDacs2_i_1_1z ;
wire un1_nCsDacs2_i_2_1z ;
wire SpiRst_2 ;
wire un1_nCsDacs3_i_1z ;
wire un1_nCsDacs3_i_1_1z ;
wire un1_nCsDacs3_i_2_1z ;
wire SpiRst_1 ;
wire un1_nCsDacs4_i_1z ;
wire un1_nCsDacs4_i_1_1z ;
wire un1_nCsDacs4_i_2_1z ;
wire SpiRst_0 ;
wire un1_nCsDacs0_i_1_1z ;
wire un1_nCsDacs0_i_1z ;
wire SpiRst ;
wire SpiXferComplete ;
wire TP1_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiA_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire MosiA_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_186_FCO ;
wire un6_clkdiv_s_1_186_S ;
wire un6_clkdiv_s_1_186_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_2 ;
wire Mosi_i_3_23_1_wmux_0_Y_2 ;
wire N_2529 ;
wire N_2530 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_2 ;
wire N_2523 ;
wire N_2526 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_0 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_0 ;
wire Mosi_i_3_18_2_wmux_3_FCO ;
wire Mosi_i_3_18_2_wmux_3_S ;
wire N_2539 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_0_wmux_S ;
wire SpiBitPos_1_sqmuxa_fc_0_1 ;
wire CO0_fc ;
wire un4_xfercomplete_ilto4_1_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_3 ;
wire Mosi_i_3_21_1_1 ;
wire Mosi_i_3 ;
wire _decfrac23_2_Z ;
wire SpiBitPos_1_sqmuxa_fc_0_0 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_2529_1 ;
wire N_2523_2 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_1_Z ;
wire CO3 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI4O8I (
	.A(un1_rst_1_set_Z),
	.B(un1_rst_3_rs_Z),
	.C(MosiA_crs),
	.Y(MosiA_c)
);
defparam Mosi_i_RNI4O8I.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiA_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(TP1_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_186 (
	.FCO(un6_clkdiv_s_1_186_FCO),
	.S(un6_clkdiv_s_1_186_S),
	.Y(un6_clkdiv_s_1_186_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_186.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_186_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_2529),
	.D(N_2530),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_2),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2523),
	.D(N_2526),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_0),
	.Y(N_2526),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_0),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO),
	.S(Mosi_i_3_18_2_wmux_3_S),
	.Y(N_2539),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_0_wmux_S),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @46:690
  CFG4 \SpiBitPos_6_1.ANB0_fc  (
	.A(SpiBitPos_1_sqmuxa_fc_0_1),
	.B(un3_clkdiv_i),
	.C(SpiBitPos_Z[0]),
	.D(TP1_c),
	.Y(CO0_fc)
);
defparam \SpiBitPos_6_1.ANB0_fc .INIT=16'h0080;
// @38:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un4_xfercomplete_ilto4_1_Z),
	.D(SpiXferComplete),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2539),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_3)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_3),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_1)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @46:1299
  CFG2 un1_nCsDacs0_i (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst),
	.Y(un1_nCsDacs0_i_1z)
);
defparam un1_nCsDacs0_i.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs0_i_1 (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst),
	.Y(un1_nCsDacs0_i_1_1z)
);
defparam un1_nCsDacs0_i_1.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs4_i_2 (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst_0),
	.Y(un1_nCsDacs4_i_2_1z)
);
defparam un1_nCsDacs4_i_2.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs4_i_1 (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst_0),
	.Y(un1_nCsDacs4_i_1_1z)
);
defparam un1_nCsDacs4_i_1.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs4_i (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst_0),
	.Y(un1_nCsDacs4_i_1z)
);
defparam un1_nCsDacs4_i.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs3_i_2 (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst_1),
	.Y(un1_nCsDacs3_i_2_1z)
);
defparam un1_nCsDacs3_i_2.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs3_i_1 (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst_1),
	.Y(un1_nCsDacs3_i_1_1z)
);
defparam un1_nCsDacs3_i_1.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs3_i (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst_1),
	.Y(un1_nCsDacs3_i_1z)
);
defparam un1_nCsDacs3_i.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs2_i_2 (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst_2),
	.Y(un1_nCsDacs2_i_2_1z)
);
defparam un1_nCsDacs2_i_2.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs2_i_1 (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst_2),
	.Y(un1_nCsDacs2_i_1_1z)
);
defparam un1_nCsDacs2_i_1.INIT=4'hD;
// @46:1299
  CFG2 un1_nCsDacs2_i (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst_2),
	.Y(un1_nCsDacs2_i_1z)
);
defparam un1_nCsDacs2_i.INIT=4'hD;
// @38:133
  CFG2 _decfrac23_2 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(_decfrac23_2_Z)
);
defparam _decfrac23_2.INIT=4'h1;
// @46:1299
  CFG2 un1_nCsDacs0_i_2 (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst),
	.Y(un1_nCsDacs0_i_2_1z)
);
defparam un1_nCsDacs0_i_2.INIT=4'hD;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2530)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @46:690
  CFG2 _decfrac23_2_RNI50ME (
	.A(_decfrac23_2_Z),
	.B(SpiXferComplete),
	.Y(SpiBitPos_1_sqmuxa_fc_0_0)
);
defparam _decfrac23_2_RNI50ME.INIT=4'h1;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:131
  CFG3 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un4_xfercomplete_ilto4_1_Z)
);
defparam un4_xfercomplete_ilto4_1.INIT=8'hFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_11 (
	.A(SpiRst_3),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_11_1z)
);
defparam un1_DacWriteCurrentState_11.INIT=16'hFFFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_9 (
	.A(SpiRst_4),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_9_1z)
);
defparam un1_DacWriteCurrentState_9.INIT=16'hFFFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_10 (
	.A(SpiRst),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_10_1z)
);
defparam un1_DacWriteCurrentState_10.INIT=16'hFFFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_7 (
	.A(SpiRst_2),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_7_1z)
);
defparam un1_DacWriteCurrentState_7.INIT=16'hFFFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_6 (
	.A(SpiRst_1),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_6_1z)
);
defparam un1_DacWriteCurrentState_6.INIT=16'hFFFE;
// @46:1299
  CFG4 un1_DacWriteCurrentState_8 (
	.A(SpiRst_0),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacWriteCurrentState_8_1z)
);
defparam un1_DacWriteCurrentState_8.INIT=16'hFFFE;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2529_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2523_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @46:690
  CFG3 _decfrac23_2_RNIL06P (
	.A(_decfrac23_2_Z),
	.B(SpiXferComplete),
	.C(SpiBitPos_Z[2]),
	.Y(SpiBitPos_1_sqmuxa_fc_0_1)
);
defparam _decfrac23_2_RNIL06P.INIT=8'h31;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(_decfrac23_2_Z),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h4000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2529_1),
	.Y(N_2529)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2523_2),
	.Y(N_2523)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG2 SpiBitPos_1_sqmuxa_1 (
	.A(un3_clkdiv_i),
	.B(TP1_c),
	.Y(SpiBitPos_1_sqmuxa_1_Z)
);
defparam SpiBitPos_1_sqmuxa_1.INIT=4'h2;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacASetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:89
  CFG3 Sck_i_0 (
	.A(TP1_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG4 XferComplete_i_RNO (
	.A(TP1_c),
	.B(SpiXferComplete),
	.C(_decfrac23_2_Z),
	.D(un4_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCEC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[0]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_1_sqmuxa_1_Z),
	.C(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=8'h78;
// @38:114
  CFG4 \SpiBitPos_6_1.CO3  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(CO3)
);
defparam \SpiBitPos_6_1.CO3 .INIT=16'hEC00;
// @38:89
  CFG4 _decfrac23_RNINKR71 (
	.A(TP1_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNINKR71.INIT=16'hAC0C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[1]),
	.B(Sck_i_0_sqmuxa_0_Z),
	.C(CO0_fc),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=16'h965A;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[4]),
	.C(CO3),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h963C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_fc_0_0),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'h96AA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_fc_0_1),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(SpiBitPos_1_sqmuxa_1_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h96AA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  DacWriteCurrentState,
  MosiA_c,
  TP1_c,
  un1_nCsDacs0_i,
  un1_nCsDacs0_i_1,
  SpiRst_4,
  un1_nCsDacs4_i_2,
  un1_nCsDacs4_i_1,
  un1_nCsDacs4_i,
  SpiRst_3,
  un1_nCsDacs3_i_2,
  un1_nCsDacs3_i_1,
  un1_nCsDacs3_i,
  SpiRst_2,
  un1_nCsDacs2_i_2,
  un1_nCsDacs2_i_1,
  un1_nCsDacs2_i,
  un1_nCsDacs0_i_2,
  SpiRst_1,
  un1_DacWriteCurrentState_11,
  SpiRst_0,
  un1_DacWriteCurrentState_9,
  un1_DacWriteCurrentState_10,
  un1_DacWriteCurrentState_7,
  un1_DacWriteCurrentState_6,
  un1_DacWriteCurrentState_8,
  un1_DacWriteCurrentState_12_1z,
  un1_MasterReset_1_1,
  N_2913,
  un1_MasterReset_1_i_1z,
  shot_i,
  DacASetpointWritten,
  WriteDacs,
  LastWriteDac_1z,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
input [6:0] DacWriteCurrentState ;
output MosiA_c ;
output TP1_c ;
output un1_nCsDacs0_i ;
output un1_nCsDacs0_i_1 ;
input SpiRst_4 ;
output un1_nCsDacs4_i_2 ;
output un1_nCsDacs4_i_1 ;
output un1_nCsDacs4_i ;
input SpiRst_3 ;
output un1_nCsDacs3_i_2 ;
output un1_nCsDacs3_i_1 ;
output un1_nCsDacs3_i ;
input SpiRst_2 ;
output un1_nCsDacs2_i_2 ;
output un1_nCsDacs2_i_1 ;
output un1_nCsDacs2_i ;
output un1_nCsDacs0_i_2 ;
input SpiRst_1 ;
output un1_DacWriteCurrentState_11 ;
input SpiRst_0 ;
output un1_DacWriteCurrentState_9 ;
output un1_DacWriteCurrentState_10 ;
output un1_DacWriteCurrentState_7 ;
output un1_DacWriteCurrentState_6 ;
output un1_DacWriteCurrentState_8 ;
output un1_DacWriteCurrentState_12_1z ;
input un1_MasterReset_1_1 ;
input N_2913 ;
output un1_MasterReset_1_i_1z ;
input shot_i ;
output DacASetpointWritten ;
input WriteDacs ;
output LastWriteDac_1z ;
output un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire MosiA_c ;
wire TP1_c ;
wire un1_nCsDacs0_i ;
wire un1_nCsDacs0_i_1 ;
wire SpiRst_4 ;
wire un1_nCsDacs4_i_2 ;
wire un1_nCsDacs4_i_1 ;
wire un1_nCsDacs4_i ;
wire SpiRst_3 ;
wire un1_nCsDacs3_i_2 ;
wire un1_nCsDacs3_i_1 ;
wire un1_nCsDacs3_i ;
wire SpiRst_2 ;
wire un1_nCsDacs2_i_2 ;
wire un1_nCsDacs2_i_1 ;
wire un1_nCsDacs2_i ;
wire un1_nCsDacs0_i_2 ;
wire SpiRst_1 ;
wire un1_DacWriteCurrentState_11 ;
wire SpiRst_0 ;
wire un1_DacWriteCurrentState_9 ;
wire un1_DacWriteCurrentState_10 ;
wire un1_DacWriteCurrentState_7 ;
wire un1_DacWriteCurrentState_6 ;
wire un1_DacWriteCurrentState_8 ;
wire un1_DacWriteCurrentState_12_1z ;
wire un1_MasterReset_1_1 ;
wire N_2913 ;
wire un1_MasterReset_1_i_1z ;
wire shot_i ;
wire DacASetpointWritten ;
wire WriteDacs ;
wire LastWriteDac_1z ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire SpiRst_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
// @45:134
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteDacs),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  CFG4 un1_MasterReset_1_i (
	.A(DacWriteCurrentState[0]),
	.B(DacWriteCurrentState[6]),
	.C(DacWriteCurrentState[5]),
	.D(shot_i),
	.Y(un1_MasterReset_1_i_1z)
);
defparam un1_MasterReset_1_i.INIT=16'h0001;
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(LastWriteDac_1z),
	.D(WriteDacs),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @45:166
  CFG2 LastWriteDac_RNI8HMQ (
	.A(WriteDacs),
	.B(LastWriteDac_1z),
	.Y(un1_LastWriteDac_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(LastWriteDac_1z),
	.D(WriteDacs),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h4004;
// @45:134
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(LastWriteDac_1z),
	.D(WriteDacs),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferComplete),
	.C(LastWriteDac_1z),
	.D(WriteDacs),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h4FFF;
// @46:1299
  CFG4 un1_DacWriteCurrentState_12 (
	.A(WriteDacs),
	.B(DacWriteCurrentState[6]),
	.C(N_2913),
	.D(un1_MasterReset_1_1),
	.Y(un1_DacWriteCurrentState_12_1z)
);
defparam un1_DacWriteCurrentState_12.INIT=16'h2203;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.DacWriteCurrentState(DacWriteCurrentState[3:1]),
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.un1_DacWriteCurrentState_8_1z(un1_DacWriteCurrentState_8),
	.un1_DacWriteCurrentState_6_1z(un1_DacWriteCurrentState_6),
	.un1_DacWriteCurrentState_7_1z(un1_DacWriteCurrentState_7),
	.un1_DacWriteCurrentState_10_1z(un1_DacWriteCurrentState_10),
	.un1_DacWriteCurrentState_9_1z(un1_DacWriteCurrentState_9),
	.SpiRst_4(SpiRst_0),
	.un1_DacWriteCurrentState_11_1z(un1_DacWriteCurrentState_11),
	.SpiRst_3(SpiRst_1),
	.un1_nCsDacs0_i_2_1z(un1_nCsDacs0_i_2),
	.un1_nCsDacs2_i_1z(un1_nCsDacs2_i),
	.un1_nCsDacs2_i_1_1z(un1_nCsDacs2_i_1),
	.un1_nCsDacs2_i_2_1z(un1_nCsDacs2_i_2),
	.SpiRst_2(SpiRst_2),
	.un1_nCsDacs3_i_1z(un1_nCsDacs3_i),
	.un1_nCsDacs3_i_1_1z(un1_nCsDacs3_i_1),
	.un1_nCsDacs3_i_2_1z(un1_nCsDacs3_i_2),
	.SpiRst_1(SpiRst_3),
	.un1_nCsDacs4_i_1z(un1_nCsDacs4_i),
	.un1_nCsDacs4_i_1_1z(un1_nCsDacs4_i_1),
	.un1_nCsDacs4_i_2_1z(un1_nCsDacs4_i_2),
	.SpiRst_0(SpiRst_4),
	.un1_nCsDacs0_i_1_1z(un1_nCsDacs0_i_1),
	.un1_nCsDacs0_i_1z(un1_nCsDacs0_i),
	.SpiRst(SpiRst_Z),
	.SpiXferComplete(SpiXferComplete),
	.TP1_c(TP1_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiA_c(MosiA_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacWriteCurrentState,
  un1_DacSetpoints_4_0_iv_0_0,
  DacSetpoints_4_2_0,
  DacSetpoints_4_0_0,
  DacSetpoints_4_3_0,
  DacSetpoints_4_1_0,
  DacBSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0_0,
  N_11,
  N_2913,
  un4_dacsetpoints_i,
  N_148,
  shot_i,
  N_2872_i_1z,
  N_2873_i_1z,
  N_2868_i_1z,
  N_2871_i_1z,
  N_2870_i_1z,
  N_2869_i_1z,
  SpiRst_0,
  SpiRst,
  SpiXferComplete,
  SckB_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiB_c,
  N_2856_i_set,
  N_2856_i_i
)
;
input [5:1] DacWriteCurrentState ;
output un1_DacSetpoints_4_0_iv_0_0 ;
input DacSetpoints_4_2_0 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_3_0 ;
input DacSetpoints_4_1_0 ;
input [23:0] DacBSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
output N_11 ;
input N_2913 ;
input un4_dacsetpoints_i ;
input N_148 ;
input shot_i ;
output N_2872_i_1z ;
output N_2873_i_1z ;
output N_2868_i_1z ;
output N_2871_i_1z ;
output N_2870_i_1z ;
output N_2869_i_1z ;
input SpiRst_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckB_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiB_c ;
input N_2856_i_set ;
output N_2856_i_i ;
wire un1_DacSetpoints_4_0_iv_0_0 ;
wire DacSetpoints_4_2_0 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_3_0 ;
wire DacSetpoints_4_1_0 ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
wire N_11 ;
wire N_2913 ;
wire un4_dacsetpoints_i ;
wire N_148 ;
wire shot_i ;
wire N_2872_i_1z ;
wire N_2873_i_1z ;
wire N_2868_i_1z ;
wire N_2871_i_1z ;
wire N_2870_i_1z ;
wire N_2869_i_1z ;
wire SpiRst_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiB_c ;
wire N_2856_i_set ;
wire N_2856_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a3_0_1;
wire [2:2] un1_DacSetpoints_4_0_iv_0_0_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_2856_i_Z ;
wire un1_rst_3_rs_0 ;
wire MosiB_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_2861 ;
wire GND ;
wire Sck_i_0_0 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_187_FCO ;
wire un6_clkdiv_s_1_187_S ;
wire un6_clkdiv_s_1_187_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S ;
wire Mosi_i_3_23_1_wmux_0_Y ;
wire N_2552 ;
wire N_2553 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_0_wmux_S ;
wire N_2546 ;
wire N_2549 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_2 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_2 ;
wire Mosi_i_3_18_2_wmux_3_FCO_4 ;
wire Mosi_i_3_18_2_wmux_3_S_4 ;
wire N_2562 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_4 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_4 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_4 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_4 ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_0_Z ;
wire Mosi_i_3_21_1_3 ;
wire Mosi_i_3 ;
wire CO3_s_a0_0 ;
wire CO1_a0_0 ;
wire N_2866 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un1_MasterReset_5_i_a3_0_1_Z ;
wire N_2552_1 ;
wire N_2546_2 ;
wire N_2859 ;
wire un1_MasterReset_5_i_1_Z ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11_0 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 N_2856_i_i_0 (
	.A(N_2856_i_Z),
	.Y(N_2856_i_i)
);
defparam N_2856_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNIN1LE (
	.A(N_2856_i_set),
	.B(un1_rst_3_rs_0),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNIN1LE.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2861),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_2856_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_187 (
	.FCO(un6_clkdiv_s_1_187_FCO),
	.S(un6_clkdiv_s_1_187_S),
	.Y(un6_clkdiv_s_1_187_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_187.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_187_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S),
	.Y(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_2552),
	.D(N_2553),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_0_wmux_S),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2546),
	.D(N_2549),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_2),
	.Y(N_2549),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_2),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_4),
	.S(Mosi_i_3_18_2_wmux_3_S_4),
	.Y(N_2562),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_4),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_4),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_4),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_4),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2562),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_0_Z)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_3),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m3_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_0_Z),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_i_m3_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_3)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG2 \SpiBitPos_6_1.CO3_s_a0  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.Y(CO3_s_a0_0)
);
defparam \SpiBitPos_6_1.CO3_s_a0 .INIT=4'h1;
// @38:114
  CFG2 \SpiBitPos_6_1.CO1_a0  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(CO1_a0_0)
);
defparam \SpiBitPos_6_1.CO1_a0 .INIT=4'h1;
// @46:1299
  CFG2 \un1_DacSetpoints_4_0_iv_0_a3_0[2]  (
	.A(DacWriteCurrentState[3]),
	.B(DacSetpoints_4_1_0),
	.Y(N_2866)
);
defparam \un1_DacSetpoints_4_0_iv_0_a3_0[2] .INIT=4'h8;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:89
  CFG2 un1_rst_3_0_a3 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3.INIT=4'hB;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2553)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @44:288
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a3_0_2[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a3_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a3_0_2[0] .INIT=8'h20;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0_0[2]  (
	.A(DacSetpoints_4_3_0),
	.B(DacSetpoints_4_0_0),
	.C(DacWriteCurrentState[4]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_DacSetpoints_4_0_iv_0_0_Z[2])
);
defparam \un1_DacSetpoints_4_0_iv_0_0[2] .INIT=16'hEAC0;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @46:1299
  CFG4 un1_MasterReset_5_i_a3_0_1 (
	.A(DacWriteCurrentState[4]),
	.B(DacWriteCurrentState[3]),
	.C(DacWriteCurrentState[2]),
	.D(DacWriteCurrentState[1]),
	.Y(un1_MasterReset_5_i_a3_0_1_Z)
);
defparam un1_MasterReset_5_i_a3_0_1.INIT=16'h0001;
// @46:1299
  CFG2 N_2869_i (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst_0),
	.Y(N_2869_i_1z)
);
defparam N_2869_i.INIT=4'hD;
// @46:1299
  CFG2 N_2870_i (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst_0),
	.Y(N_2870_i_1z)
);
defparam N_2870_i.INIT=4'hD;
// @46:1299
  CFG2 N_2871_i (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst_0),
	.Y(N_2871_i_1z)
);
defparam N_2871_i.INIT=4'hD;
// @46:1299
  CFG2 N_2868_i (
	.A(DacWriteCurrentState[1]),
	.B(SpiRst),
	.Y(N_2868_i_1z)
);
defparam N_2868_i.INIT=4'hD;
// @46:1299
  CFG2 N_2873_i (
	.A(DacWriteCurrentState[2]),
	.B(SpiRst),
	.Y(N_2873_i_1z)
);
defparam N_2873_i.INIT=4'hD;
// @46:1299
  CFG2 N_2872_i (
	.A(DacWriteCurrentState[3]),
	.B(SpiRst),
	.Y(N_2872_i_1z)
);
defparam N_2872_i.INIT=4'hD;
// @45:108
  CFG2 N_2856_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2856_i_Z)
);
defparam N_2856_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2552_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2546_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @46:1299
  CFG4 \un1_DacSetpoints_4_0_iv_0[2]  (
	.A(N_2866),
	.B(un1_DacSetpoints_4_0_iv_0_0_Z[2]),
	.C(DacSetpoints_4_2_0),
	.D(DacWriteCurrentState[2]),
	.Y(un1_DacSetpoints_4_0_iv_0_0)
);
defparam \un1_DacSetpoints_4_0_iv_0[2] .INIT=16'hFEEE;
// @38:131
  CFG4 un4_xfercomplete_ilto4_i_o3 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_2859)
);
defparam un4_xfercomplete_ilto4_i_o3.INIT=16'hFFFE;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2552_1),
	.Y(N_2552)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2546_2),
	.Y(N_2546)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @46:1299
  CFG4 un1_MasterReset_5_i_1 (
	.A(DacWriteCurrentState[5]),
	.B(shot_i),
	.C(N_148),
	.D(un4_dacsetpoints_i),
	.Y(un1_MasterReset_5_i_1_Z)
);
defparam un1_MasterReset_5_i_1.INIT=16'h1311;
// @44:288
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a3_1[0]  (
	.A(N_2859),
	.B(SpiXferComplete),
	.C(SckB_c),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a3_1[0] .INIT=8'h20;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SckB_c),
	.B(SpiXferComplete),
	.C(un3_clkdiv_i),
	.D(N_2859),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h1000;
// @46:1299
  CFG3 un1_MasterReset_5_i (
	.A(un1_MasterReset_5_i_a3_0_1_Z),
	.B(N_2913),
	.C(un1_MasterReset_5_i_1_Z),
	.Y(N_11)
);
defparam un1_MasterReset_5_i.INIT=8'hE0;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_0),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_0),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_0),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_0),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_0),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_0),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7_i_m3 (
	.A(DacBSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(N_2861)
);
defparam Mosi_i_7_i_m3.INIT=8'hE2;
// @38:89
  CFG4 Sck_i_0 (
	.A(SckB_c),
	.B(SpiXferComplete),
	.C(un3_clkdiv_i),
	.D(N_2859),
	.Y(Sck_i_0_0)
);
defparam Sck_i_0.INIT=16'h9AAA;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @44:288
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdiv_i),
	.B(un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z[0]),
	.C(un4_xfercomplete_i_1),
	.D(un1_Mosi_i_0_sqmuxa_1_i_a3_0_1[0]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'h8D88;
// @38:89
  CFG3 XferComplete_i_RNO (
	.A(N_2859),
	.B(SpiXferComplete),
	.C(SckB_c),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hDC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(CO1_a0_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h6C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(CO1_a0_0),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h9AAA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(CO1_a0_0),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiBitPos_Z[4]),
	.D(CO3_s_a0_0),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h78F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  un1_Mosi_i_0_sqmuxa_1_i_0_0,
  DacBSetpointToWrite,
  DacSetpoints_4_1_0,
  DacSetpoints_4_3_0,
  DacSetpoints_4_0_0,
  DacSetpoints_4_2_0,
  un1_DacSetpoints_4_0_iv_0_0,
  DacWriteCurrentState,
  N_2856_i_i,
  N_2856_i_set,
  MosiB_c,
  SckB_c,
  SpiRst_0,
  N_2869_i,
  N_2870_i,
  N_2871_i,
  N_2868_i,
  N_2873_i,
  N_2872_i,
  shot_i,
  N_148,
  un4_dacsetpoints_i,
  N_2913,
  N_11_0,
  WriteDacs,
  LastWriteDac,
  SpiRst_1z,
  DacBSetpointWritten,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
input [23:0] DacBSetpointToWrite ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_3_0 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_2_0 ;
output un1_DacSetpoints_4_0_iv_0_0 ;
input [5:1] DacWriteCurrentState ;
output N_2856_i_i ;
input N_2856_i_set ;
output MosiB_c ;
output SckB_c ;
input SpiRst_0 ;
output N_2869_i ;
output N_2870_i ;
output N_2871_i ;
output N_2868_i ;
output N_2873_i ;
output N_2872_i ;
input shot_i ;
input N_148 ;
input un4_dacsetpoints_i ;
input N_2913 ;
output N_11_0 ;
input WriteDacs ;
input LastWriteDac ;
output SpiRst_1z ;
output DacBSetpointWritten ;
input un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_3_0 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_2_0 ;
wire un1_DacSetpoints_4_0_iv_0_0 ;
wire N_2856_i_i ;
wire N_2856_i_set ;
wire MosiB_c ;
wire SckB_c ;
wire SpiRst_0 ;
wire N_2869_i ;
wire N_2870_i ;
wire N_2871_i ;
wire N_2868_i ;
wire N_2873_i ;
wire N_2872_i ;
wire shot_i ;
wire N_148 ;
wire un4_dacsetpoints_i ;
wire N_2913 ;
wire N_11_0 ;
wire WriteDacs ;
wire LastWriteDac ;
wire SpiRst_1z ;
wire DacBSetpointWritten ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h0900;
// @45:134
  CFG4 LastSpiXferComplete_RNI6QQH1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI6QQH1.INIT=16'h4D44;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h7F77;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacWriteCurrentState(DacWriteCurrentState[5:1]),
	.un1_DacSetpoints_4_0_iv_0_0(un1_DacSetpoints_4_0_iv_0_0),
	.DacSetpoints_4_2_0(DacSetpoints_4_2_0),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_0),
	.DacSetpoints_4_3_0(DacSetpoints_4_3_0),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_0),
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0),
	.N_11(N_11_0),
	.N_2913(N_2913),
	.un4_dacsetpoints_i(un4_dacsetpoints_i),
	.N_148(N_148),
	.shot_i(shot_i),
	.N_2872_i_1z(N_2872_i),
	.N_2873_i_1z(N_2873_i),
	.N_2868_i_1z(N_2868_i),
	.N_2871_i_1z(N_2871_i),
	.N_2870_i_1z(N_2870_i),
	.N_2869_i_1z(N_2869_i),
	.SpiRst_0(SpiRst_0),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiB_c(MosiB_c),
	.N_2856_i_set(N_2856_i_set),
	.N_2856_i_i(N_2856_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  un1_DacSetpointReadAddressController_4,
  DacSetpointReadAddressController,
  DacWriteCurrentState_0,
  DacCSetpointToWrite,
  N_94,
  un1_MasterReset_inv,
  un1_MasterReset_3,
  SpiRst,
  SpiXferComplete,
  SckC_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiC_c
)
;
output [2:0] un1_DacSetpointReadAddressController_4 ;
input [2:0] DacSetpointReadAddressController ;
input DacWriteCurrentState_0 ;
input [23:0] DacCSetpointToWrite ;
input N_94 ;
input un1_MasterReset_inv ;
input un1_MasterReset_3 ;
input SpiRst ;
output SpiXferComplete ;
output SckC_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiC_c ;
wire DacWriteCurrentState_0 ;
wire N_94 ;
wire un1_MasterReset_inv ;
wire un1_MasterReset_3 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiC_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [4:4] SUM_0;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_0 ;
wire un1_rst_3_rs_1 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_1 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_188_FCO ;
wire un6_clkdiv_s_1_188_S ;
wire un6_clkdiv_s_1_188_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_4 ;
wire Mosi_i_3_23_1_wmux_0_Y_4 ;
wire N_2575 ;
wire N_2576 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_4 ;
wire N_2569 ;
wire N_2572 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_4 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_4 ;
wire Mosi_i_3_18_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_2_wmux_3_S_0 ;
wire N_2585 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_0 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_0 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_0 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_0 ;
wire un4_xfercomplete_i ;
wire SpiBitPos_1_sqmuxa_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_5 ;
wire Mosi_i_3_21_1_2 ;
wire Mosi_i_3 ;
wire ANB0_2 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_2575_1 ;
wire N_2569_2 ;
wire _decfrac23_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire ANB1_0 ;
wire ANB3 ;
wire ANB2 ;
wire CO1_0 ;
wire CO1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIA0QJ (
	.A(un1_rst_1_set_0),
	.B(un1_rst_3_rs_1),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIA0QJ.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_188 (
	.FCO(un6_clkdiv_s_1_188_FCO),
	.S(un6_clkdiv_s_1_188_S),
	.Y(un6_clkdiv_s_1_188_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_188.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_188_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_4),
	.Y(Mosi_i_3_23_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[3]),
	.C(N_2575),
	.D(N_2576),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_4),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2569),
	.D(N_2572),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_4),
	.Y(N_2572),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_4),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_2_wmux_3_S_0),
	.Y(N_2585),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_0),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SpiXferComplete),
	.B(SckC_c),
	.C(un4_xfercomplete_i),
	.D(un3_clkdiv_i),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2585),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_5)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_4),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_5),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_2)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG3 \SpiBitPos_6_1.ANB0_2  (
	.A(SpiBitPos_Z[0]),
	.B(SpiXferComplete),
	.C(SckC_c),
	.Y(ANB0_2)
);
defparam \SpiBitPos_6_1.ANB0_2 .INIT=8'h02;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_2),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'hC6;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2576)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2575_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2569_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:131
  CFG4 un4_xfercomplete_ilto4 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un4_xfercomplete_i)
);
defparam un4_xfercomplete_ilto4.INIT=16'hFFFE;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2575_1),
	.Y(N_2575)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2569_2),
	.Y(N_2569)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG2 Sck_i_0_sqmuxa_0 (
	.A(un4_xfercomplete_i),
	.B(SpiXferComplete),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=4'h2;
// @38:114
  CFG2 \SpiBitPos_6_1.ANB1_0  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[1]),
	.Y(ANB1_0)
);
defparam \SpiBitPos_6_1.ANB1_0 .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_1),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_1),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_1),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_1),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_1),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_1),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacCSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckC_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h4000;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB2  (
	.A(SckC_c),
	.B(SpiBitPos_Z[2]),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(ANB2)
);
defparam \SpiBitPos_6_1.ANB2 .INIT=16'h4000;
// @46:1336
  CFG3 \un1_DacSetpointReadAddressController_4_RNO[2]  (
	.A(DacSetpointReadAddressController[0]),
	.B(un1_MasterReset_3),
	.C(DacSetpointReadAddressController[1]),
	.Y(CO1_0)
);
defparam \un1_DacSetpointReadAddressController_4_RNO[2] .INIT=8'h20;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckC_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_1)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG3 XferComplete_i_RNO (
	.A(SckC_c),
	.B(un4_xfercomplete_i),
	.C(SpiXferComplete),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF2;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressController_4_cZ[0]  (
	.A(DacWriteCurrentState_0),
	.B(DacSetpointReadAddressController[0]),
	.C(un1_MasterReset_inv),
	.D(un1_MasterReset_3),
	.Y(un1_DacSetpointReadAddressController_4[0])
);
defparam \un1_DacSetpointReadAddressController_4_cZ[0] .INIT=16'h4C43;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM_0[4]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[4]),
	.Y(SUM_0[4])
);
defparam \SpiBitPos_6_1.SUM_0[4] .INIT=4'h6;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @38:114
  CFG4 \SpiBitPos_6_1.CO1  (
	.A(un3_clkdiv_i),
	.B(ANB1_0),
	.C(SckC_c),
	.D(ANB0_2),
	.Y(CO1)
);
defparam \SpiBitPos_6_1.CO1 .INIT=16'hAA08;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressController_4_cZ[1]  (
	.A(DacWriteCurrentState_0),
	.B(DacSetpointReadAddressController[1]),
	.C(un1_MasterReset_inv),
	.D(N_94),
	.Y(un1_DacSetpointReadAddressController_4[1])
);
defparam \un1_DacSetpointReadAddressController_4_cZ[1] .INIT=16'h4F40;
// @38:89
  CFG4 _decfrac23_RNIV6IJ (
	.A(SckC_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNIV6IJ.INIT=16'hAC0C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(CO1),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @46:1299
  CFG4 \un1_DacSetpointReadAddressController_4_cZ[2]  (
	.A(un1_MasterReset_inv),
	.B(CO1_0),
	.C(DacSetpointReadAddressController[2]),
	.D(DacWriteCurrentState_0),
	.Y(un1_DacSetpointReadAddressController_4[2])
);
defparam \un1_DacSetpointReadAddressController_4_cZ[2] .INIT=16'h14B4;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(ANB2),
	.C(SUM_0[4]),
	.D(CO1),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h0F1E;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(ANB2),
	.D(CO1),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h9996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  DacCSetpointToWrite,
  DacWriteCurrentState_0,
  DacSetpointReadAddressController,
  un1_DacSetpointReadAddressController_4,
  MosiC_c,
  SckC_c,
  un1_MasterReset_3,
  un1_MasterReset_inv,
  N_94,
  WriteDacs,
  LastWriteDac,
  SpiRst_1z,
  DacCSetpointWritten,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [23:0] DacCSetpointToWrite ;
input DacWriteCurrentState_0 ;
input [2:0] DacSetpointReadAddressController ;
output [2:0] un1_DacSetpointReadAddressController_4 ;
output MosiC_c ;
output SckC_c ;
input un1_MasterReset_3 ;
input un1_MasterReset_inv ;
input N_94 ;
input WriteDacs ;
input LastWriteDac ;
output SpiRst_1z ;
output DacCSetpointWritten ;
input un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire DacWriteCurrentState_0 ;
wire MosiC_c ;
wire SckC_c ;
wire un1_MasterReset_3 ;
wire un1_MasterReset_inv ;
wire N_94 ;
wire WriteDacs ;
wire LastWriteDac ;
wire SpiRst_1z ;
wire DacCSetpointWritten ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h0900;
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @45:134
  CFG4 LastSpiXferComplete_RNI85L51 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI85L51.INIT=16'h4D44;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h7F77;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.un1_DacSetpointReadAddressController_4(un1_DacSetpointReadAddressController_4[2:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController[2:0]),
	.DacWriteCurrentState_0(DacWriteCurrentState_0),
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.N_94(N_94),
	.un1_MasterReset_inv(un1_MasterReset_inv),
	.un1_MasterReset_3(un1_MasterReset_3),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiC_c(MosiC_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  DacDSetpointToWrite,
  SpiRst,
  SpiXferComplete,
  SckD_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiD_c
)
;
input [23:0] DacDSetpointToWrite ;
input SpiRst ;
output SpiXferComplete ;
output SckD_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiD_c ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiD_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [4:4] SUM_0;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_1 ;
wire un1_rst_3_rs_2 ;
wire MosiD_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_2 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_189_FCO ;
wire un6_clkdiv_s_1_189_S ;
wire un6_clkdiv_s_1_189_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_3 ;
wire Mosi_i_3_23_1_wmux_0_Y_3 ;
wire N_2598 ;
wire N_2599 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_3 ;
wire N_2592 ;
wire N_2595 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_1 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_1 ;
wire Mosi_i_3_18_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_2_wmux_3_S_1 ;
wire N_2608 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_1 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_1 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_1 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_1 ;
wire un4_xfercomplete_i ;
wire SpiBitPos_1_sqmuxa_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_4 ;
wire Mosi_i_3_21_1_0 ;
wire Mosi_i_3 ;
wire ANB0_2 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_2598_1 ;
wire N_2592_2 ;
wire _decfrac23_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire ANB1_0 ;
wire ANB3 ;
wire ANB2 ;
wire CO1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIDKIC (
	.A(un1_rst_1_set_1),
	.B(un1_rst_3_rs_2),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNIDKIC.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_1),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_189 (
	.FCO(un6_clkdiv_s_1_189_FCO),
	.S(un6_clkdiv_s_1_189_S),
	.Y(un6_clkdiv_s_1_189_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_189.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_189_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_3),
	.Y(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[3]),
	.C(N_2598),
	.D(N_2599),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_3),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2592),
	.D(N_2595),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_1),
	.Y(N_2595),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_1),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_2_wmux_3_S_1),
	.Y(N_2608),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_1),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SpiXferComplete),
	.B(SckD_c),
	.C(un4_xfercomplete_i),
	.D(un3_clkdiv_i),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2608),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_4)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_3),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_4),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_0)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG3 \SpiBitPos_6_1.ANB0_2  (
	.A(SpiBitPos_Z[0]),
	.B(SpiXferComplete),
	.C(SckD_c),
	.Y(ANB0_2)
);
defparam \SpiBitPos_6_1.ANB0_2 .INIT=8'h02;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_2),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'hC6;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2599)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2598_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2592_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:131
  CFG4 un4_xfercomplete_ilto4 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un4_xfercomplete_i)
);
defparam un4_xfercomplete_ilto4.INIT=16'hFFFE;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2598_1),
	.Y(N_2598)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2592_2),
	.Y(N_2592)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG2 Sck_i_0_sqmuxa_0 (
	.A(un4_xfercomplete_i),
	.B(SpiXferComplete),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=4'h2;
// @38:114
  CFG2 \SpiBitPos_6_1.ANB1_0  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[1]),
	.Y(ANB1_0)
);
defparam \SpiBitPos_6_1.ANB1_0 .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacDSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckD_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h4000;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB2  (
	.A(SckD_c),
	.B(SpiBitPos_Z[2]),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(ANB2)
);
defparam \SpiBitPos_6_1.ANB2 .INIT=16'h4000;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_2)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG3 XferComplete_i_RNO (
	.A(SckD_c),
	.B(un4_xfercomplete_i),
	.C(SpiXferComplete),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF2;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM_0[4]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[4]),
	.Y(SUM_0[4])
);
defparam \SpiBitPos_6_1.SUM_0[4] .INIT=4'h6;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @38:114
  CFG4 \SpiBitPos_6_1.CO1  (
	.A(un3_clkdiv_i),
	.B(ANB1_0),
	.C(SckD_c),
	.D(ANB0_2),
	.Y(CO1)
);
defparam \SpiBitPos_6_1.CO1 .INIT=16'hAA08;
// @38:89
  CFG4 _decfrac23_RNI3GDP (
	.A(SckD_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNI3GDP.INIT=16'hAC0C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(CO1),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(ANB2),
	.C(SUM_0[4]),
	.D(CO1),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h0F1E;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(ANB2),
	.D(CO1),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h9996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  MosiD_c,
  SckD_c,
  WriteDacs,
  LastWriteDac,
  SpiRst_1z,
  DacDSetpointWritten,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
output MosiD_c ;
output SckD_c ;
input WriteDacs ;
input LastWriteDac ;
output SpiRst_1z ;
output DacDSetpointWritten ;
input un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire MosiD_c ;
wire SckD_c ;
wire WriteDacs ;
wire LastWriteDac ;
wire SpiRst_1z ;
wire DacDSetpointWritten ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h0900;
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @45:134
  CFG4 LastSpiXferComplete_RNIAGF91 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIAGF91.INIT=16'h4D44;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h7F77;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiD_c(MosiD_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  SpiRst,
  SpiXferComplete,
  SckE_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiE_c
)
;
input [23:0] DacESetpointToWrite ;
input SpiRst ;
output SpiXferComplete ;
output SckE_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiE_c ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiE_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [4:4] SUM_0;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_2 ;
wire un1_rst_3_rs_3 ;
wire MosiE_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_3 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_190_FCO ;
wire un6_clkdiv_s_1_190_S ;
wire un6_clkdiv_s_1_190_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_1 ;
wire Mosi_i_3_23_1_wmux_0_Y_1 ;
wire N_2621 ;
wire N_2622 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_1 ;
wire N_2615 ;
wire N_2618 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_0_wmux_S ;
wire Mosi_i_3_18_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_2_wmux_3_S_2 ;
wire N_2631 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_2 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_2 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_2 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_2 ;
wire un4_xfercomplete_i ;
wire SpiBitPos_1_sqmuxa_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_2 ;
wire Mosi_i_3_21_1_Z ;
wire Mosi_i_3 ;
wire ANB0_2 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_2621_1 ;
wire N_2615_2 ;
wire _decfrac23_Z ;
wire Sck_i_0_sqmuxa_0_Z ;
wire ANB1_0 ;
wire ANB3 ;
wire ANB2 ;
wire CO1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_1_set_RNIG8BL (
	.A(un1_rst_1_set_2),
	.B(un1_rst_3_rs_3),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam un1_rst_1_set_RNIG8BL.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_2),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_3),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_190 (
	.FCO(un6_clkdiv_s_1_190_FCO),
	.S(un6_clkdiv_s_1_190_S),
	.Y(un6_clkdiv_s_1_190_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_190.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_190_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_2621),
	.D(N_2622),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_1),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2615),
	.D(N_2618),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S),
	.Y(N_2618),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_0_wmux_S),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_2_wmux_3_S_2),
	.Y(N_2631),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_2),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SpiXferComplete),
	.B(SckE_c),
	.C(un4_xfercomplete_i),
	.D(un3_clkdiv_i),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2631),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_2)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_2),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_Z)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG3 \SpiBitPos_6_1.ANB0_2  (
	.A(SpiBitPos_Z[0]),
	.B(SpiXferComplete),
	.C(SckE_c),
	.Y(ANB0_2)
);
defparam \SpiBitPos_6_1.ANB0_2 .INIT=8'h02;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(ANB0_2),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'hC6;
// @38:89
  CFG2 un1_rst_3 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @38:89
  CFG2 un1_rst_1 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2622)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2621_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2615_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:131
  CFG4 un4_xfercomplete_ilto4 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(un4_xfercomplete_i)
);
defparam un4_xfercomplete_ilto4.INIT=16'hFFFE;
// @38:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2621_1),
	.Y(N_2621)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2615_2),
	.Y(N_2615)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG2 Sck_i_0_sqmuxa_0 (
	.A(un4_xfercomplete_i),
	.B(SpiXferComplete),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=4'h2;
// @38:114
  CFG2 \SpiBitPos_6_1.ANB1_0  (
	.A(Sck_i_0_sqmuxa_0_Z),
	.B(SpiBitPos_Z[1]),
	.Y(ANB1_0)
);
defparam \SpiBitPos_6_1.ANB1_0 .INIT=4'h8;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7 (
	.A(DacESetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckE_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h4000;
// @38:114
  CFG4 \SpiBitPos_6_1.ANB2  (
	.A(SckE_c),
	.B(SpiBitPos_Z[2]),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(ANB2)
);
defparam \SpiBitPos_6_1.ANB2 .INIT=16'h4000;
// @38:89
  CFG3 Sck_i_0 (
	.A(SckE_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_3)
);
defparam Sck_i_0.INIT=8'h6A;
// @38:89
  CFG3 XferComplete_i_RNO (
	.A(SckE_c),
	.B(un4_xfercomplete_i),
	.C(SpiXferComplete),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hF2;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM_0[4]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[4]),
	.Y(SUM_0[4])
);
defparam \SpiBitPos_6_1.SUM_0[4] .INIT=4'h6;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @38:114
  CFG4 \SpiBitPos_6_1.CO1  (
	.A(un3_clkdiv_i),
	.B(ANB1_0),
	.C(SckE_c),
	.D(ANB0_2),
	.Y(CO1)
);
defparam \SpiBitPos_6_1.CO1 .INIT=16'hAA08;
// @38:89
  CFG4 _decfrac23_RNI7P8F1 (
	.A(SckE_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNI7P8F1.INIT=16'hAC0C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(CO1),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(ANB2),
	.C(SUM_0[4]),
	.D(CO1),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h0F1E;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(ANB2),
	.D(CO1),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h9996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  DacESetpointToWrite,
  MosiE_c,
  SckE_c,
  WriteDacs,
  LastWriteDac,
  SpiRst_1z,
  DacESetpointWritten,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
input [23:0] DacESetpointToWrite ;
output MosiE_c ;
output SckE_c ;
input WriteDacs ;
input LastWriteDac ;
output SpiRst_1z ;
output DacESetpointWritten ;
input un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire MosiE_c ;
wire SckE_c ;
wire WriteDacs ;
wire LastWriteDac ;
wire SpiRst_1z ;
wire DacESetpointWritten ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h0900;
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @45:134
  CFG4 LastSpiXferComplete_RNICR9D1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNICR9D1.INIT=16'h4D44;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h7F77;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiE_c(MosiE_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0_0_0,
  SpiRst,
  SpiXferComplete,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL1,
  MosiF_c,
  N_2854_i_set,
  N_2854_i_i
)
;
input [23:0] DacFSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
input SpiRst ;
output SpiXferComplete ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL1 ;
output MosiF_c ;
input N_2854_i_set ;
output N_2854_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
wire SpiRst ;
wire SpiXferComplete ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL1 ;
wire MosiF_c ;
wire N_2854_i_set ;
wire N_2854_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a3_0_1;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_2854_i_Z ;
wire un1_rst_3_rs_4 ;
wire MosiF_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_2860 ;
wire GND ;
wire Sck_i_0_4 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_191_FCO ;
wire un6_clkdiv_s_1_191_S ;
wire un6_clkdiv_s_1_191_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_0 ;
wire Mosi_i_3_23_1_wmux_0_Y_0 ;
wire N_2644 ;
wire N_2645 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_0 ;
wire N_2638 ;
wire N_2641 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_3 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_3 ;
wire Mosi_i_3_18_2_wmux_3_FCO_3 ;
wire Mosi_i_3_18_2_wmux_3_S_3 ;
wire N_2654 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_3 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_3 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_3 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_3 ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_1 ;
wire Mosi_i_3_21_1_4 ;
wire Mosi_i_3 ;
wire CO3_s_a0 ;
wire CO1_a0 ;
wire un4_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_2638_2 ;
wire N_2644_1 ;
wire N_2858 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_2854_i_i_0 (
	.A(N_2854_i_Z),
	.Y(N_2854_i_i)
);
defparam N_2854_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNITLUG (
	.A(N_2854_i_set),
	.B(un1_rst_3_rs_4),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNITLUG.INIT=8'hF8;
// @38:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2860),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_4),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_2854_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Sck_i_0_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE XferComplete_i (
	.Q(SpiXferComplete),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:116
  ARI1 un6_clkdiv_s_1_191 (
	.FCO(un6_clkdiv_s_1_191_FCO),
	.S(un6_clkdiv_s_1_191_S),
	.Y(un6_clkdiv_s_1_191_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_191.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_191_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @38:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @38:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_2644),
	.D(N_2645),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_0),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_2638),
	.D(N_2641),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @38:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_3),
	.Y(N_2641),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @38:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_3),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_3),
	.S(Mosi_i_3_18_2_wmux_3_S_3),
	.Y(N_2654),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_3),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_3),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_3),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_3),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @38:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_2654),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_1)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @38:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_4),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m3_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_1),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_i_m3_RNO.INIT=8'hE2;
// @38:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_4)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @38:114
  CFG2 \SpiBitPos_6_1.CO3_s_a0  (
	.A(SpiBitPos_Z[2]),
	.B(SpiBitPos_Z[3]),
	.Y(CO3_s_a0)
);
defparam \SpiBitPos_6_1.CO3_s_a0 .INIT=4'h1;
// @38:114
  CFG2 \SpiBitPos_6_1.CO1_a0  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(CO1_a0)
);
defparam \SpiBitPos_6_1.CO1_a0 .INIT=4'h1;
// @38:131
  CFG2 un4_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un4_xfercomplete_i_1)
);
defparam un4_xfercomplete_ilto4_1.INIT=4'hE;
// @38:89
  CFG2 un1_rst_3_0_a3 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a3.INIT=4'hB;
// @38:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_2645)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @44:288
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a3_0_2[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a3_0_1[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a3_0_2[0] .INIT=8'h20;
// @38:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @38:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @45:108
  CFG2 N_2854_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_2854_i_Z)
);
defparam N_2854_i.INIT=4'h8;
// @38:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2638_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @38:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_2644_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @38:131
  CFG4 un4_xfercomplete_ilto4_i_o3 (
	.A(SpiBitPos_Z[2]),
	.B(un4_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_2858)
);
defparam un4_xfercomplete_ilto4_i_o3.INIT=16'hFFFE;
// @38:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_2638_2),
	.Y(N_2638)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @38:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_2644_1),
	.Y(N_2644)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @44:288
  CFG3 \un1_Mosi_i_0_sqmuxa_1_i_a3_1[0]  (
	.A(N_2858),
	.B(SpiXferComplete),
	.C(SckF_c),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_a3_1[0] .INIT=8'h20;
// @38:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @38:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(SckF_c),
	.B(SpiXferComplete),
	.C(un3_clkdiv_i),
	.D(N_2858),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h1000;
// @38:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_4),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_4),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_4),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_4),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_4),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @38:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_4),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @38:114
  CFG3 Mosi_i_7_i_m3 (
	.A(DacFSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(N_2860)
);
defparam Mosi_i_7_i_m3.INIT=8'hE2;
// @38:89
  CFG4 Sck_i_0 (
	.A(SckF_c),
	.B(SpiXferComplete),
	.C(un3_clkdiv_i),
	.D(N_2858),
	.Y(Sck_i_0_4)
);
defparam Sck_i_0.INIT=16'h9AAA;
// @38:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @44:288
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0[0]  (
	.A(un3_clkdiv_i),
	.B(un1_Mosi_i_0_sqmuxa_1_i_a3_1_Z[0]),
	.C(un4_xfercomplete_i_1),
	.D(un1_Mosi_i_0_sqmuxa_1_i_a3_0_1[0]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0_0_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0[0] .INIT=16'h8D88;
// @38:89
  CFG3 XferComplete_i_RNO (
	.A(N_2858),
	.B(SpiXferComplete),
	.C(SckF_c),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=8'hDC;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @38:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(CO1_a0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h6C;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[2]),
	.C(CO1_a0),
	.D(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=16'h9AAA;
// @38:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(CO1_a0),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiBitPos_Z[4]),
	.D(CO3_s_a0),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'h78F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  un1_Mosi_i_0_sqmuxa_1_i_0_0_0,
  DacFSetpointToWrite,
  N_2854_i_i,
  N_2854_i_set,
  MosiF_c,
  SckF_c,
  WriteDacs,
  LastWriteDac,
  SpiRst_1z,
  DacFSetpointWritten,
  un1_LastWriteDac_i,
  FCCC_C0_0_GL1,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
input [23:0] DacFSetpointToWrite ;
output N_2854_i_i ;
input N_2854_i_set ;
output MosiF_c ;
output SckF_c ;
input WriteDacs ;
input LastWriteDac ;
output SpiRst_1z ;
output DacFSetpointWritten ;
input un1_LastWriteDac_i ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0_0_0 ;
wire N_2854_i_i ;
wire N_2854_i_set ;
wire MosiF_c ;
wire SckF_c ;
wire WriteDacs ;
wire LastWriteDac ;
wire SpiRst_1z ;
wire DacFSetpointWritten ;
wire un1_LastWriteDac_i ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferComplete ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_1_Z ;
wire TransferComplete_1_sqmuxa_i_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @45:134
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @45:134
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiXferComplete),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(SpiRst_0_sqmuxa_1_Z),
	.EN(TransferComplete_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:134
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_LastWriteDac_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:166
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @45:166
  CFG4 SpiRst_0_sqmuxa_1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(SpiRst_0_sqmuxa_1_Z)
);
defparam SpiRst_0_sqmuxa_1.INIT=16'h0900;
// @45:134
  CFG4 LastSpiXferComplete_RNIE64H1 (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIE64H1.INIT=16'h4D44;
// @45:134
  CFG4 TransferComplete_1_sqmuxa_i (
	.A(LastWriteDac),
	.B(WriteDacs),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferComplete),
	.Y(TransferComplete_1_sqmuxa_i_Z)
);
defparam TransferComplete_1_sqmuxa_i.INIT=16'h7F77;
// @45:108
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0_0),
	.SpiRst(SpiRst_1z),
	.SpiXferComplete(SpiXferComplete),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.MosiF_c(MosiF_c),
	.N_2854_i_set(N_2854_i_set),
	.N_2854_i_i(N_2854_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_0 ;
wire clko_i3_0 ;
wire clko_i3_0_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_0_cry_0_Z ;
wire un1_terminal_count_0_cry_0_S ;
wire un1_terminal_count_0_cry_0_Y ;
wire un1_terminal_count_0_cry_1_Z ;
wire clko_i3_0_1 ;
wire un1_terminal_count_0_cry_1_Y ;
wire un1_terminal_count_0_cry_2_Z ;
wire clko_i3_0_2 ;
wire un1_terminal_count_0_cry_2_Y ;
wire un1_terminal_count_0_cry_3_Z ;
wire clko_i3_0_3 ;
wire un1_terminal_count_0_cry_3_Y ;
wire un1_terminal_count_0_cry_4_Z ;
wire clko_i3_0_4 ;
wire un1_terminal_count_0_cry_4_Y ;
wire un1_terminal_count_0_cry_5_Z ;
wire clko_i3_0_5 ;
wire un1_terminal_count_0_cry_5_Y ;
wire un1_terminal_count_0_cry_6_Z ;
wire clko_i3_0_6 ;
wire un1_terminal_count_0_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_0_cry_0 ;
wire clko_i3_0_cry_0_S_2 ;
wire clko_i3_0_cry_0_Y_2 ;
wire clko_i3_0_cry_1 ;
wire clko_i3_0_cry_1_S_2 ;
wire clko_i3_0_cry_1_Y_2 ;
wire clko_i3_0_cry_2 ;
wire clko_i3_0_cry_2_S_2 ;
wire clko_i3_0_cry_2_Y_2 ;
wire clko_i3_0_cry_3 ;
wire clko_i3_0_cry_3_S_2 ;
wire clko_i3_0_cry_3_Y_2 ;
wire clko_i3_0_cry_4 ;
wire clko_i3_0_cry_4_S_2 ;
wire clko_i3_0_cry_4_Y_2 ;
wire clko_i3_0_cry_5 ;
wire clko_i3_0_cry_5_S_2 ;
wire clko_i3_0_cry_5_Y_2 ;
wire clko_i3_0_cry_6 ;
wire clko_i3_0_cry_6_S_2 ;
wire clko_i3_0_cry_6_Y_2 ;
wire clko_i3_0_cry_7_S_2 ;
wire clko_i3_0_cry_7_Y_2 ;
wire ClkDiv_s_171_FCO ;
wire ClkDiv_s_171_S ;
wire ClkDiv_s_171_Y ;
  CLKINT clko_i_inferred_clock_RNIU2I7 (
	.Y(UartClk0),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_0_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_0_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_0_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_0_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3_0),
	.Y(clko_i3_0_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i3_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_0_cry_0 (
	.FCO(un1_terminal_count_0_cry_0_Z),
	.S(un1_terminal_count_0_cry_0_S),
	.Y(un1_terminal_count_0_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_0_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_1 (
	.FCO(un1_terminal_count_0_cry_1_Z),
	.S(clko_i3_0_1),
	.Y(un1_terminal_count_0_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_0_Z)
);
defparam un1_terminal_count_0_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_2 (
	.FCO(un1_terminal_count_0_cry_2_Z),
	.S(clko_i3_0_2),
	.Y(un1_terminal_count_0_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_1_Z)
);
defparam un1_terminal_count_0_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_3 (
	.FCO(un1_terminal_count_0_cry_3_Z),
	.S(clko_i3_0_3),
	.Y(un1_terminal_count_0_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_2_Z)
);
defparam un1_terminal_count_0_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_4 (
	.FCO(un1_terminal_count_0_cry_4_Z),
	.S(clko_i3_0_4),
	.Y(un1_terminal_count_0_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_3_Z)
);
defparam un1_terminal_count_0_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_5 (
	.FCO(un1_terminal_count_0_cry_5_Z),
	.S(clko_i3_0_5),
	.Y(un1_terminal_count_0_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_4_Z)
);
defparam un1_terminal_count_0_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_6 (
	.FCO(un1_terminal_count_0_cry_6_Z),
	.S(clko_i3_0_6),
	.Y(un1_terminal_count_0_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_5_Z)
);
defparam un1_terminal_count_0_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_0  (
	.FCO(clko_i3_0_cry_0),
	.S(clko_i3_0_cry_0_S_2),
	.Y(clko_i3_0_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_0_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_1  (
	.FCO(clko_i3_0_cry_1),
	.S(clko_i3_0_cry_1_S_2),
	.Y(clko_i3_0_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_1),
	.FCI(clko_i3_0_cry_0)
);
defparam \op_lt.clko_i3_0_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_2  (
	.FCO(clko_i3_0_cry_2),
	.S(clko_i3_0_cry_2_S_2),
	.Y(clko_i3_0_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_2),
	.FCI(clko_i3_0_cry_1)
);
defparam \op_lt.clko_i3_0_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_3  (
	.FCO(clko_i3_0_cry_3),
	.S(clko_i3_0_cry_3_S_2),
	.Y(clko_i3_0_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_3),
	.FCI(clko_i3_0_cry_2)
);
defparam \op_lt.clko_i3_0_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_4  (
	.FCO(clko_i3_0_cry_4),
	.S(clko_i3_0_cry_4_S_2),
	.Y(clko_i3_0_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_4),
	.FCI(clko_i3_0_cry_3)
);
defparam \op_lt.clko_i3_0_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_5  (
	.FCO(clko_i3_0_cry_5),
	.S(clko_i3_0_cry_5_S_2),
	.Y(clko_i3_0_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_5),
	.FCI(clko_i3_0_cry_4)
);
defparam \op_lt.clko_i3_0_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_6  (
	.FCO(clko_i3_0_cry_6),
	.S(clko_i3_0_cry_6_S_2),
	.Y(clko_i3_0_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_6),
	.FCI(clko_i3_0_cry_5)
);
defparam \op_lt.clko_i3_0_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_7  (
	.FCO(clko_i3_0),
	.S(clko_i3_0_cry_7_S_2),
	.Y(clko_i3_0_cry_7_Y_2),
	.B(un1_terminal_count_0_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_0_cry_6)
);
defparam \op_lt.clko_i3_0_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_171 (
	.FCO(ClkDiv_s_171_FCO),
	.S(ClkDiv_s_171_S),
	.Y(ClkDiv_s_171_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_171.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_171_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
//@46:989
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_0 ;
wire CO0_5_i ;
wire VCC ;
wire un17_clkdiv_0_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI4L74 (
	.Y(UartTxClk0),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(un17_clkdiv_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_0_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_0_1.SUM_3[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_0_1.un17_clkdiv_0_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(un17_clkdiv_0_i)
);
defparam \un17_clkdiv_0_1.un17_clkdiv_0_i .INIT=16'hEAAA;
//@46:1001
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL1,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL1 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire CO3 ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire CO0 ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(CO3),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(CO3)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @32:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(CO3),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hF4;
// @32:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(CO3),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.C(Rxd_i),
	.D(CO3),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h1151;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @40:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_0 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module fifo_8_10_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart0RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart0RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart0RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [10:10] counter_r_RNO_FCO;
wire [10:10] counter_r_RNO_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_5;
wire [9:9] raddr_r_s_FCO_5;
wire [9:9] raddr_r_s_Y_5;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_3;
wire [8:1] waddr_r_cry_Y_5;
wire [9:9] waddr_r_s_FCO_5;
wire [9:9] waddr_r_s_Y_5;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT;
wire [8:0] ram_ram_0_0_B_DOUT;
wire Uart0RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_14_0_i ;
wire N_5_0_i ;
wire N_6_0_i ;
wire N_7_0_i ;
wire N_8_0_i ;
wire N_9_0_i ;
wire N_10_0_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_184_FCO ;
wire raddr_r_s_184_S ;
wire raddr_r_s_184_Y ;
wire waddr_r_s_185_FCO ;
wire waddr_r_s_185_S ;
wire waddr_r_s_185_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_15_0 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire i13_mux ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIS58B (
	.A(Uart0RxFifoFull),
	.Y(Uart0RxFifoFull_i)
);
defparam full_r_RNIS58B.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart0RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_14_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_5_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_6_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_7_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_8_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_9_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_10_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_11_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_12_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_13_0_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_184 (
	.FCO(raddr_r_s_184_FCO),
	.S(raddr_r_s_184_S),
	.Y(raddr_r_s_184_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_184.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_184_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_5[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_185 (
	.FCO(waddr_r_s_185_FCO),
	.S(waddr_r_s_185_S),
	.Y(waddr_r_s_185_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_185.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_3[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_185_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_5[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV8N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_0_RNIV8N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU7N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_0_RNIU7N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT6N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_0_RNIT6N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS5N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_0_RNIS5N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR4N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_0_RNIR4N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIQ3N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_0_RNIQ3N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
// @46:690
  CFG3 empty_r_RNIJV2T (
	.A(re_i),
	.B(Uart0RxFifoEmpty),
	.C(do_write),
	.Y(do_count)
);
defparam empty_r_RNIJV2T.INIT=8'hD2;
// @46:690
  CFG2 full_r_RNIU9GB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNIU9GB.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @46:690
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @46:690
  CFG4 \counter_r_RNIKQV3[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNIKQV3[1] .INIT=16'h0001;
// @46:690
  CFG4 \counter_r_RNIQ004[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIQ004[3] .INIT=16'h0001;
// @46:690
  CFG2 \counter_r_RNIF4GC[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_15_0)
);
defparam \counter_r_RNIF4GC[0] .INIT=4'h8;
// @33:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_14_0_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_5_0_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_6_0_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_7_0_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_8_0_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_9_0_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_10_0_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_11_0_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_12_0_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_13_0_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @46:690
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @46:690
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @46:690
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_1.INIT=16'h0080;
// @46:690
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(i13_mux)
);
defparam full_r_RNO_0.INIT=16'h2000;
// @46:690
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(m46_1),
	.C(N_15_0),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h0C44;
// @46:690
  CFG4 full_r_RNO (
	.A(counter_r_Z[7]),
	.B(i13_mux),
	.C(N_15_0),
	.D(m34_8),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hE444;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_0 */

module gated_fifo_8_10_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [9:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0RxFifoFull(Uart0RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_0 */

module UartRxFifoExtClk_10_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [9:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @42:147
  IBufP2Ports_0 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_3 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @34:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @34:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @34:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @34:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'h8808;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @34:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_0_3 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_3 */

module fifo_8_10_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [10:10] counter_r_RNO_FCO_0;
wire [10:10] counter_r_RNO_Y_0;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_4;
wire [9:9] raddr_r_s_FCO_4;
wire [9:9] raddr_r_s_Y_4;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_4;
wire [9:9] waddr_r_s_FCO_4;
wire [9:9] waddr_r_s_Y_4;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_0;
wire [8:0] ram_ram_0_0_B_DOUT_0;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_2701_i ;
wire N_158_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_182_FCO ;
wire raddr_r_s_182_S ;
wire raddr_r_s_182_Y ;
wire waddr_r_s_183_FCO ;
wire waddr_r_s_183_S ;
wire waddr_r_s_183_Y ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_8 ;
wire N_358 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(N_2701_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_158_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_0[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_0[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_182 (
	.FCO(raddr_r_s_182_FCO),
	.S(raddr_r_s_182_S),
	.Y(raddr_r_s_182_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_182.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_182_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_4[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_183 (
	.FCO(waddr_r_s_183_FCO),
	.S(waddr_r_s_183_S),
	.Y(waddr_r_s_183_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_183.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_183_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_4[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_0[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_0[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, N_2701_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI9M2L[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNI9M2L[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8L2L[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNI8L2L[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7K2L[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNI7K2L[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6J2L[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI6J2L[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5I2L[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI5I2L[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI4H2L[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI4H2L[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart0TxFifoFull),
	.C(empty_r_RNIH6L4_Y),
	.Y(N_158_i)
);
defparam do_count_0_x2.INIT=8'h2D;
// @33:89
  CFG2 empty_r_RNIH6L4_0 (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIH6L4_0.INIT=4'h4;
// @33:60
  CFG2 do_write_i_0_o2 (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(N_2701_i)
);
defparam do_write_i_0_o2.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[4]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_9),
	.C(N_2701_i),
	.D(empty_r_RNIH6L4_Y),
	.Y(N_358)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(N_2701_i),
	.C(un7_counter_r_0_a2_8),
	.D(empty_r_RNIH6L4_Y),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h5070;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_358),
	.D(un16_counter_r_0_a2_0_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_0 */

module gated_fifo_8_10_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart0,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart0 ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart0 ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_0 */

module UartTxFifoExtClk_10_3 (
  Uart0TxFifoData,
  WriteUart0,
  Uart0TxFifoFull,
  Tx0_c,
  UartTxClk0,
  Uart0TxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
input WriteUart0 ;
output Uart0TxFifoFull ;
output Tx0_c ;
input UartTxClk0 ;
output Uart0TxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart0FifoReset_i_arst_i ;
wire WriteUart0 ;
wire Uart0TxFifoFull ;
wire Tx0_c ;
wire UartTxClk0 ;
wire Uart0TxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_155_i ;
wire N_63 ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_165_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_155_i),
	.EN(N_63),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(N_63),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_155_i),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_165_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_63)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_155_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_165_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @43:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @43:182
  IBufP2Ports_0_3 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart0(WriteUart0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_1 ;
wire clko_i3_0 ;
wire clko_i3_0_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_0_cry_0_Z ;
wire un1_terminal_count_0_cry_0_S_0 ;
wire un1_terminal_count_0_cry_0_Y_0 ;
wire un1_terminal_count_0_cry_1_Z ;
wire clko_i3_0_1 ;
wire un1_terminal_count_0_cry_1_Y_0 ;
wire un1_terminal_count_0_cry_2_Z ;
wire clko_i3_0_2 ;
wire un1_terminal_count_0_cry_2_Y_0 ;
wire un1_terminal_count_0_cry_3_Z ;
wire clko_i3_0_3 ;
wire un1_terminal_count_0_cry_3_Y_0 ;
wire un1_terminal_count_0_cry_4_Z ;
wire clko_i3_0_4 ;
wire un1_terminal_count_0_cry_4_Y_0 ;
wire un1_terminal_count_0_cry_5_Z ;
wire clko_i3_0_5 ;
wire un1_terminal_count_0_cry_5_Y_0 ;
wire un1_terminal_count_0_cry_6_Z ;
wire clko_i3_0_6 ;
wire un1_terminal_count_0_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_0_cry_0 ;
wire clko_i3_0_cry_0_S_1 ;
wire clko_i3_0_cry_0_Y_1 ;
wire clko_i3_0_cry_1 ;
wire clko_i3_0_cry_1_S_1 ;
wire clko_i3_0_cry_1_Y_1 ;
wire clko_i3_0_cry_2 ;
wire clko_i3_0_cry_2_S_1 ;
wire clko_i3_0_cry_2_Y_1 ;
wire clko_i3_0_cry_3 ;
wire clko_i3_0_cry_3_S_1 ;
wire clko_i3_0_cry_3_Y_1 ;
wire clko_i3_0_cry_4 ;
wire clko_i3_0_cry_4_S_1 ;
wire clko_i3_0_cry_4_Y_1 ;
wire clko_i3_0_cry_5 ;
wire clko_i3_0_cry_5_S_1 ;
wire clko_i3_0_cry_5_Y_1 ;
wire clko_i3_0_cry_6 ;
wire clko_i3_0_cry_6_S_1 ;
wire clko_i3_0_cry_6_Y_1 ;
wire clko_i3_0_cry_7_S_1 ;
wire clko_i3_0_cry_7_Y_1 ;
wire ClkDiv_s_170_FCO ;
wire ClkDiv_s_170_S ;
wire ClkDiv_s_170_Y ;
  CLKINT clko_i_inferred_clock_RNIV338 (
	.Y(UartClk1),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_0_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_0_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_0_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_0_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3_0),
	.Y(clko_i3_0_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i3_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_0_cry_0 (
	.FCO(un1_terminal_count_0_cry_0_Z),
	.S(un1_terminal_count_0_cry_0_S_0),
	.Y(un1_terminal_count_0_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_0_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_1 (
	.FCO(un1_terminal_count_0_cry_1_Z),
	.S(clko_i3_0_1),
	.Y(un1_terminal_count_0_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_0_Z)
);
defparam un1_terminal_count_0_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_2 (
	.FCO(un1_terminal_count_0_cry_2_Z),
	.S(clko_i3_0_2),
	.Y(un1_terminal_count_0_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_1_Z)
);
defparam un1_terminal_count_0_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_3 (
	.FCO(un1_terminal_count_0_cry_3_Z),
	.S(clko_i3_0_3),
	.Y(un1_terminal_count_0_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_2_Z)
);
defparam un1_terminal_count_0_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_4 (
	.FCO(un1_terminal_count_0_cry_4_Z),
	.S(clko_i3_0_4),
	.Y(un1_terminal_count_0_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_3_Z)
);
defparam un1_terminal_count_0_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_5 (
	.FCO(un1_terminal_count_0_cry_5_Z),
	.S(clko_i3_0_5),
	.Y(un1_terminal_count_0_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_4_Z)
);
defparam un1_terminal_count_0_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_6 (
	.FCO(un1_terminal_count_0_cry_6_Z),
	.S(clko_i3_0_6),
	.Y(un1_terminal_count_0_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_5_Z)
);
defparam un1_terminal_count_0_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_0  (
	.FCO(clko_i3_0_cry_0),
	.S(clko_i3_0_cry_0_S_1),
	.Y(clko_i3_0_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_0_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_1  (
	.FCO(clko_i3_0_cry_1),
	.S(clko_i3_0_cry_1_S_1),
	.Y(clko_i3_0_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_1),
	.FCI(clko_i3_0_cry_0)
);
defparam \op_lt.clko_i3_0_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_2  (
	.FCO(clko_i3_0_cry_2),
	.S(clko_i3_0_cry_2_S_1),
	.Y(clko_i3_0_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_2),
	.FCI(clko_i3_0_cry_1)
);
defparam \op_lt.clko_i3_0_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_3  (
	.FCO(clko_i3_0_cry_3),
	.S(clko_i3_0_cry_3_S_1),
	.Y(clko_i3_0_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_3),
	.FCI(clko_i3_0_cry_2)
);
defparam \op_lt.clko_i3_0_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_4  (
	.FCO(clko_i3_0_cry_4),
	.S(clko_i3_0_cry_4_S_1),
	.Y(clko_i3_0_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_4),
	.FCI(clko_i3_0_cry_3)
);
defparam \op_lt.clko_i3_0_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_5  (
	.FCO(clko_i3_0_cry_5),
	.S(clko_i3_0_cry_5_S_1),
	.Y(clko_i3_0_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_5),
	.FCI(clko_i3_0_cry_4)
);
defparam \op_lt.clko_i3_0_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_6  (
	.FCO(clko_i3_0_cry_6),
	.S(clko_i3_0_cry_6_S_1),
	.Y(clko_i3_0_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_6),
	.FCI(clko_i3_0_cry_5)
);
defparam \op_lt.clko_i3_0_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_7  (
	.FCO(clko_i3_0),
	.S(clko_i3_0_cry_7_S_1),
	.Y(clko_i3_0_cry_7_Y_1),
	.B(un1_terminal_count_0_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_0_cry_6)
);
defparam \op_lt.clko_i3_0_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_170 (
	.FCO(ClkDiv_s_170_FCO),
	.S(ClkDiv_s_170_S),
	.Y(ClkDiv_s_170_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_170.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_170_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
//@46:1061
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_2 ;
wire CO0_4_i ;
wire VCC ;
wire un17_clkdiv_0_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI5NP5 (
	.Y(UartTxClk1),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(un17_clkdiv_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_0_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_0_1.SUM_2[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_0_1.un17_clkdiv_0_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(un17_clkdiv_0_i)
);
defparam \un17_clkdiv_0_1.un17_clkdiv_0_i .INIT=16'hEAAA;
//@46:1074
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL1,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL1 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire [3:3] samplecnt_3;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire CO0 ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @32:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:69
  CFG3 \RxProc.samplecnt_3[3]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[3]),
	.C(Rxd_i),
	.Y(samplecnt_3[3])
);
defparam \RxProc.samplecnt_3[3] .INIT=8'hC4;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:114
  CFG4 \samplecnt_RNIJKM61[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(CO1)
);
defparam \samplecnt_RNIJKM61[1] .INIT=16'h8808;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @32:114
  CFG4 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.C(bitpos_1_sqmuxa),
	.D(Rxd_i),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=16'h6606;
// @32:61
  CFG3 \samplecnt_RNO[0]  (
	.A(bitpos_1_sqmuxa),
	.B(samplecnt_Z[0]),
	.C(Rxd_i),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=8'h3B;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(un21_enable),
	.B(N_60),
	.C(Rxd_i),
	.D(bitpos_1_sqmuxa),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'h0F44;
// @32:114
  CFG4 \samplecnt_RNO[2]  (
	.A(bitpos_1_sqmuxa),
	.B(CO1),
	.C(samplecnt_Z[2]),
	.D(Rxd_i),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h3C9C;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(Rxd_i),
	.B(un11_enable),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h002F;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(un21_enable),
	.D(N_61),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hEF20;
// @32:114
  CFG3 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_3[3]),
	.C(CO1),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=8'h6C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @40:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_0_4 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_4 */

module fifo_8_10_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart1RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [10:10] counter_r_RNO_FCO_1;
wire [10:10] counter_r_RNO_Y_1;
wire [9:9] counter_r_RNIUA417_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_3;
wire [9:9] raddr_r_s_FCO_3;
wire [9:9] raddr_r_s_Y_3;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_2;
wire [8:1] waddr_r_cry_Y_3;
wire [9:9] waddr_r_s_FCO_3;
wire [9:9] waddr_r_s_Y_3;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_1;
wire [8:0] ram_ram_0_0_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_180_FCO ;
wire raddr_r_s_180_S ;
wire raddr_r_s_180_Y ;
wire waddr_r_s_181_FCO ;
wire waddr_r_s_181_S ;
wire waddr_r_s_181_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2768 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[0]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[9]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[8]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[7]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[6]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[5]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[4]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[3]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[2]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[1]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_1[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_1[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_180 (
	.FCO(raddr_r_s_180_FCO),
	.S(raddr_r_s_180_S),
	.Y(raddr_r_s_180_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_180.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_180_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_3[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_181 (
	.FCO(waddr_r_s_181_FCO),
	.S(waddr_r_s_181_S),
	.Y(waddr_r_s_181_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_181.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_181_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_3[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_1[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_1[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI28R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart1RxFifoData[7])
);
defparam ram_ram_0_0_RNI28R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI17R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart1RxFifoData[6])
);
defparam ram_ram_0_0_RNI17R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI06R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_0_RNI06R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV4R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_0_RNIV4R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIU3R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart1RxFifoData[3])
);
defparam ram_ram_0_0_RNIU3R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIT2R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart1RxFifoData[2])
);
defparam ram_ram_0_0_RNIT2R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @33:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:60
  CFG2 do_write (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[1]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_2768)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_2768),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_1 */

module gated_fifo_8_10_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [9:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_1 */

module UartRxFifoExtClk_10_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [9:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @42:147
  IBufP2Ports_0_4 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_2 */

module IBufP2Ports_12_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_12_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @34:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @34:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @34:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @34:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'h8808;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @34:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_0_5 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_5 */

module fifo_8_10_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1TxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart1TxFifoFull
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart1TxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart1TxFifoFull ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1TxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart1TxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [10:10] counter_r_RNO_FCO_2;
wire [10:10] counter_r_RNO_Y_2;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_2;
wire [9:9] raddr_r_s_FCO_2;
wire [9:9] raddr_r_s_Y_2;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_1;
wire [8:1] waddr_r_cry_Y_2;
wire [9:9] waddr_r_s_FCO_2;
wire [9:9] waddr_r_s_Y_2;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_2;
wire [8:0] ram_ram_0_0_B_DOUT_2;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_22_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_178_FCO ;
wire raddr_r_s_178_S ;
wire raddr_r_s_178_Y ;
wire waddr_r_s_179_FCO ;
wire waddr_r_s_179_S ;
wire waddr_r_s_179_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_5 ;
wire un7_counter_r_0_a2_4 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_0_4 ;
wire un16_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire N_30 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_22_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_2[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_2[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_178 (
	.FCO(raddr_r_s_178_FCO),
	.S(raddr_r_s_178_S),
	.Y(raddr_r_s_178_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_178.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_178_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_2[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_179 (
	.FCO(waddr_r_s_179_FCO),
	.S(waddr_r_s_179_S),
	.Y(waddr_r_s_179_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_179.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_179_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_2[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_2[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_2[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNICR79[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_0_OLDA_RNICR79[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBQ79[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_0_OLDA_RNIBQ79[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIAP79[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_0_OLDA_RNIAP79[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9O79[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_0_OLDA_RNI9O79[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8N79[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam \ram_ram_0_0_OLDA_RNI8N79[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7M79[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam \ram_ram_0_0_OLDA_RNI7M79[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
// @33:68
  CFG3 full_r_RNIF6BQ (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(empty_r_RNIJGJA_Y),
	.Y(N_22_i_i)
);
defparam full_r_RNIF6BQ.INIT=8'h2D;
// @33:89
  CFG2 empty_r_RNIJGJA_0 (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIJGJA_0.INIT=4'h4;
// @33:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_4)
);
defparam \update.un7_counter_r_0_a2_4 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_4  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_4)
);
defparam \update.un16_counter_r_0_a2_0_4 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(empty_r_RNIJGJA_Y),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h4000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(un7_counter_r_0_a2_5),
	.D(un7_counter_r_0_a2_4),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_7),
	.B(empty_r_RNIJGJA_Y),
	.C(counter_r_Z[0]),
	.D(do_write_Z),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h0A2A;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_8),
	.C(un16_counter_r_0_a2_7),
	.D(un16_counter_r_0_a2_6),
	.Y(N_30)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_6),
	.B(un16_counter_r_0_a2_0_4),
	.C(N_30),
	.D(un16_counter_r_0_a2_0_5),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_2 */

module gated_fifo_8_10_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty,
  FifoReadAck,
  ReadStrobe,
  WriteUart1,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart1 ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart1 ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1TxFifoFull(Uart1TxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_2 */

module UartTxFifoExtClk_10_2 (
  Uart1TxFifoData,
  WriteUart1,
  Uart1TxFifoFull,
  Tx1_c,
  UartTxClk1,
  Uart1TxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
input WriteUart1 ;
output Uart1TxFifoFull ;
output Tx1_c ;
input UartTxClk1 ;
output Uart1TxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart1FifoReset_i_arst_i ;
wire WriteUart1 ;
wire Uart1TxFifoFull ;
wire Tx1_c ;
wire UartTxClk1 ;
wire Uart1TxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_21_i ;
wire un1_NextState_1_sqmuxa_i_0_Z ;
wire StartTx_Z ;
wire readstrobe13 ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_23_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_21_i),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(readstrobe13),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(un1_NextState_1_sqmuxa_i_0_Z)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:248
  CFG2 readstrobe13_0_a2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13)
);
defparam readstrobe13_0_a2.INIT=4'h4;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_21_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_23_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_12_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @43:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @43:182
  IBufP2Ports_0_5 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart1(WriteUart1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_2 ;
wire clko_i3_0 ;
wire clko_i3_0_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_0_cry_0_Z ;
wire un1_terminal_count_0_cry_0_S_1 ;
wire un1_terminal_count_0_cry_0_Y_1 ;
wire un1_terminal_count_0_cry_1_Z ;
wire clko_i3_0_1 ;
wire un1_terminal_count_0_cry_1_Y_1 ;
wire un1_terminal_count_0_cry_2_Z ;
wire clko_i3_0_2 ;
wire un1_terminal_count_0_cry_2_Y_1 ;
wire un1_terminal_count_0_cry_3_Z ;
wire clko_i3_0_3 ;
wire un1_terminal_count_0_cry_3_Y_1 ;
wire un1_terminal_count_0_cry_4_Z ;
wire clko_i3_0_4 ;
wire un1_terminal_count_0_cry_4_Y_1 ;
wire un1_terminal_count_0_cry_5_Z ;
wire clko_i3_0_5 ;
wire un1_terminal_count_0_cry_5_Y_1 ;
wire un1_terminal_count_0_cry_6_Z ;
wire clko_i3_0_6 ;
wire un1_terminal_count_0_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_0_cry_0 ;
wire clko_i3_0_cry_0_S_0 ;
wire clko_i3_0_cry_0_Y_0 ;
wire clko_i3_0_cry_1 ;
wire clko_i3_0_cry_1_S_0 ;
wire clko_i3_0_cry_1_Y_0 ;
wire clko_i3_0_cry_2 ;
wire clko_i3_0_cry_2_S_0 ;
wire clko_i3_0_cry_2_Y_0 ;
wire clko_i3_0_cry_3 ;
wire clko_i3_0_cry_3_S_0 ;
wire clko_i3_0_cry_3_Y_0 ;
wire clko_i3_0_cry_4 ;
wire clko_i3_0_cry_4_S_0 ;
wire clko_i3_0_cry_4_Y_0 ;
wire clko_i3_0_cry_5 ;
wire clko_i3_0_cry_5_S_0 ;
wire clko_i3_0_cry_5_Y_0 ;
wire clko_i3_0_cry_6 ;
wire clko_i3_0_cry_6_S_0 ;
wire clko_i3_0_cry_6_Y_0 ;
wire clko_i3_0_cry_7_S_0 ;
wire clko_i3_0_cry_7_Y_0 ;
wire ClkDiv_s_169_FCO ;
wire ClkDiv_s_169_S ;
wire ClkDiv_s_169_Y ;
  CLKINT clko_i_inferred_clock_RNI05K8 (
	.Y(UartClk2),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_0_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_0_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_0_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_0_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3_0),
	.Y(clko_i3_0_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i3_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_0_cry_0 (
	.FCO(un1_terminal_count_0_cry_0_Z),
	.S(un1_terminal_count_0_cry_0_S_1),
	.Y(un1_terminal_count_0_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_0_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_1 (
	.FCO(un1_terminal_count_0_cry_1_Z),
	.S(clko_i3_0_1),
	.Y(un1_terminal_count_0_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_0_Z)
);
defparam un1_terminal_count_0_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_2 (
	.FCO(un1_terminal_count_0_cry_2_Z),
	.S(clko_i3_0_2),
	.Y(un1_terminal_count_0_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_1_Z)
);
defparam un1_terminal_count_0_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_3 (
	.FCO(un1_terminal_count_0_cry_3_Z),
	.S(clko_i3_0_3),
	.Y(un1_terminal_count_0_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_2_Z)
);
defparam un1_terminal_count_0_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_4 (
	.FCO(un1_terminal_count_0_cry_4_Z),
	.S(clko_i3_0_4),
	.Y(un1_terminal_count_0_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_3_Z)
);
defparam un1_terminal_count_0_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_5 (
	.FCO(un1_terminal_count_0_cry_5_Z),
	.S(clko_i3_0_5),
	.Y(un1_terminal_count_0_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_4_Z)
);
defparam un1_terminal_count_0_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_6 (
	.FCO(un1_terminal_count_0_cry_6_Z),
	.S(clko_i3_0_6),
	.Y(un1_terminal_count_0_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_5_Z)
);
defparam un1_terminal_count_0_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_0  (
	.FCO(clko_i3_0_cry_0),
	.S(clko_i3_0_cry_0_S_0),
	.Y(clko_i3_0_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_0_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_1  (
	.FCO(clko_i3_0_cry_1),
	.S(clko_i3_0_cry_1_S_0),
	.Y(clko_i3_0_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_1),
	.FCI(clko_i3_0_cry_0)
);
defparam \op_lt.clko_i3_0_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_2  (
	.FCO(clko_i3_0_cry_2),
	.S(clko_i3_0_cry_2_S_0),
	.Y(clko_i3_0_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_2),
	.FCI(clko_i3_0_cry_1)
);
defparam \op_lt.clko_i3_0_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_3  (
	.FCO(clko_i3_0_cry_3),
	.S(clko_i3_0_cry_3_S_0),
	.Y(clko_i3_0_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_3),
	.FCI(clko_i3_0_cry_2)
);
defparam \op_lt.clko_i3_0_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_4  (
	.FCO(clko_i3_0_cry_4),
	.S(clko_i3_0_cry_4_S_0),
	.Y(clko_i3_0_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_4),
	.FCI(clko_i3_0_cry_3)
);
defparam \op_lt.clko_i3_0_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_5  (
	.FCO(clko_i3_0_cry_5),
	.S(clko_i3_0_cry_5_S_0),
	.Y(clko_i3_0_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_5),
	.FCI(clko_i3_0_cry_4)
);
defparam \op_lt.clko_i3_0_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_6  (
	.FCO(clko_i3_0_cry_6),
	.S(clko_i3_0_cry_6_S_0),
	.Y(clko_i3_0_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_6),
	.FCI(clko_i3_0_cry_5)
);
defparam \op_lt.clko_i3_0_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_7  (
	.FCO(clko_i3_0),
	.S(clko_i3_0_cry_7_S_0),
	.Y(clko_i3_0_cry_7_Y_0),
	.B(un1_terminal_count_0_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_0_cry_6)
);
defparam \op_lt.clko_i3_0_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_169 (
	.FCO(ClkDiv_s_169_FCO),
	.S(ClkDiv_s_169_S),
	.Y(ClkDiv_s_169_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_169.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_169_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
//@46:1132
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire un17_clkdiv_0_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI6PB7 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(un17_clkdiv_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_0_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_0_1.SUM_1[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_0_1.un17_clkdiv_0_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(un17_clkdiv_0_i)
);
defparam \un17_clkdiv_0_1.un17_clkdiv_0_i .INIT=16'hEAAA;
//@46:1145
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rx2_c,
  FCCC_C0_0_GL1,
  Rxd2_i
)
;
input Rx2_c ;
input FCCC_C0_0_GL1 ;
output Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire VCC ;
wire Temp2_1 ;
wire GND ;
wire Temp1_1 ;
// @31:48
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire N_70 ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire bitpos_4_sqmuxa_2_Z ;
wire un1_N_8_mux ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire CO0 ;
wire N_60 ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO1 ;
wire N_61 ;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @32:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(N_70),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @32:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @32:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @32:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @32:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(N_70)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @32:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @32:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @32:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10_iv_RNO[3]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_2_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(un1_N_8_mux)
);
defparam \bitpos_10_iv_RNO[3] .INIT=16'h8000;
// @32:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @32:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @32:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @32:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @32:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(N_70),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hF4;
// @32:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @32:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(N_70),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @32:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @32:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @32:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @32:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @32:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @32:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @32:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @32:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @32:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @32:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @32:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un1_N_8_mux),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF06;
// @32:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @32:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @32:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @32:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @32:61
  CFG4 RxAv_RNO (
	.A(bitpos_1_sqmuxa),
	.B(RxAv_5),
	.C(Rxd_i),
	.D(N_70),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h1151;
// @32:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @40:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @40:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_0_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_6 */

module fifo_8_10_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart2RxFifoFull
)
;
input [7:0] RxData ;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart2RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart2RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] count_o_3;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [10:10] counter_r_RNO_FCO_3;
wire [10:10] counter_r_RNO_Y_3;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_1;
wire [9:9] raddr_r_s_FCO_1;
wire [9:9] raddr_r_s_Y_1;
wire [8:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_0;
wire [8:1] waddr_r_cry_Y_1;
wire [9:9] waddr_r_s_FCO_1;
wire [9:9] waddr_r_s_Y_1;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_3;
wire [8:0] ram_ram_0_0_B_DOUT_3;
wire Uart2RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count_0_x2_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_176_FCO ;
wire raddr_r_s_176_S ;
wire raddr_r_s_176_Y ;
wire waddr_r_s_177_FCO ;
wire waddr_r_s_177_S ;
wire waddr_r_s_177_Y ;
wire do_write_Z ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_0_8 ;
wire un7_counter_r_0_a2_8 ;
wire N_2774 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNIUJ31 (
	.A(Uart2RxFifoFull),
	.Y(Uart2RxFifoFull_i)
);
defparam full_r_RNIUJ31.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart2RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[0]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[9]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[8]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[7]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[6]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[5]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[4]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[3]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[2]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(count_o_3[1]),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_3[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_3[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_176 (
	.FCO(raddr_r_s_176_FCO),
	.S(raddr_r_s_176_S),
	.Y(raddr_r_s_176_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_176.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_176_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_1[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_177 (
	.FCO(waddr_r_s_177_FCO),
	.S(waddr_r_s_177_S),
	.Y(waddr_r_s_177_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_177.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_177_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_1[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_3[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_3[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI57VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_0_RNI57VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI46VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_0_RNI46VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI35VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_0_RNI35VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI24VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_0_RNI24VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI13VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_0_RNI13VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI02VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_0_RNI02VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart2RxFifoFull),
	.C(do_read_Z),
	.Y(do_count_0_x2_Z)
);
defparam do_count_0_x2.INIT=8'hD2;
// @33:76
  CFG2 \update.count_o_3[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(count_o_3[9])
);
defparam \update.count_o_3[9] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(count_o_3[8])
);
defparam \update.count_o_3[8] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(count_o_3[7])
);
defparam \update.count_o_3[7] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(count_o_3[6])
);
defparam \update.count_o_3[6] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(count_o_3[5])
);
defparam \update.count_o_3[5] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(count_o_3[4])
);
defparam \update.count_o_3[4] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(count_o_3[3])
);
defparam \update.count_o_3[3] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(count_o_3[2])
);
defparam \update.count_o_3[2] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(count_o_3[1])
);
defparam \update.count_o_3[1] .INIT=4'hE;
// @33:76
  CFG2 \update.count_o_3[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(count_o_3[0])
);
defparam \update.count_o_3[0] .INIT=4'hE;
// @33:60
  CFG2 do_write (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @33:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_5)
);
defparam \update.un16_counter_r_0_a2_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[1]),
	.B(do_read_Z),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h0200;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(do_write_Z),
	.B(counter_r_Z[0]),
	.C(do_read_Z),
	.D(un7_counter_r_0_a2_8),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h7300;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0  (
	.A(do_write_Z),
	.B(un16_counter_r_0_a2_0_8),
	.C(un16_counter_r_0_a2_0_7),
	.D(un16_counter_r_0_a2_0_6),
	.Y(N_2774)
);
defparam \update.un16_counter_r_0_a2_0 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_5),
	.C(N_2774),
	.D(un16_counter_r_0_a2_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_3 */

module gated_fifo_8_10_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [9:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2RxFifoFull(Uart2RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_3 */

module UartRxFifoExtClk_10_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  FCCC_C0_0_GL1,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [9:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input FCCC_C0_0_GL1 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @42:147
  IBufP2Ports_0_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_1 */

module IBufP2Ports_12_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_12_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_1 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_2 ;
wire CO1 ;
// @34:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @34:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[2]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_1)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @34:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @34:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(N_2)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h66C6;
// @34:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(BitCnt_Z[3]),
	.D(txd20_Z),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'h8808;
// @34:59
  CFG3 TxD_3_iv_i (
	.A(BitCnt_Z[3]),
	.B(TxD_2),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @34:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_1),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @34:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_2),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_0_7 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_7 */

module fifo_8_10_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL1
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [9:0] waddr_r_Z;
wire [8:0] waddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:9] waddr_r_s_Z;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [10:10] counter_r_RNO_FCO_4;
wire [10:10] counter_r_RNO_Y_4;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y_0;
wire [9:9] raddr_r_s_FCO_0;
wire [9:9] raddr_r_s_Y_0;
wire [8:1] waddr_r_cry_Z;
wire [8:1] waddr_r_cry_Y_0;
wire [9:9] waddr_r_s_FCO_0;
wire [9:9] waddr_r_s_Y_0;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_4;
wire [8:0] ram_ram_0_0_B_DOUT_4;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire counter_r_0 ;
wire GND ;
wire N_2700_i ;
wire N_159_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_174_FCO ;
wire raddr_r_s_174_S ;
wire raddr_r_s_174_Y ;
wire waddr_r_s_175_FCO ;
wire waddr_r_s_175_S ;
wire waddr_r_s_175_Y ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_8 ;
wire N_352 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(counter_r_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(N_2700_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_159_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_4[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_4[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_174 (
	.FCO(raddr_r_s_174_FCO),
	.S(raddr_r_s_174_S),
	.Y(raddr_r_s_174_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_174.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_174_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO_0[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_175 (
	.FCO(waddr_r_s_175_FCO),
	.S(waddr_r_s_175_S),
	.Y(waddr_r_s_175_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_175.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_175_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO_0[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_4[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_4[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, N_2700_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIF0DD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_0_RNIF0DD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIEVCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_0_RNIEVCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIDUCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_0_RNIDUCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNICTCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_0_RNICTCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIBSCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_0_RNIBSCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIARCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_0_RNIARCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
// @33:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart2TxFifoFull),
	.C(empty_r_RNILQHG_Y),
	.Y(N_159_i)
);
defparam do_count_0_x2.INIT=8'h2D;
// @33:89
  CFG2 empty_r_RNILQHG_0 (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNILQHG_0.INIT=4'h4;
// @33:60
  CFG2 do_write_i_0_o2 (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(N_2700_i)
);
defparam do_write_i_0_o2.INIT=4'h4;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[3]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_7),
	.B(un16_counter_r_0_a2_9),
	.C(N_2700_i),
	.D(empty_r_RNILQHG_Y),
	.Y(N_352)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(N_2700_i),
	.C(un7_counter_r_0_a2_8),
	.D(empty_r_RNILQHG_Y),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h5070;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_352),
	.D(un16_counter_r_0_a2_0_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_4 */

module gated_fifo_8_10_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart2,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart2 ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart2 ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_4 */

module UartTxFifoExtClk_10_1 (
  Uart2TxFifoData,
  WriteUart2,
  Uart2TxFifoFull,
  Tx2_c,
  UartTxClk2,
  Uart2TxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
input WriteUart2 ;
output Uart2TxFifoFull ;
output Tx2_c ;
input UartTxClk2 ;
output Uart2TxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart2FifoReset_i_arst_i ;
wire WriteUart2 ;
wire Uart2TxFifoFull ;
wire Tx2_c ;
wire UartTxClk2 ;
wire Uart2TxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire N_154_i ;
wire N_65 ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_164_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_154_i),
	.EN(N_65),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(N_65),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_154_i),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_164_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_65)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_154_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_164_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_12_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @43:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @43:182
  IBufP2Ports_0_7 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart2(WriteUart2),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL1,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL1 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL1 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3_0 ;
wire clko_i3_0_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_0_cry_0_Z ;
wire un1_terminal_count_0_cry_0_S_2 ;
wire un1_terminal_count_0_cry_0_Y_2 ;
wire un1_terminal_count_0_cry_1_Z ;
wire clko_i3_0_1 ;
wire un1_terminal_count_0_cry_1_Y_2 ;
wire un1_terminal_count_0_cry_2_Z ;
wire clko_i3_0_2 ;
wire un1_terminal_count_0_cry_2_Y_2 ;
wire un1_terminal_count_0_cry_3_Z ;
wire clko_i3_0_3 ;
wire un1_terminal_count_0_cry_3_Y_2 ;
wire un1_terminal_count_0_cry_4_Z ;
wire clko_i3_0_4 ;
wire un1_terminal_count_0_cry_4_Y_2 ;
wire un1_terminal_count_0_cry_5_Z ;
wire clko_i3_0_5 ;
wire un1_terminal_count_0_cry_5_Y_2 ;
wire un1_terminal_count_0_cry_6_Z ;
wire clko_i3_0_6 ;
wire un1_terminal_count_0_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_0_cry_0 ;
wire clko_i3_0_cry_0_S ;
wire clko_i3_0_cry_0_Y ;
wire clko_i3_0_cry_1 ;
wire clko_i3_0_cry_1_S ;
wire clko_i3_0_cry_1_Y ;
wire clko_i3_0_cry_2 ;
wire clko_i3_0_cry_2_S ;
wire clko_i3_0_cry_2_Y ;
wire clko_i3_0_cry_3 ;
wire clko_i3_0_cry_3_S ;
wire clko_i3_0_cry_3_Y ;
wire clko_i3_0_cry_4 ;
wire clko_i3_0_cry_4_S ;
wire clko_i3_0_cry_4_Y ;
wire clko_i3_0_cry_5 ;
wire clko_i3_0_cry_5_S ;
wire clko_i3_0_cry_5_Y ;
wire clko_i3_0_cry_6 ;
wire clko_i3_0_cry_6_S ;
wire clko_i3_0_cry_6_Y ;
wire clko_i3_0_cry_7_S ;
wire clko_i3_0_cry_7_Y ;
wire ClkDiv_s_168_FCO ;
wire ClkDiv_s_168_S ;
wire ClkDiv_s_168_Y ;
  CLKINT clko_i_inferred_clock_RNI1659 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_0_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_0_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_0_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_0_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3_0),
	.Y(clko_i3_0_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @35:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(clko_i3_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:77
  ARI1 un1_terminal_count_0_cry_0 (
	.FCO(un1_terminal_count_0_cry_0_Z),
	.S(un1_terminal_count_0_cry_0_S_2),
	.Y(un1_terminal_count_0_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_0_cry_0.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_1 (
	.FCO(un1_terminal_count_0_cry_1_Z),
	.S(clko_i3_0_1),
	.Y(un1_terminal_count_0_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_0_Z)
);
defparam un1_terminal_count_0_cry_1.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_2 (
	.FCO(un1_terminal_count_0_cry_2_Z),
	.S(clko_i3_0_2),
	.Y(un1_terminal_count_0_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_1_Z)
);
defparam un1_terminal_count_0_cry_2.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_3 (
	.FCO(un1_terminal_count_0_cry_3_Z),
	.S(clko_i3_0_3),
	.Y(un1_terminal_count_0_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_2_Z)
);
defparam un1_terminal_count_0_cry_3.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_4 (
	.FCO(un1_terminal_count_0_cry_4_Z),
	.S(clko_i3_0_4),
	.Y(un1_terminal_count_0_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_3_Z)
);
defparam un1_terminal_count_0_cry_4.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_5 (
	.FCO(un1_terminal_count_0_cry_5_Z),
	.S(clko_i3_0_5),
	.Y(un1_terminal_count_0_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_4_Z)
);
defparam un1_terminal_count_0_cry_5.INIT=20'h65500;
// @35:77
  ARI1 un1_terminal_count_0_cry_6 (
	.FCO(un1_terminal_count_0_cry_6_Z),
	.S(clko_i3_0_6),
	.Y(un1_terminal_count_0_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_0_cry_5_Z)
);
defparam un1_terminal_count_0_cry_6.INIT=20'h65500;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @25:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_0  (
	.FCO(clko_i3_0_cry_0),
	.S(clko_i3_0_cry_0_S),
	.Y(clko_i3_0_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_0_cry_0 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_1  (
	.FCO(clko_i3_0_cry_1),
	.S(clko_i3_0_cry_1_S),
	.Y(clko_i3_0_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_1),
	.FCI(clko_i3_0_cry_0)
);
defparam \op_lt.clko_i3_0_cry_1 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_2  (
	.FCO(clko_i3_0_cry_2),
	.S(clko_i3_0_cry_2_S),
	.Y(clko_i3_0_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_2),
	.FCI(clko_i3_0_cry_1)
);
defparam \op_lt.clko_i3_0_cry_2 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_3  (
	.FCO(clko_i3_0_cry_3),
	.S(clko_i3_0_cry_3_S),
	.Y(clko_i3_0_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_3),
	.FCI(clko_i3_0_cry_2)
);
defparam \op_lt.clko_i3_0_cry_3 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_4  (
	.FCO(clko_i3_0_cry_4),
	.S(clko_i3_0_cry_4_S),
	.Y(clko_i3_0_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_4),
	.FCI(clko_i3_0_cry_3)
);
defparam \op_lt.clko_i3_0_cry_4 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_5  (
	.FCO(clko_i3_0_cry_5),
	.S(clko_i3_0_cry_5_S),
	.Y(clko_i3_0_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_5),
	.FCI(clko_i3_0_cry_4)
);
defparam \op_lt.clko_i3_0_cry_5 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_6  (
	.FCO(clko_i3_0_cry_6),
	.S(clko_i3_0_cry_6_S),
	.Y(clko_i3_0_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_0_6),
	.FCI(clko_i3_0_cry_5)
);
defparam \op_lt.clko_i3_0_cry_6 .INIT=20'h5AA55;
// @35:77
  ARI1 \op_lt.clko_i3_0_cry_7  (
	.FCO(clko_i3_0),
	.S(clko_i3_0_cry_7_S),
	.Y(clko_i3_0_cry_7_Y),
	.B(un1_terminal_count_0_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_0_cry_6)
);
defparam \op_lt.clko_i3_0_cry_7 .INIT=20'h5AA55;
// @35:57
  ARI1 ClkDiv_s_168 (
	.FCO(ClkDiv_s_168_FCO),
	.S(ClkDiv_s_168_S),
	.Y(ClkDiv_s_168_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_168.INIT=20'h4AA00;
// @35:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_168_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @35:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
//@46:1211
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_2,
  UartTxClk3
)
;
input SUM_2_0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk3 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_0;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire un17_clkdiv_0_i ;
wire GND ;
  CLKINT div_i_inferred_clock_RNI7RT8 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @36:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(un17_clkdiv_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:67
  CFG4 \un17_clkdiv_0_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_0_1.SUM_0[3] .INIT=16'h6AAA;
// @36:55
  CFG4 \un17_clkdiv_0_1.un17_clkdiv_0_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(un17_clkdiv_0_i)
);
defparam \un17_clkdiv_0_1.un17_clkdiv_0_i .INIT=16'hEAAA;
//@46:1224
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_2792_i ;
wire un1_enable_i ;
wire GND ;
wire N_2783_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_2778_i ;
wire N_52_i_i ;
wire N_2779_i ;
wire un21_enable ;
wire N_2801 ;
wire N_2788 ;
wire N_2787 ;
wire N_2785 ;
wire N_2795 ;
wire RReg_1_sqmuxa_i_0_Z ;
wire N_4 ;
wire N_2782_i ;
wire N_46 ;
wire N_2793 ;
wire N_141 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @32:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2792_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_2783_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2778_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_2779_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[3]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @32:68
  CFG2 bitpos_10_ss0_i_i_a2_1 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.Y(N_2801)
);
defparam bitpos_10_ss0_i_i_a2_1.INIT=4'h1;
// @32:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[0]),
	.B(bitpos_Z[2]),
	.Y(N_2788)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @32:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(CO0),
	.Y(N_2787)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEEE;
// @32:68
  CFG4 \bitpos_10_i_o2[0]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(CO0),
	.Y(N_2785)
);
defparam \bitpos_10_i_o2[0] .INIT=16'h7FFF;
// @32:68
  CFG2 bitpos_10_ss0_i_i_a2_0 (
	.A(N_2788),
	.B(N_2801),
	.Y(N_2795)
);
defparam bitpos_10_ss0_i_i_a2_0.INIT=4'h4;
// @32:69
  CFG4 RReg_1_sqmuxa_i_0 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(CO0),
	.Y(RReg_1_sqmuxa_i_0_Z)
);
defparam RReg_1_sqmuxa_i_0.INIT=16'hBFFF;
// @32:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @32:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_2778_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @32:69
  CFG4 RReg_1_sqmuxa_i (
	.A(RReg_1_sqmuxa_i_0_Z),
	.B(bitpos_Z[2]),
	.C(un21_enable),
	.D(N_2801),
	.Y(N_4)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFBFA;
// @32:61
  CFG2 RxAv_RNO_0 (
	.A(N_2795),
	.B(N_2782_i),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=4'h1;
// @32:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_2788),
	.Y(N_2792_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @32:61
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(CO0),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=16'h6AAA;
// @32:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @32:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @32:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0040;
// @32:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @32:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_2788),
	.C(N_4),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @32:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0080;
// @32:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_4),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0020;
// @32:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_2788),
	.C(N_4),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @32:68
  CFG4 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(bitpos_Z[1]),
	.D(N_2785),
	.Y(N_46)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=16'hFF7F;
// @32:107
  CFG4 \un1_bitpos_1_1.SUM_0_o2[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_Z[1]),
	.C(N_2785),
	.D(un21_enable),
	.Y(N_2793)
);
defparam \un1_bitpos_1_1.SUM_0_o2[2] .INIT=16'hFFF7;
// @46:690
  CFG3 \bitpos_10_RNO[1]  (
	.A(bitpos_Z[1]),
	.B(N_2785),
	.C(bitpos_Z[0]),
	.Y(N_141)
);
defparam \bitpos_10_RNO[1] .INIT=8'h65;
// @32:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_2788),
	.D(N_2787),
	.Y(N_2783_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @32:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_2788),
	.D(N_2787),
	.Y(N_2782_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @32:61
  CFG4 \bitpos_RNO[0]  (
	.A(un21_enable),
	.B(N_2795),
	.C(bitpos_Z[0]),
	.D(N_2785),
	.Y(N_2779_i)
);
defparam \bitpos_RNO[0] .INIT=16'h1001;
// @32:68
  CFG4 \bitpos_10[1]  (
	.A(un21_enable),
	.B(N_2787),
	.C(N_2795),
	.D(N_141),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h02F7;
// @32:61
  CFG2 \un1_bitpos_1_1.N_52_i_i  (
	.A(N_2793),
	.B(bitpos_Z[2]),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=4'h9;
// @32:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(un21_enable),
	.B(bitpos_Z[3]),
	.C(N_2782_i),
	.D(N_46),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF4F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @40:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_0_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL1
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL1 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_8 */

module fifo_8_10_1_5 (
  DacWriteCurrentState_0,
  O_RNIQKM01_Y_0,
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadReq,
  DacSetpointReadAddressChannele,
  shot_i,
  WriteReq,
  RamBusWrnRd_i,
  RamBusCE_i,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL1,
  Uart3RxFifoFull
)
;
input DacWriteCurrentState_0 ;
input O_RNIQKM01_Y_0 ;
input [7:0] RxData ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
output ReadReq ;
output DacSetpointReadAddressChannele ;
input shot_i ;
output WriteReq ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL1 ;
output Uart3RxFifoFull ;
wire DacWriteCurrentState_0 ;
wire O_RNIQKM01_Y_0 ;
wire ReadReq ;
wire DacSetpointReadAddressChannele ;
wire shot_i ;
wire WriteReq ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL1 ;
wire Uart3RxFifoFull ;
wire [9:0] raddr_r_Z;
wire [8:0] raddr_r_s;
wire [7:0] ram_ram_0_0_OLDA_Z;
wire [9:9] raddr_r_s_Z;
wire [9:0] waddr_r_Z;
wire [9:9] waddr_r_s_Z;
wire [8:0] waddr_r_s;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [10:10] counter_r_RNO_FCO_5;
wire [10:10] counter_r_RNO_Y_5;
wire [9:9] counter_r_RNIUUD88_Y;
wire [8:1] raddr_r_cry_Z;
wire [8:1] raddr_r_cry_Y;
wire [9:9] raddr_r_s_FCO;
wire [9:9] raddr_r_s_Y;
wire [8:0] waddr_r_cry_Z;
wire [8:0] waddr_r_cry_Y;
wire [9:9] waddr_r_s_FCO;
wire [9:9] waddr_r_s_Y;
wire [7:0] ram_ram_0_0_NEWA;
wire [8:8] ram_ram_0_0_A_DOUT_5;
wire [8:0] ram_ram_0_0_B_DOUT_5;
wire Uart3RxFifoFull_i ;
wire ram_ram_0_0_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire do_count ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_2811_i ;
wire N_2802_i ;
wire N_2803_i ;
wire N_2804_i ;
wire N_2805_i ;
wire N_2806_i ;
wire N_2807_i ;
wire N_2808_i ;
wire N_2809_i ;
wire N_2810_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_172_FCO ;
wire raddr_r_s_172_S ;
wire raddr_r_s_172_Y ;
wire waddr_r_s_173_FCO ;
wire waddr_r_s_173_S ;
wire waddr_r_s_173_Y ;
wire do_write ;
wire m34_5 ;
wire m33_e_5 ;
wire m33_e_4 ;
wire N_2812 ;
wire m34_7 ;
wire m46_1 ;
wire m34_8 ;
wire N_2814 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNI12S3 (
	.A(Uart3RxFifoFull),
	.Y(Uart3RxFifoFull_i)
);
defparam full_r_RNI12S3.INIT=2'h1;
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[2]  (
	.Q(ram_ram_0_0_OLDA_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[3]  (
	.Q(ram_ram_0_0_OLDA_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[4]  (
	.Q(ram_ram_0_0_OLDA_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[5]  (
	.Q(ram_ram_0_0_OLDA_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[6]  (
	.Q(ram_ram_0_0_OLDA_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[7]  (
	.Q(ram_ram_0_0_OLDA_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s_Z[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s_Z[9]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[8]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[7]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[6]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[5]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[4]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[3]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[2]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[1]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(waddr_r_s[0]),
	.EN(Uart3RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(do_count),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2811_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2802_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2803_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2804_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2805_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2806_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2807_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2808_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2809_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2810_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @33:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @33:59
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_5[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_5[10]),
	.B(counter_r_Z[10]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @33:68
  ARI1 raddr_r_s_172 (
	.FCO(raddr_r_s_172_FCO),
	.S(raddr_r_s_172_S),
	.Y(raddr_r_s_172_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_172.INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_172_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_s[9]  (
	.FCO(raddr_r_s_FCO[9]),
	.S(raddr_r_s_Z[9]),
	.Y(raddr_r_s_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @33:68
  ARI1 waddr_r_s_173 (
	.FCO(waddr_r_s_173_FCO),
	.S(waddr_r_s_173_S),
	.Y(waddr_r_s_173_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_173.INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_173_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_s[9]  (
	.FCO(waddr_r_s_FCO[9]),
	.S(waddr_r_s_Z[9]),
	.Y(waddr_r_s_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_s[9] .INIT=20'h4AA00;
// @33:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @33:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_A_DOUT_5[8], ram_ram_0_0_NEWA[7:0]}),
	.B_DOUT({NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, NC9, ram_ram_0_0_B_DOUT_5[8:0]}),
	.BUSY(NC18),
	.A_CLK(FCCC_C0_0_GL1),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, raddr_r_Z[9:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL1),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:0]}),
	.B_ADDR({GND, waddr_r_Z[9:0], GND, GND, GND}),
	.B_WEN({GND, do_write}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%1024-1024%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNIEVIQ[7]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[7]),
	.C(ram_ram_0_0_OLDA_Z[7]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_0_OLDA_RNIEVIQ[7] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIDUIQ[6]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[6]),
	.C(ram_ram_0_0_OLDA_Z[6]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_0_OLDA_RNIDUIQ[6] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNICTIQ[5]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[5]),
	.C(ram_ram_0_0_OLDA_Z[5]),
	.Y(Uart3RxFifoData[5])
);
defparam \ram_ram_0_0_OLDA_RNICTIQ[5] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIBSIQ[4]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[4]),
	.C(ram_ram_0_0_OLDA_Z[4]),
	.Y(Uart3RxFifoData[4])
);
defparam \ram_ram_0_0_OLDA_RNIBSIQ[4] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNIARIQ[3]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[3]),
	.C(ram_ram_0_0_OLDA_Z[3]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_0_OLDA_RNIARIQ[3] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI9QIQ[2]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[2]),
	.C(ram_ram_0_0_OLDA_Z[2]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_0_OLDA_RNI9QIQ[2] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
// @46:690
  CFG3 full_r_RNIJ97T (
	.A(we_i),
	.B(Uart3RxFifoFull),
	.C(do_read_Z),
	.Y(do_count)
);
defparam full_r_RNIJ97T.INIT=8'hD2;
// @46:693
  CFG3 un3_registerspacewritereq_0_a2 (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(O_RNIQKM01_Y_0),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq_0_a2.INIT=8'h80;
// @33:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @46:690
  CFG2 full_r_RNI8LRJ (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(do_write)
);
defparam full_r_RNI8LRJ.INIT=4'h4;
// @46:1307
  CFG2 DacWriteNextState_7_sqmuxa_0_a2 (
	.A(shot_i),
	.B(DacWriteCurrentState_0),
	.Y(DacSetpointReadAddressChannele)
);
defparam DacWriteNextState_7_sqmuxa_0_a2.INIT=4'h4;
// @46:690
  CFG4 full_r_RNO_3 (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[5]),
	.Y(m34_5)
);
defparam full_r_RNO_3.INIT=16'h8000;
// @46:690
  CFG4 \counter_r_RNI83VC1[1]  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(m33_e_5)
);
defparam \counter_r_RNI83VC1[1] .INIT=16'h0001;
// @46:690
  CFG4 \counter_r_RNIE9VC1[3]  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[3]),
	.Y(m33_e_4)
);
defparam \counter_r_RNIE9VC1[3] .INIT=16'h0001;
// @46:690
  CFG2 \counter_r_RNIU93V[0]  (
	.A(do_write),
	.B(counter_r_Z[0]),
	.Y(N_2812)
);
defparam \counter_r_RNIU93V[0] .INIT=4'h8;
// @33:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_2811_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_2802_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_2803_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_2804_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_2805_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_2806_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_2807_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_2808_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_2809_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @33:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_2810_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @46:690
  CFG4 full_r_RNO_2 (
	.A(counter_r_Z[3]),
	.B(m34_5),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[4]),
	.Y(m34_7)
);
defparam full_r_RNO_2.INIT=16'h0800;
// @46:695
  CFG3 un3_registerspacereadreq_0_a2 (
	.A(RamBusCE_i),
	.B(O_RNIQKM01_Y_0),
	.C(RamBusWrnRd_i),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq_0_a2.INIT=8'h08;
// @46:690
  CFG4 empty_r_RNO_0 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[7]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(m46_1)
);
defparam empty_r_RNO_0.INIT=16'h1000;
// @46:690
  CFG4 full_r_RNO_0 (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[1]),
	.C(m34_7),
	.D(do_read_Z),
	.Y(m34_8)
);
defparam full_r_RNO_0.INIT=16'h0080;
// @46:690
  CFG4 full_r_RNO_1 (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[0]),
	.C(m33_e_5),
	.D(m33_e_4),
	.Y(N_2814)
);
defparam full_r_RNO_1.INIT=16'h2000;
// @46:690
  CFG4 empty_r_RNO (
	.A(counter_r_Z[0]),
	.B(N_2812),
	.C(m46_1),
	.D(do_read_Z),
	.Y(un7_counter_r)
);
defparam empty_r_RNO.INIT=16'h3050;
// @46:690
  CFG4 full_r_RNO (
	.A(N_2812),
	.B(counter_r_Z[7]),
	.C(m34_8),
	.D(N_2814),
	.Y(un16_counter_r)
);
defparam full_r_RNO.INIT=16'hB380;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_5 */

module gated_fifo_8_10_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  O_RNIQKM01_Y_0,
  DacWriteCurrentState_0,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_data_i,
  RamBusCE_i,
  RamBusWrnRd_i,
  WriteReq,
  shot_i,
  DacSetpointReadAddressChannele,
  ReadReq,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [9:0] Uart3RxFifoCount ;
input [7:0] RxData ;
input O_RNIQKM01_Y_0 ;
input DacWriteCurrentState_0 ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_data_i ;
input RamBusCE_i ;
input RamBusWrnRd_i ;
output WriteReq ;
input shot_i ;
output DacSetpointReadAddressChannele ;
output ReadReq ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire O_RNIQKM01_Y_0 ;
wire DacWriteCurrentState_0 ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_data_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire WriteReq ;
wire shot_i ;
wire DacSetpointReadAddressChannele ;
wire ReadReq ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
  fifo_8_10_1_5 fifo_i (
	.DacWriteCurrentState_0(DacWriteCurrentState_0),
	.O_RNIQKM01_Y_0(O_RNIQKM01_Y_0),
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadReq(ReadReq),
	.DacSetpointReadAddressChannele(DacSetpointReadAddressChannele),
	.shot_i(shot_i),
	.WriteReq(WriteReq),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3RxFifoFull(Uart3RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_5 */

module UartRxFifoExtClk_10_0 (
  DacWriteCurrentState_0,
  O_RNIQKM01_Y_0,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  ReadReq,
  DacSetpointReadAddressChannele,
  shot_i,
  WriteReq,
  RamBusWrnRd_i,
  RamBusCE_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  FCCC_C0_0_GL1,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
input DacWriteCurrentState_0 ;
input O_RNIQKM01_Y_0 ;
output [9:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
output ReadReq ;
output DacSetpointReadAddressChannele ;
input shot_i ;
output WriteReq ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input FCCC_C0_0_GL1 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire DacWriteCurrentState_0 ;
wire O_RNIQKM01_Y_0 ;
wire ReadUart3 ;
wire ReadReq ;
wire DacSetpointReadAddressChannele ;
wire shot_i ;
wire WriteReq ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire FCCC_C0_0_GL1 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @42:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @42:147
  IBufP2Ports_0_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.RxData(RxData[7:0]),
	.O_RNIQKM01_Y_0(O_RNIQKM01_Y_0),
	.DacWriteCurrentState_0(DacWriteCurrentState_0),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.RamBusCE_i(RamBusCE_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.WriteReq(WriteReq),
	.shot_i(shot_i),
	.DacSetpointReadAddressChannele(DacSetpointReadAddressChannele),
	.ReadReq(ReadReq),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_10_0 */

module IBufP2Ports_12_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
(* cdc_synchronizer=1 *)  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
(* cdc_synchronizer=1 *)  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_12_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire BitCnt_0_sqmuxa_Z ;
wire txd20_Z ;
wire txd18_Z ;
wire N_9 ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_10 ;
wire CO1 ;
wire N_1 ;
// @34:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:75
  CFG3 BitCnt_0_sqmuxa (
	.A(TxInProgress_i_i),
	.B(StartTx_i),
	.C(LastGo_Z),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=8'h04;
// @34:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @34:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @34:79
  CFG3 Busy_i_1 (
	.A(txd18_Z),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=8'hFB;
// @34:97
  CFG3 \BitCnt_7_f0_RNO[0]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(txd20_Z),
	.Y(N_9)
);
defparam \BitCnt_7_f0_RNO[0] .INIT=8'h59;
// @34:108
  CFG3 BitCnt_0_sqmuxa_1 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_0_sqmuxa_Z),
	.C(txd20_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=8'h08;
// @34:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @34:97
  CFG4 \BitCnt_7_f0_RNO[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd20_Z),
	.D(BitCnt_Z[3]),
	.Y(N_10)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=16'h6C66;
// @34:97
  CFG4 \BitCnt_RNIU84V[1]  (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[1]),
	.C(txd20_Z),
	.D(BitCnt_Z[3]),
	.Y(CO1)
);
defparam \BitCnt_RNIU84V[1] .INIT=16'h8088;
// @34:79
  CFG3 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(N_9),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=8'h54;
// @34:79
  CFG3 \BitCnt_7_f0[1]  (
	.A(txd18_Z),
	.B(N_10),
	.C(BitCnt_0_sqmuxa_1_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=8'h54;
// @34:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @34:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_0_9 (
  TxInProgress,
  TxInProgress_i_i,
  FCCC_C0_0_GL1
)
;
output TxInProgress ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL1 ;
wire TxInProgress ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @30:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_9 */

module fifo_8_10_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire [10:0] counter_r_Z;
wire [10:0] counter_r_s;
wire [9:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [10:10] counter_r_RNO_FCO_6;
wire [10:10] counter_r_RNO_Y_6;
wire [9:9] counter_r_RNIU4QI7_Y;
wire VCC ;
wire N_157_i ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_0 ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire N_2702 ;
wire un7_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_5 ;
wire un16_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_6 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_0_5 ;
wire un16_counter_r_0_a2_9 ;
wire un7_counter_r_0_a2_8 ;
wire N_346 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_26_0 ;
wire N_25_0 ;
wire N_24_0 ;
wire N_23_0 ;
wire N_22_0 ;
wire N_21_0 ;
wire N_20_0 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
wire N_14_0 ;
wire N_13_0 ;
wire N_12_0 ;
wire N_11_0 ;
wire N_10_0 ;
wire N_9_0 ;
wire N_8_0 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @33:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[10]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[9]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[8]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[7]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[6]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[5]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[4]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[3]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[2]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[1]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_s[0]),
	.EN(N_157_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_r_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:89
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @33:89
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @33:89
  ARI1 \counter_r_RNO[10]  (
	.FCO(counter_r_RNO_FCO_6[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNO_Y_6[10]),
	.B(counter_r_Z[10]),
	.C(counter_r_0),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNO[10] .INIT=20'h46600;
// @33:89
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @33:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart3TxFifoEmpty),
	.C(N_2702),
	.Y(N_157_i)
);
defparam do_count_0_x2.INIT=8'h2D;
// @33:89
  CFG2 empty_r_RNIRA7G_0 (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(counter_r_0)
);
defparam empty_r_RNIRA7G_0.INIT=4'h4;
// @33:89
  CFG2 \update.un16_counter_r_0_o2  (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.Y(N_2702)
);
defparam \update.un16_counter_r_0_o2 .INIT=4'hB;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un7_counter_r_0_a2_6)
);
defparam \update.un7_counter_r_0_a2_6 .INIT=16'h0001;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[5]),
	.Y(un7_counter_r_0_a2_5)
);
defparam \update.un7_counter_r_0_a2_5 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=16'h8000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h0001;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[2]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=16'h0001;
// @33:89
  CFG3 \update.un16_counter_r_0_a2_0_5  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.Y(un16_counter_r_0_a2_0_5)
);
defparam \update.un16_counter_r_0_a2_0_5 .INIT=8'h02;
// @33:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[5]),
	.B(un16_counter_r_0_a2_6),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0800;
// @33:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[3]),
	.C(un7_counter_r_0_a2_6),
	.D(un7_counter_r_0_a2_5),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h1000;
// @33:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_7),
	.B(N_2702),
	.C(empty_r_RNIRA7G_Y),
	.D(un16_counter_r_0_a2_9),
	.Y(N_346)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h2000;
// @33:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(N_2702),
	.B(counter_r_Z[0]),
	.C(un7_counter_r_0_a2_8),
	.D(empty_r_RNIRA7G_Y),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h30B0;
// @33:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_7),
	.B(un16_counter_r_0_a2_0_5),
	.C(N_346),
	.D(un16_counter_r_0_a2_0_6),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF8F0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_10_1_6 */

module gated_fifo_8_10_1_6 (
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FifoReadAck,
  ReadStrobe,
  WriteUart3,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
output FifoReadAck ;
input ReadStrobe ;
input WriteUart3 ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FifoReadAck ;
wire ReadStrobe ;
wire WriteUart3 ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_1_sqmuxa_i_Z ;
wire r_ack_i ;
// @41:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @41:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @41:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
  fifo_8_10_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_10_1_6 */

module UartTxFifoExtClk_10_0 (
  WriteUart3,
  Uart3TxFifoFull,
  UartTxClk3,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL1,
  Uart3FifoReset_i_arst_i
)
;
input WriteUart3 ;
output Uart3TxFifoFull ;
input UartTxClk3 ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL1 ;
input Uart3FifoReset_i_arst_i ;
wire WriteUart3 ;
wire Uart3TxFifoFull ;
wire UartTxClk3 ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL1 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire N_153_i ;
wire N_67 ;
wire StartTx_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire N_163_i ;
wire un1_NextState_1_sqmuxa_i_0_1_Z ;
wire TxInProgress ;
wire FifoReadAck ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @43:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_153_i),
	.EN(N_67),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_i[0]),
	.EN(N_67),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
(* cdc_synchronizer=1 *)  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(N_153_i),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(CurrentState_Z[0]),
	.EN(N_163_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL1),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:218
  CFG3 un1_NextState_1_sqmuxa_i_0 (
	.A(CurrentState_Z[1]),
	.B(un1_NextState_1_sqmuxa_i_0_1_Z),
	.C(TxInProgress),
	.Y(N_67)
);
defparam un1_NextState_1_sqmuxa_i_0.INIT=8'h86;
// @43:218
  CFG4 un1_NextState_1_sqmuxa_i_0_1 (
	.A(CurrentState_Z[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState_Z[1]),
	.Y(un1_NextState_1_sqmuxa_i_0_1_Z)
);
defparam un1_NextState_1_sqmuxa_i_0_1.INIT=16'h551B;
// @43:218
  CFG2 un1_readstrobe11_1_i_x2 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(N_153_i)
);
defparam un1_readstrobe11_1_i_x2.INIT=4'h6;
// @43:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(N_163_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @43:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @43:162
  IBufP2Ports_12_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @43:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @43:182
  IBufP2Ports_0_9 IBufTxInProgress_i (
	.TxInProgress(TxInProgress),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  gated_fifo_8_10_1_6 UartTxFifo (
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FifoReadAck(FifoReadAck),
	.ReadStrobe(ReadStrobe_Z),
	.WriteUart3(WriteUart3),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_10_0 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut_m,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS,
  AMBA_SLAVE_0_PADDRS_net_0,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsA_c,
  nCsF_c,
  nCsE_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  TP1_c,
  MosiA_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  DMMainPorts_1_RamBusAck_i_m_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0,
  FCCC_C0_0_GL1
)
;
output [31:0] DMMainPorts_1_RamBusDataOut_m ;
input [31:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS ;
input [13:0] AMBA_SLAVE_0_PADDRS_net_0 ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:0] nCsA_c ;
output [3:0] nCsF_c ;
output [3:0] nCsE_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output TP1_c ;
output MosiA_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output DMMainPorts_1_RamBusAck_i_m_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
input FCCC_C0_0_GL1 ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire TP1_c ;
wire MosiA_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire FCCC_C0_0_GL1 ;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0_0;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [2:0] un1_DacSetpointReadAddressController_4;
wire [1:1] DacSetpointReadAddressDac_Z;
wire [0:0] un1_DacSetpointReadAddressDac_2_1;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_5_0_iv;
wire [23:0] DacESetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_4_0_iv;
wire [2:2] un1_DacSetpoints_4_0_iv_0;
wire [23:0] DacDSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_3_0_iv;
wire [23:0] DacCSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_2_0_iv;
wire [23:0] DacBSetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_1_0_iv;
wire [23:0] DacASetpointToWrite_Z;
wire [23:0] un1_DacSetpoints_0_0_iv;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [6:0] DacWriteCurrentState_Z;
wire [6:0] DacWriteNextState_Z;
wire [23:0] DacSetpoints_5_3_Z;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [2:2] O_RNI7C4T1_S;
wire [4:0] DacSetpointReadAddressChannel_cry;
wire [0:0] DacSetpointReadAddressChannel_RNI7VQD2_Y;
wire [1:1] DacSetpointReadAddressChannel_RNI297Q3_Y;
wire [2:2] DacSetpointReadAddressChannel_RNIUJJ65_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIRVVI6_Y;
wire [5:5] DacSetpointReadAddressChannel_RNO_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNO_Y;
wire [4:4] DacSetpointReadAddressChannel_RNIPCCV7_Y;
wire [0:0] DacSetpointReadAddressChannel_RNIT49D_S;
wire [0:0] DacSetpointReadAddressChannel_RNIT49D_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIRAIQ_S;
wire [1:1] DacSetpointReadAddressChannel_RNIRAIQ_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIQHR71_S;
wire [2:2] DacSetpointReadAddressChannel_RNIQHR71_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQP4L1_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQP4L1_Y;
wire [4:4] DacSetpointReadAddressChannel_RNIR2E22_S;
wire [4:4] DacSetpointReadAddressChannel_RNIR2E22_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITCNF2_S;
wire [5:5] DacSetpointReadAddressChannel_RNITCNF2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDV2I2_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDV2I2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITHEK2_S;
wire [5:5] DacSetpointReadAddressChannel_RNITHEK2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITM5P2_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNITM5P2_S;
wire [5:5] DacSetpointReadAddressChannel_RNITM5P2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID4QM2_S;
wire [5:5] DacSetpointReadAddressChannel_RNID4QM2_Y;
wire [2:1] ClkDiv;
wire [1:1] SUM_5;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_1;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_2;
wire [2:1] SUM_2;
wire [2:2] SUM_1_0;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [10:10] O_RNIG19UU_S;
wire [11:11] O_RNIR9KEV_S;
wire [9:9] O_RNIE649Q_S;
wire [8:8] O_RNI1V4SL_S;
wire [7:7] O_RNI1QIQH_S;
wire [6:6] O_RNIDMD4E_S;
wire [5:5] O_RNI4JLPA_S;
wire [4:4] O_RNI5FAQ7_S;
wire [3:3] O_RNIF9C65_S;
wire [12:12] O_RNIQKM01_Y;
wire [13:0] RamAddress;
wire [5:2] Address;
wire [31:0] RamDataIn;
wire [7:0] Uart1RxFifoData;
wire [9:0] Uart2RxFifoCount;
wire [9:0] Uart1RxFifoCount;
wire [9:0] Uart3RxFifoCount;
wire [9:0] Uart0RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [7:0] Uart3RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart0ClkDivider;
wire [7:0] Uart1ClkDivider;
wire N_2856_i_set_Z ;
wire GND ;
wire N_2856_i_i ;
wire VCC ;
wire N_2854_i_set_Z ;
wire N_2854_i_i ;
wire DacSetpointReadAddressChannele ;
wire MasterReset_i ;
wire CO0_1 ;
wire N_1722 ;
wire WriteDacs_Z ;
wire un1_DacWriteCurrentState_12 ;
wire DacSetpoints_0_2_1_sqmuxa ;
wire DacSetpoints_0_1_1_sqmuxa ;
wire DacSetpoints_0_0_1_sqmuxa_1 ;
wire un1_MasterReset_1_i ;
wire un1_nCsDacs3_i_1 ;
wire un1_DacWriteCurrentState_6 ;
wire un1_nCsDacs4_i_2 ;
wire un1_nCsDacs4_i ;
wire un1_nCsDacs4_i_1 ;
wire un1_DacWriteCurrentState_8 ;
wire N_2869_i ;
wire N_2870_i ;
wire N_2871_i ;
wire un1_DacWriteCurrentState_11 ;
wire DacSetpoints_4_1_1_sqmuxa ;
wire un1_nCsDacs0_i ;
wire un1_nCsDacs0_i_2 ;
wire un1_nCsDacs0_i_1 ;
wire un1_DacWriteCurrentState_10 ;
wire N_2868_i ;
wire N_2873_i ;
wire N_2872_i ;
wire un1_DacWriteCurrentState_9 ;
wire un1_nCsDacs2_i_1 ;
wire un1_nCsDacs2_i ;
wire un1_nCsDacs2_i_2 ;
wire un1_DacWriteCurrentState_7 ;
wire un1_nCsDacs3_i ;
wire un1_nCsDacs3_i_2 ;
wire DacSetpoints_4_0_1_sqmuxa ;
wire DacSetpoints_3_3_1_sqmuxa ;
wire DacSetpoints_3_2_1_sqmuxa ;
wire DacSetpoints_3_1_1_sqmuxa ;
wire DacSetpoints_3_0_1_sqmuxa ;
wire DacSetpoints_2_3_1_sqmuxa ;
wire DacSetpoints_2_2_1_sqmuxa ;
wire DacSetpoints_2_1_1_sqmuxa ;
wire DacSetpoints_2_0_1_sqmuxa ;
wire DacSetpoints_1_3_1_sqmuxa ;
wire DacSetpoints_1_2_1_sqmuxa ;
wire DacSetpoints_1_1_1_sqmuxa ;
wire DacSetpoints_1_0_1_sqmuxa ;
wire DacSetpoints_0_3_1_sqmuxa ;
wire DacSetpoints_5_3_1_sqmuxa ;
wire N_11 ;
wire DacSetpoints_5_2_1_sqmuxa ;
wire DacSetpoints_5_1_1_sqmuxa ;
wire DacSetpoints_5_0_1_sqmuxa ;
wire DacSetpoints_4_3_1_sqmuxa ;
wire DacSetpoints_4_2_1_sqmuxa ;
wire un16_dacsetpointwriteaddress_cry_0_cy ;
wire un20_dacsetpointwriteaddress_s_0_Z ;
wire DacSetpointReadAddressChannel_cry_cy ;
wire un2_dacsetpointreadaddresschannellto2_RNIDME11_S ;
wire un2_dacsetpointreadaddresschannellto2_RNIDME11_Y ;
wire un2_dacsetpointreadaddresschannellt4 ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire CO0_5 ;
wire CO0_4 ;
wire CO0_3 ;
wire CO0_2 ;
wire DacFSetpointWritten ;
wire DacESetpointWritten ;
wire DacBSetpointWritten ;
wire DacASetpointWritten ;
wire un9_dacasetpointwritten_3_Z ;
wire DacCSetpointWritten ;
wire DacDSetpointWritten ;
wire N_2913 ;
wire un1_MasterReset_3 ;
wire N_94 ;
wire OVFL_CARRYOUT ;
wire shot_i_arst_i ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire N_1912 ;
wire N_1913 ;
wire N_1914 ;
wire N_1915 ;
wire N_1916 ;
wire Uart0TxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart2TxFifoEmpty ;
wire Uart1RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart0RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart0RxFifoFull ;
wire N_148 ;
wire un1_MasterReset_inv ;
wire un4_dacsetpoints_i ;
wire un1_MasterReset_1_1 ;
wire Uart1TxFifoEmpty ;
wire Uart2RxFifoEmpty ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire ReadReq ;
wire WriteReq ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire N_1917 ;
wire SpiRst ;
wire SpiRst_0 ;
wire SpiRst_1 ;
wire SpiRst_2 ;
wire SpiRst_3 ;
wire LastWriteDac ;
wire un1_LastWriteDac_i ;
wire UartClk0 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
  SLE N_2856_i_set (
	.Q(N_2856_i_set_Z),
	.ADn(GND),
	.ALn(N_2856_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_2854_i_set (
	.Q(N_2854_i_set_Z),
	.ADn(GND),
	.ALn(N_2854_i_i),
	.CLK(FCCC_C0_0_GL1),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[5]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpointReadAddressController_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpointReadAddressController_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpointReadAddressController_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpointReadAddressDac_2_1[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(CO0_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_1722),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE WriteDacs (
	.Q(WriteDacs_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_12),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_0_1_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv_0[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_5_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_4_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_3_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_2_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[3]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[2]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[1]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[0]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_1_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[18]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[17]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[16]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[15]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[14]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[13]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[12]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[11]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[10]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[9]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[8]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[7]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[6]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[5]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[4]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs3_i_1),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_6),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs4_i_2),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs4_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs4_i_1),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_8),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2869_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2870_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2871_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_11),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[23]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[22]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[21]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[20]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacSetpoints_0_0_iv[19]),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs0_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs0_i_2),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs0_i_1),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsA_i[0]  (
	.Q(nCsA_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_10),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2868_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2873_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(N_2872_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_9),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs2_i_1),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs2_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs2_i_2),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_DacWriteCurrentState_7),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs3_i),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(un1_nCsDacs3_i_2),
	.EN(un1_MasterReset_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_3_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_2_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_1_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_0_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[5]  (
	.Q(DacWriteCurrentState_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[5]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[6]  (
	.Q(DacWriteCurrentState_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[6]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[1]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[2]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[3]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[4]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[5]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[6]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteCurrentState_Z[0]),
	.EN(N_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[0]  (
	.Q(DacWriteCurrentState_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[0]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[1]  (
	.Q(DacWriteCurrentState_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[1]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[2]  (
	.Q(DacWriteCurrentState_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[2]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[3]  (
	.Q(DacWriteCurrentState_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[3]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacWriteCurrentState[4]  (
	.Q(DacWriteCurrentState_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacWriteNextState_Z[4]),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_1_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_5_0_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[0]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_3_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[15]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[14]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[13]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[12]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[11]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[10]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[9]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[8]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[7]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[6]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[5]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[4]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[3]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[2]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[1]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[23]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[22]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[21]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[20]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[19]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[18]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[17]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:1299
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1),
	.D(DacSetpointFromRead[16]),
	.EN(DacSetpoints_4_2_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @46:666
  CFG2 un20_dacsetpointwriteaddress_s_0 (
	.A(O_RNI7C4T1_S[2]),
	.B(un16_dacsetpointwriteaddress_cry_0_cy),
	.Y(un20_dacsetpointwriteaddress_s_0_Z)
);
defparam un20_dacsetpointwriteaddress_s_0.INIT=4'h9;
// @46:1299
  ARI1 un2_dacsetpointreadaddresschannellto2_RNIDME11 (
	.FCO(DacSetpointReadAddressChannel_cry_cy),
	.S(un2_dacsetpointreadaddresschannellto2_RNIDME11_S),
	.Y(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_Z[4]),
	.D(DacSetpointReadAddressChannel_Z[5]),
	.A(un2_dacsetpointreadaddresschannellt4),
	.FCI(VCC)
);
defparam un2_dacsetpointreadaddresschannellto2_RNIDME11.INIT=20'h41F0F;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNI7VQD2[0]  (
	.FCO(DacSetpointReadAddressChannel_cry[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_RNI7VQD2_Y[0]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_cy)
);
defparam \DacSetpointReadAddressChannel_RNI7VQD2[0] .INIT=20'h48800;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNI297Q3[1]  (
	.FCO(DacSetpointReadAddressChannel_cry[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_RNI297Q3_Y[1]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry[0])
);
defparam \DacSetpointReadAddressChannel_RNI297Q3[1] .INIT=20'h48800;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNIUJJ65[2]  (
	.FCO(DacSetpointReadAddressChannel_cry[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_RNIUJJ65_Y[2]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry[1])
);
defparam \DacSetpointReadAddressChannel_RNIUJJ65[2] .INIT=20'h48800;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNIRVVI6[3]  (
	.FCO(DacSetpointReadAddressChannel_cry[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_RNIRVVI6_Y[3]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry[2])
);
defparam \DacSetpointReadAddressChannel_RNIRVVI6[3] .INIT=20'h48800;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNO[5]  (
	.FCO(DacSetpointReadAddressChannel_RNO_FCO[5]),
	.S(DacSetpointReadAddressChannel_s[5]),
	.Y(DacSetpointReadAddressChannel_RNO_Y[5]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry[4])
);
defparam \DacSetpointReadAddressChannel_RNO[5] .INIT=20'h48800;
// @46:1299
  ARI1 \DacSetpointReadAddressChannel_RNIPCCV7[4]  (
	.FCO(DacSetpointReadAddressChannel_cry[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_RNIPCCV7_Y[4]),
	.B(un2_dacsetpointreadaddresschannellto2_RNIDME11_Y),
	.C(DacSetpointReadAddressChannel_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry[3])
);
defparam \DacSetpointReadAddressChannel_RNIPCCV7[4] .INIT=20'h48800;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIT49D[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNIT49D_S[0]),
	.Y(DacSetpointReadAddressChannel_RNIT49D_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNIT49D[0] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIRAIQ[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIRAIQ_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIRAIQ_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIRAIQ[1] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIQHR71[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIQHR71_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIQHR71_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIQHR71[2] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIQP4L1[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQP4L1_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQP4L1_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQP4L1[3] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIR2E22[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNIR2E22_S[4]),
	.Y(DacSetpointReadAddressChannel_RNIR2E22_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNIR2E22[4] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNITCNF2[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNITCNF2_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITCNF2_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNITCNF2[5] .INIT=20'h555AA;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNIDV2I2[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNIDV2I2_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDV2I2_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNIDV2I2[5] .INIT=20'h4AA00;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNITHEK2[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITHEK2_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITHEK2_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITHEK2[5] .INIT=20'h4AA00;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNITM5P2[5]  (
	.FCO(DacSetpointReadAddressChannel_RNITM5P2_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNITM5P2_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITM5P2_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNITM5P2[5] .INIT=20'h4AA00;
// @46:690
  ARI1 \DacSetpointReadAddressChannel_RNID4QM2[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNID4QM2_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID4QM2_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNID4QM2[5] .INIT=20'h4AA00;
// @36:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv[1]),
	.Y(SUM_5[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_5[1] .INIT=4'h6;
// @36:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_0[1]),
	.Y(SUM_4[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[1] .INIT=4'h6;
// @36:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[1] .INIT=4'h6;
// @36:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_2[1]),
	.Y(SUM_2[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[1] .INIT=4'h6;
// @46:1381
  CFG4 un9_dacasetpointwritten_3 (
	.A(DacFSetpointWritten),
	.B(DacESetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un9_dacasetpointwritten_3_Z)
);
defparam un9_dacasetpointwritten_3.INIT=16'h8000;
// @46:1517
  CFG3 un2_dacsetpointreadaddresschannellto2 (
	.A(DacSetpointReadAddressChannel_Z[2]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_Z[0]),
	.Y(un2_dacsetpointreadaddresschannellt4)
);
defparam un2_dacsetpointreadaddresschannellto2.INIT=8'h7F;
// @36:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_4[2]  (
	.A(ClkDiv[2]),
	.B(ClkDiv[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[2] .INIT=8'h6A;
// @36:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[2] .INIT=8'h6A;
// @36:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_2[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[2] .INIT=8'h6A;
// @36:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_1[2] .INIT=8'h6A;
// @46:1381
  CFG3 un9_dacasetpointwritten (
	.A(DacCSetpointWritten),
	.B(un9_dacasetpointwritten_3_Z),
	.C(DacDSetpointWritten),
	.Y(N_2913)
);
defparam un9_dacasetpointwritten.INIT=8'h80;
// @46:1336
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_0[1]  (
	.A(DacSetpointReadAddressController_Z[0]),
	.B(un1_MasterReset_3),
	.C(DacSetpointReadAddressController_Z[1]),
	.Y(N_94)
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_0[1] .INIT=8'hD2;
// @46:690
  MACC \un9_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1], CO0_1, DacSetpointReadAddressDac_Z[1], CO0_1, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @46:622
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:640
  IBufP2Ports IBufCE (
	.RamBusCE_i(RamBusCE_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:641
  IBufP2Ports_1 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:645
  IBufP1Ports_11 \GenRamAddrBus.0.IBUF_RamAddr_i  (
	.O_RNIG19UU_S_0(O_RNIG19UU_S[10]),
	.O_RNIR9KEV_S_0(O_RNIR9KEV_S[11]),
	.O_RNIE649Q_S_0(O_RNIE649Q_S[9]),
	.O_RNI1V4SL_S_0(O_RNI1V4SL_S[8]),
	.O_RNI1QIQH_S_0(O_RNI1QIQH_S[7]),
	.O_RNIDMD4E_S_0(O_RNIDMD4E_S[6]),
	.O_RNI4JLPA_S_0(O_RNI4JLPA_S[5]),
	.O_RNI5FAQ7_S_0(O_RNI5FAQ7_S[4]),
	.O_RNIF9C65_S_0(O_RNIF9C65_S[3]),
	.O_RNI7C4T1_S_0(O_RNI7C4T1_S[2]),
	.O_RNIQKM01_Y_0(O_RNIQKM01_Y[12]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[13:0]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_7(RamAddress[7]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_4(RamAddress[4]),
	.RamAddress_1(RamAddress[1]),
	.Address_3(Address[5]),
	.Address_1(Address[3]),
	.Address_0(Address[2]),
	.un16_dacsetpointwriteaddress_cry_0_cy(un16_dacsetpointwriteaddress_cry_0_cy),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_14 \GenRamDataBus.25.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[25]),
	.RamDataIn_0(RamDataIn[25]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_24 \GenRamDataBus.27.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[27]),
	.RamDataIn_0(RamDataIn[27]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_25 \GenRamDataBus.26.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[26]),
	.RamDataIn_0(RamDataIn[26]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_34 \GenRamDataBus.0.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_38 \GenRamDataBus.24.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[24]),
	.RamDataIn_0(RamDataIn[24]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_41 \GenRamDataBus.29.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[29]),
	.RamDataIn_0(RamDataIn[29]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_42 \GenRamDataBus.28.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[28]),
	.RamDataIn_0(RamDataIn[28]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_43 \GenRamDataBus.31.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31]),
	.RamDataIn_0(RamDataIn[31]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:655
  IBufP1Ports_44 \GenRamDataBus.30.IBUF_RamData_i  (
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS_0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[30]),
	.RamDataIn_0(RamDataIn[30]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @46:675
  DmDacRamFlatPorts DmDacRam (
	.O_RNIQKM01_Y_0(O_RNIQKM01_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNIR9KEV_S_0(O_RNIR9KEV_S[11]),
	.O_RNIG19UU_S_0(O_RNIG19UU_S[10]),
	.O_RNIE649Q_S_0(O_RNIE649Q_S[9]),
	.O_RNI1V4SL_S_0(O_RNI1V4SL_S[8]),
	.O_RNI1QIQH_S_0(O_RNI1QIQH_S[7]),
	.O_RNIDMD4E_S_0(O_RNIDMD4E_S[6]),
	.O_RNI4JLPA_S_0(O_RNI4JLPA_S[5]),
	.O_RNI5FAQ7_S_0(O_RNI5FAQ7_S[4]),
	.O_RNIF9C65_S_0(O_RNIF9C65_S[3]),
	.DacSetpointReadAddressChannel_RNITM5P2_S_0(DacSetpointReadAddressChannel_RNITM5P2_S[5]),
	.DacSetpointReadAddressChannel_RNID4QM2_S_0(DacSetpointReadAddressChannel_RNID4QM2_S[5]),
	.DacSetpointReadAddressChannel_RNITHEK2_S_0(DacSetpointReadAddressChannel_RNITHEK2_S[5]),
	.DacSetpointReadAddressChannel_RNIDV2I2_S_0(DacSetpointReadAddressChannel_RNIDV2I2_S[5]),
	.DacSetpointReadAddressChannel_RNITCNF2_S_0(DacSetpointReadAddressChannel_RNITCNF2_S[5]),
	.DacSetpointReadAddressChannel_RNIR2E22_S_0(DacSetpointReadAddressChannel_RNIR2E22_S[4]),
	.DacSetpointReadAddressChannel_RNIQP4L1_S_0(DacSetpointReadAddressChannel_RNIQP4L1_S[3]),
	.DacSetpointReadAddressChannel_RNIQHR71_S_0(DacSetpointReadAddressChannel_RNIQHR71_S[2]),
	.DacSetpointReadAddressChannel_RNIRAIQ_S_0(DacSetpointReadAddressChannel_RNIRAIQ_S[1]),
	.DacSetpointReadAddressChannel_RNIT49D_Y_0(DacSetpointReadAddressChannel_RNIT49D_Y[0]),
	.shot_i(shot_i),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.un20_dacsetpointwriteaddress_s_0(un20_dacsetpointwriteaddress_s_0_Z),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:701
  RegisterSpacePorts_14 RegisterSpace (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.un1_DacSetpointReadAddressDac_2_1_0(un1_DacSetpointReadAddressDac_2_1[0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.DacWriteCurrentState(DacWriteCurrentState_Z[6:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.un1_DacSetpoints_4_0_iv({un1_DacSetpoints_4_0_iv[23:3], N_1912, un1_DacSetpoints_4_0_iv[1:0]}),
	.DacSetpoints_4_2({DacSetpoints_4_2_Z[23:3], N_1913, DacSetpoints_4_2_Z[1:0]}),
	.un1_DacSetpoints_2_0_iv(un1_DacSetpoints_2_0_iv[23:0]),
	.DacSetpoints_2_2(DacSetpoints_2_2_Z[23:0]),
	.un1_DacSetpoints_3_0_iv(un1_DacSetpoints_3_0_iv[23:0]),
	.DacSetpoints_3_2(DacSetpoints_3_2_Z[23:0]),
	.un1_DacSetpoints_1_0_iv(un1_DacSetpoints_1_0_iv[23:0]),
	.DacSetpoints_1_2(DacSetpoints_1_2_Z[23:0]),
	.un1_DacSetpoints_5_0_iv(un1_DacSetpoints_5_0_iv[23:0]),
	.DacSetpoints_5_2(DacSetpoints_5_2_Z[23:0]),
	.un1_DacSetpoints_0_0_iv(un1_DacSetpoints_0_0_iv[23:0]),
	.DacSetpoints_0_2(DacSetpoints_0_2_Z[23:0]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.DacSetpoints_4_0({DacSetpoints_4_0_Z[23:3], N_1914, DacSetpoints_4_0_Z[1:0]}),
	.DacSetpoints_4_3({DacSetpoints_4_3_Z[23:3], N_1915, DacSetpoints_4_3_Z[1:0]}),
	.DacSetpoints_3_0(DacSetpoints_3_0_Z[23:0]),
	.DacSetpoints_3_3(DacSetpoints_3_3_Z[23:0]),
	.DacSetpoints_2_0(DacSetpoints_2_0_Z[23:0]),
	.DacSetpoints_2_3(DacSetpoints_2_3_Z[23:0]),
	.DacSetpoints_1_0(DacSetpoints_1_0_Z[23:0]),
	.DacSetpoints_1_3(DacSetpoints_1_3_Z[23:0]),
	.DacSetpoints_0_0(DacSetpoints_0_0_Z[23:0]),
	.DacSetpoints_0_3(DacSetpoints_0_3_Z[23:0]),
	.DacSetpoints_5_0(DacSetpoints_5_0_Z[23:0]),
	.DacSetpoints_5_3(DacSetpoints_5_3_Z[23:0]),
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.DacSetpoints_4_1({DacSetpoints_4_1_Z[23:3], N_1916, DacSetpoints_4_1_Z[1:0]}),
	.DacSetpoints_2_1(DacSetpoints_2_1_Z[23:0]),
	.DacSetpoints_3_1(DacSetpoints_3_1_Z[23:0]),
	.DacSetpoints_1_1(DacSetpoints_1_1_Z[23:0]),
	.DacSetpoints_0_1(DacSetpoints_0_1_Z[23:0]),
	.DacSetpoints_5_1(DacSetpoints_5_1_Z[23:0]),
	.DacSetpointReadAddressDac_0(DacSetpointReadAddressDac_Z[1]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_4(RamAddress[4]),
	.RamAddress_7(RamAddress[7]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_13(RamAddress[13]),
	.Address_3(Address[5]),
	.Address_0(Address[2]),
	.Address_1(Address[3]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.DacSetpoints_2_0_1_sqmuxa(DacSetpoints_2_0_1_sqmuxa),
	.DacSetpoints_2_1_1_sqmuxa(DacSetpoints_2_1_1_sqmuxa),
	.DacSetpoints_2_2_1_sqmuxa(DacSetpoints_2_2_1_sqmuxa),
	.DacSetpoints_2_3_1_sqmuxa(DacSetpoints_2_3_1_sqmuxa),
	.DacSetpoints_3_0_1_sqmuxa(DacSetpoints_3_0_1_sqmuxa),
	.DacSetpoints_3_1_1_sqmuxa(DacSetpoints_3_1_1_sqmuxa),
	.DacSetpoints_3_2_1_sqmuxa(DacSetpoints_3_2_1_sqmuxa),
	.DacSetpoints_3_3_1_sqmuxa(DacSetpoints_3_3_1_sqmuxa),
	.DacSetpoints_4_0_1_sqmuxa(DacSetpoints_4_0_1_sqmuxa),
	.DacSetpoints_4_1_1_sqmuxa(DacSetpoints_4_1_1_sqmuxa),
	.DacSetpoints_4_2_1_sqmuxa(DacSetpoints_4_2_1_sqmuxa),
	.DacSetpoints_4_3_1_sqmuxa(DacSetpoints_4_3_1_sqmuxa),
	.DacSetpoints_0_0_1_sqmuxa_1(DacSetpoints_0_0_1_sqmuxa_1),
	.DacSetpoints_0_1_1_sqmuxa(DacSetpoints_0_1_1_sqmuxa),
	.DacSetpoints_0_2_1_sqmuxa(DacSetpoints_0_2_1_sqmuxa),
	.DacSetpoints_0_3_1_sqmuxa(DacSetpoints_0_3_1_sqmuxa),
	.DacSetpoints_5_2_1_sqmuxa(DacSetpoints_5_2_1_sqmuxa),
	.DacSetpoints_5_1_1_sqmuxa(DacSetpoints_5_1_1_sqmuxa),
	.DacSetpoints_5_0_1_sqmuxa(DacSetpoints_5_0_1_sqmuxa),
	.DacSetpoints_5_3_1_sqmuxa(DacSetpoints_5_3_1_sqmuxa),
	.DacSetpoints_1_3_1_sqmuxa(DacSetpoints_1_3_1_sqmuxa),
	.DacSetpoints_1_2_1_sqmuxa(DacSetpoints_1_2_1_sqmuxa),
	.DacSetpoints_1_1_1_sqmuxa(DacSetpoints_1_1_1_sqmuxa),
	.DacSetpoints_1_0_1_sqmuxa(DacSetpoints_1_0_1_sqmuxa),
	.un1_MasterReset_3(un1_MasterReset_3),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.N_1722(N_1722),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.N_148(N_148),
	.un1_MasterReset_inv_1z(un1_MasterReset_inv),
	.un4_dacsetpoints_i(un4_dacsetpoints_i),
	.un1_MasterReset_1_1_1z(un1_MasterReset_1_1),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.CO0_1(CO0_1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.shot_i(shot_i),
	.un16_dacsetpointwriteaddress_cry_0_cy(un16_dacsetpointwriteaddress_cry_0_cy),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.MasterReset_i(MasterReset_i),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @46:849
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.DacWriteCurrentState({DacWriteCurrentState_Z[6:5], N_1917, DacWriteCurrentState_Z[3:0]}),
	.MosiA_c(MosiA_c),
	.TP1_c(TP1_c),
	.un1_nCsDacs0_i(un1_nCsDacs0_i),
	.un1_nCsDacs0_i_1(un1_nCsDacs0_i_1),
	.SpiRst_4(SpiRst),
	.un1_nCsDacs4_i_2(un1_nCsDacs4_i_2),
	.un1_nCsDacs4_i_1(un1_nCsDacs4_i_1),
	.un1_nCsDacs4_i(un1_nCsDacs4_i),
	.SpiRst_3(SpiRst_0),
	.un1_nCsDacs3_i_2(un1_nCsDacs3_i_2),
	.un1_nCsDacs3_i_1(un1_nCsDacs3_i_1),
	.un1_nCsDacs3_i(un1_nCsDacs3_i),
	.SpiRst_2(SpiRst_1),
	.un1_nCsDacs2_i_2(un1_nCsDacs2_i_2),
	.un1_nCsDacs2_i_1(un1_nCsDacs2_i_1),
	.un1_nCsDacs2_i(un1_nCsDacs2_i),
	.un1_nCsDacs0_i_2(un1_nCsDacs0_i_2),
	.SpiRst_1(SpiRst_2),
	.un1_DacWriteCurrentState_11(un1_DacWriteCurrentState_11),
	.SpiRst_0(SpiRst_3),
	.un1_DacWriteCurrentState_9(un1_DacWriteCurrentState_9),
	.un1_DacWriteCurrentState_10(un1_DacWriteCurrentState_10),
	.un1_DacWriteCurrentState_7(un1_DacWriteCurrentState_7),
	.un1_DacWriteCurrentState_6(un1_DacWriteCurrentState_6),
	.un1_DacWriteCurrentState_8(un1_DacWriteCurrentState_8),
	.un1_DacWriteCurrentState_12_1z(un1_DacWriteCurrentState_12),
	.un1_MasterReset_1_1(un1_MasterReset_1_1),
	.N_2913(N_2913),
	.un1_MasterReset_1_i_1z(un1_MasterReset_1_i),
	.shot_i(shot_i),
	.DacASetpointWritten(DacASetpointWritten),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac_1z(LastWriteDac),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:869
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_Z[2]),
	.DacSetpoints_4_3_0(DacSetpoints_4_3_Z[2]),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_Z[2]),
	.DacSetpoints_4_2_0(DacSetpoints_4_2_Z[2]),
	.un1_DacSetpoints_4_0_iv_0_0(un1_DacSetpoints_4_0_iv_0[2]),
	.DacWriteCurrentState(DacWriteCurrentState_Z[5:1]),
	.N_2856_i_i(N_2856_i_i),
	.N_2856_i_set(N_2856_i_set_Z),
	.MosiB_c(MosiB_c),
	.SckB_c(SckB_c),
	.SpiRst_0(SpiRst_2),
	.N_2869_i(N_2869_i),
	.N_2870_i(N_2870_i),
	.N_2871_i(N_2871_i),
	.N_2868_i(N_2868_i),
	.N_2873_i(N_2873_i),
	.N_2872_i(N_2872_i),
	.shot_i(shot_i),
	.N_148(N_148),
	.un4_dacsetpoints_i(un4_dacsetpoints_i),
	.N_2913(N_2913),
	.N_11_0(N_11),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac(LastWriteDac),
	.SpiRst_1z(SpiRst_3),
	.DacBSetpointWritten(DacBSetpointWritten),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:889
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.DacWriteCurrentState_0(DacWriteCurrentState_Z[6]),
	.DacSetpointReadAddressController(DacSetpointReadAddressController_Z[2:0]),
	.un1_DacSetpointReadAddressController_4(un1_DacSetpointReadAddressController_4[2:0]),
	.MosiC_c(MosiC_c),
	.SckC_c(SckC_c),
	.un1_MasterReset_3(un1_MasterReset_3),
	.un1_MasterReset_inv(un1_MasterReset_inv),
	.N_94(N_94),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac(LastWriteDac),
	.SpiRst_1z(SpiRst_1),
	.DacCSetpointWritten(DacCSetpointWritten),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:909
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.MosiD_c(MosiD_c),
	.SckD_c(SckD_c),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac(LastWriteDac),
	.SpiRst_1z(SpiRst_0),
	.DacDSetpointWritten(DacDSetpointWritten),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:929
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.MosiE_c(MosiE_c),
	.SckE_c(SckE_c),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac(LastWriteDac),
	.SpiRst_1z(SpiRst),
	.DacESetpointWritten(DacESetpointWritten),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:949
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0_0_0(un1_Mosi_i_0_sqmuxa_1_i_0_0[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_2854_i_i(N_2854_i_i),
	.N_2854_i_set(N_2854_i_set_Z),
	.MosiF_c(MosiF_c),
	.SckF_c(SckF_c),
	.WriteDacs(WriteDacs_Z),
	.LastWriteDac(LastWriteDac),
	.SpiRst_1z(SpiRst_2),
	.DacFSetpointWritten(DacFSetpointWritten),
	.un1_LastWriteDac_i(un1_LastWriteDac_i),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i)
);
// @46:989
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @46:1001
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @46:1012
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i)
);
// @46:1014
  UartRxFifoExtClk_10_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[9:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:1034
  UartTxFifoExtClk_10_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @46:1061
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @46:1074
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @46:1085
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i)
);
// @46:1087
  UartRxFifoExtClk_10_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[9:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1106
  UartTxFifoExtClk_10_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @46:1132
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @46:1145
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @46:1158
  IBufP3Ports_1 IBufRxd2 (
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i)
);
// @46:1162
  UartRxFifoExtClk_10_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[9:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1181
  UartTxFifoExtClk_10_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @46:1211
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:1224
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk3(UartTxClk3)
);
// @46:1241
  UartRxFifoExtClk_10_0 RS433_Rx3 (
	.DacWriteCurrentState_0(DacWriteCurrentState_Z[0]),
	.O_RNIQKM01_Y_0(O_RNIQKM01_Y[12]),
	.Uart3RxFifoCount(Uart3RxFifoCount[9:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.ReadReq(ReadReq),
	.DacSetpointReadAddressChannele(DacSetpointReadAddressChannele),
	.shot_i(shot_i),
	.WriteReq(WriteReq),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @46:1260
  UartTxFifoExtClk_10_0 RS433_Tx3 (
	.WriteUart3(WriteUart3),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.UartTxClk3(UartTxClk3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  Tx0,
  Tx1,
  Tx2,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire Ux1SelJmp ;
wire [13:0] AMBA_SLAVE_0_PADDRS_net_0;
wire [31:0] EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS;
wire [31:0] DMMainPorts_1_RamBusDataOut_m;
wire [3:0] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES ;
wire FCCC_C0_0_GL1 ;
wire VCC ;
wire GND ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0 ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiA_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
wire DMMainPorts_1_RamBusAck_i_m_i ;
// @18:65
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @18:66
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @18:67
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @18:71
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(MosiA_c)
);
// @18:72
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @18:73
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @18:74
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @18:75
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @18:76
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @18:77
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @18:78
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @18:79
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @18:80
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(TP1_c)
);
// @18:81
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @18:82
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @18:83
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @18:84
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @18:85
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @18:86
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @18:87
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @18:88
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @18:89
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @18:90
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(nCsA_c[0])
);
// @18:90
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @18:90
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @18:90
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @18:91
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @18:91
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @18:91
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @18:91
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @18:92
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @18:92
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @18:92
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @18:92
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @18:93
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @18:93
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @18:93
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @18:93
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @18:94
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @18:94
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @18:94
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @18:94
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @18:95
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @18:95
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @18:95
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @18:95
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @18:299
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[13:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @18:321
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
// @18:246
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut_m(DMMainPorts_1_RamBusDataOut_m[31:0]),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWDATAS[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[13:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.TP1_c(TP1_c),
	.MosiA_c(MosiA_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.DMMainPorts_1_RamBusAck_i_m_i(DMMainPorts_1_RamBusAck_i_m_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES(EvalSandbox_MSS_0_AMBA_SLAVE_0_PWRITES),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0(EvalSandbox_MSS_0_AMBA_SLAVE_0_PSELS0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

