---
title: "verilog-mode-hook"
layout: doc
---
<strong>verilog-mode-hook</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>verilog-set-compile-command</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Hook run after entering Verilog mode.</br>
No problems result if this variable is not bound.</br>
`add-hook' automatically binds it.  (This is true for all hook variables.)</br>
</br>
You can customize this variable.
