[Inputs]
CLK
CLR
RST
Overflow
[Outputs]
S0
S1
S2
S3
S4
S5
[BiDir]
[ATTRIBUTES]
VeriModel CONTROL

