<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>LPC17xx ADC APIs</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx ADC APIs<div class="ingroups"><a class="el" href="group___l_p_c17xx___a_d_c.html">LPC17xx_ADC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPC17xx ADC APIs Reference.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3d39d240e46339f426d99c3756af0564"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#ga3d39d240e46339f426d99c3756af0564">ADCInit</a> (unsigned long ulBase, unsigned long ulRate)</td></tr>
<tr class="memdesc:ga3d39d240e46339f426d99c3756af0564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init ADC module This function can be used to configure ADC peripherals clock frequecy.  <a href="#ga3d39d240e46339f426d99c3756af0564">More...</a><br/></td></tr>
<tr class="separator:ga3d39d240e46339f426d99c3756af0564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa05b1ba1999e56d4ceeefbfd5932f2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#gafa05b1ba1999e56d4ceeefbfd5932f2a">ADCStart</a> (unsigned long ulBase, unsigned long ulChs, unsigned long ulMode)</td></tr>
<tr class="memdesc:gafa05b1ba1999e56d4ceeefbfd5932f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start special ADC channel. This function configure ADC convert mode, triggle mode.  <a href="#gafa05b1ba1999e56d4ceeefbfd5932f2a">More...</a><br/></td></tr>
<tr class="separator:gafa05b1ba1999e56d4ceeefbfd5932f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136a1e55483467aebd468c7e36e68615"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#ga136a1e55483467aebd468c7e36e68615">ADCStop</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga136a1e55483467aebd468c7e36e68615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop ADC convert procedure.  <a href="#ga136a1e55483467aebd468c7e36e68615">More...</a><br/></td></tr>
<tr class="separator:ga136a1e55483467aebd468c7e36e68615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493b3b20157ee8cf53b3a9e468bb0a40"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#ga493b3b20157ee8cf53b3a9e468bb0a40">ADCIntEnable</a> (unsigned long ulBase, unsigned long ulChs)</td></tr>
<tr class="memdesc:ga493b3b20157ee8cf53b3a9e468bb0a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable speical ADC interrupt. This function can be used to enable ADC convert done interrupt.  <a href="#ga493b3b20157ee8cf53b3a9e468bb0a40">More...</a><br/></td></tr>
<tr class="separator:ga493b3b20157ee8cf53b3a9e468bb0a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fd7860acd6495206b692857c25cb6b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#gac8fd7860acd6495206b692857c25cb6b">ADCIntDisable</a> (unsigned long ulBase, unsigned long ulChs)</td></tr>
<tr class="memdesc:gac8fd7860acd6495206b692857c25cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable speical ADC interrupt. This function can be used to disable ADC convert done interrupt.  <a href="#gac8fd7860acd6495206b692857c25cb6b">More...</a><br/></td></tr>
<tr class="separator:gac8fd7860acd6495206b692857c25cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e3c9e7da586c41890352101ebf4e00"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#ga75e3c9e7da586c41890352101ebf4e00">ADCStatusGet</a> (unsigned long ulBase, unsigned long ulChs)</td></tr>
<tr class="separator:ga75e3c9e7da586c41890352101ebf4e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14e5059d117feee184e2a7f71dbc0fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#gaa14e5059d117feee184e2a7f71dbc0fb">ADCStatusCheck</a> (unsigned long ulBase, unsigned long ulChs, unsigned long ulFlags)</td></tr>
<tr class="memdesc:gaa14e5059d117feee184e2a7f71dbc0fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check ADC status flag. This function can be use to check ADC special channel DONE and OVERRUN flag.  <a href="#gaa14e5059d117feee184e2a7f71dbc0fb">More...</a><br/></td></tr>
<tr class="separator:gaa14e5059d117feee184e2a7f71dbc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa10d1520f4f0f8707c9a57684a58a8"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___a_d_c___exported___a_p_is.html#ga7aa10d1520f4f0f8707c9a57684a58a8">ADCDataRead</a> (unsigned long ulBase, unsigned long ulCh)</td></tr>
<tr class="memdesc:ga7aa10d1520f4f0f8707c9a57684a58a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read ADC channel converted data.  <a href="#ga7aa10d1520f4f0f8707c9a57684a58a8">More...</a><br/></td></tr>
<tr class="separator:ga7aa10d1520f4f0f8707c9a57684a58a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>LPC17xx ADC APIs Reference. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga7aa10d1520f4f0f8707c9a57684a58a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ADCDataRead </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulCh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read ADC channel converted data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulChs</td><td>is ADC channel. This value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The ADC channel data.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The ADC convert data is 12-bit length. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00382">382</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">switch</span>(ulCh)</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a>:</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            {</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga137450a34ba43ac03d675d1506bac511">AD_DR0</a>);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a>:</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga58b1b891c1da9f156151c88f753ca864">AD_DR1</a>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            }</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a>:</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            {</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga54fc58b068e5c352ad729a32b8811a24">AD_DR2</a>);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            }</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a>:</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            {</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gad112041958f7c450504135e3367b0d7d">AD_DR3</a>);</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            }</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a>:</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            {</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga4688494750d08afa655610fe5417d38b">AD_DR4</a>);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            }</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a>:</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            {</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gaba279be64d7ca3c54a55be6b36c42507">AD_DR5</a>);</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a>:</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            {</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga4472c1a5f70ea4f19bdfc6da9468dbc9">AD_DR6</a>);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            {</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                <span class="keywordflow">while</span>(1);              <span class="comment">// Error.</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            }</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    }</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="comment">// Return ADC channel value.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    ulTmpReg = (ulTmpReg &amp; <a class="code" href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a>(32, 15, 4)) &gt;&gt; 4;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">return</span> (ulTmpReg);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga137450a34ba43ac03d675d1506bac511"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga137450a34ba43ac03d675d1506bac511">AD_DR0</a></div><div class="ttdeci">#define AD_DR0</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00105">xhw_adc.h:105</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga01ae0e680819f5acde361047fe268a3b"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></div><div class="ttdeci">#define ADC_CH_5</div><div class="ttdoc">ADC channel 5. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00649">xadc.h:649</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_gacd8f28be344f9d95af35ebbceb5beeb9"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></div><div class="ttdeci">#define ADC_CH_1</div><div class="ttdoc">ADC channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00637">xadc.h:637</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga62ff42ae97c28224d46f9b4e04c50991"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga62ff42ae97c28224d46f9b4e04c50991">BIT_MASK</a></div><div class="ttdeci">#define BIT_MASK(Type, Begin, End)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00312">xhw_types.h:312</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_gaba279be64d7ca3c54a55be6b36c42507"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#gaba279be64d7ca3c54a55be6b36c42507">AD_DR5</a></div><div class="ttdeci">#define AD_DR5</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00125">xhw_adc.h:125</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga54fc58b068e5c352ad729a32b8811a24"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga54fc58b068e5c352ad729a32b8811a24">AD_DR2</a></div><div class="ttdeci">#define AD_DR2</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00113">xhw_adc.h:113</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga4e0976dde1aa3857ed258bf7628e50da"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></div><div class="ttdeci">#define ADC_CH_2</div><div class="ttdoc">ADC channel 2. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00640">xadc.h:640</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga4472c1a5f70ea4f19bdfc6da9468dbc9"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga4472c1a5f70ea4f19bdfc6da9468dbc9">AD_DR6</a></div><div class="ttdeci">#define AD_DR6</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00129">xhw_adc.h:129</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga4688494750d08afa655610fe5417d38b"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga4688494750d08afa655610fe5417d38b">AD_DR4</a></div><div class="ttdeci">#define AD_DR4</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00121">xhw_adc.h:121</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga58b1b891c1da9f156151c88f753ca864"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga58b1b891c1da9f156151c88f753ca864">AD_DR1</a></div><div class="ttdeci">#define AD_DR1</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00109">xhw_adc.h:109</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga55952ff4d93bc6dbf4a9a7f7be6975a4"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></div><div class="ttdeci">#define ADC_CH_0</div><div class="ttdoc">ADC channel 0. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00634">xadc.h:634</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga9e122044c666461f55a135cba405d695"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></div><div class="ttdeci">#define ADC_CH_6</div><div class="ttdoc">ADC channel 6. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00652">xadc.h:652</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga8b0faaa9de32ba9fadfca39cb6bfe080"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></div><div class="ttdeci">#define ADC_CH_3</div><div class="ttdoc">ADC channel 3. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00643">xadc.h:643</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_ga193789bbb032f62143157502dfaefbed"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></div><div class="ttdeci">#define ADC_CH_4</div><div class="ttdoc">ADC channel 4. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00646">xadc.h:646</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_gad112041958f7c450504135e3367b0d7d"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#gad112041958f7c450504135e3367b0d7d">AD_DR3</a></div><div class="ttdeci">#define AD_DR3</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00117">xhw_adc.h:117</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga3d39d240e46339f426d99c3756af0564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCInit </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Init ADC module This function can be used to configure ADC peripherals clock frequecy. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulRate</td><td>is the ADC convert frequecy, it must be lower than 200KHz.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00097">97</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> temp    = 0;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulClk   = 0;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Note: ADC Module Maximum frequecy is 13MHz</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// ulRate &lt;= 200KHz</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// ulClk = SysCtlPeripheralClockGet(SYSCTL_PERIPH_ADC);</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// ulClk /= 13000000;</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">//xHWREG(ulBase + AD_CR) = (ulClk&lt;&lt;CR_CLKDIV_S) | BIT_32_0;</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = 0;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// Set clock frequency</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    ulClk = <a class="code" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a>(<a class="code" href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// The APB clock (PCLK_ADC0) is divided by (CLKDIV+1) to produce the clock for</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// A/D converter, which should be less than or equal to 13MHz.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="comment">// A fully conversion requires 65 of these clocks.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// ADC clock = PCLK_ADC0 / (CLKDIV + 1);</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">// ADC rate = ADC clock / 65;</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    temp = ulRate * 65;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// Get the round value by fomular: (2*A + B)/(2*B)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    temp = (ulClk * 2 + temp)/(2 * temp) - 1;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = (temp&lt;&lt;<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga511343092d1b304941342a96e5e42881">CR_CLKDIV_S</a>) | <a class="code" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___peripheral___config_html_ga3172b2acf892942a2c46bf316ac23632"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___peripheral___config.html#ga3172b2acf892942a2c46bf316ac23632">SYSCTL_PERIPH_ADC</a></div><div class="ttdeci">#define SYSCTL_PERIPH_ADC</div><div class="ttdoc">ADC. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8h_source.html#l01447">xsysctl.h:1447</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga7624ce39c33c7dc97b91262794cf1b67"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></div><div class="ttdeci">#define BIT_32_0</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00155">xhw_types.h:155</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_gab578f3200671c053797043dab01dd8dd"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a></div><div class="ttdeci">#define AD_CR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00092">xhw_adc.h:92</a></div></div>
<div class="ttc" id="group___l_p_c17xx___sys_ctl___exported___a_p_is_html_gad617e44d42c15e52c6d5bda6fe37a20c"><div class="ttname"><a href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gad617e44d42c15e52c6d5bda6fe37a20c">SysCtlPeripheralClockGet</a></div><div class="ttdeci">unsigned long SysCtlPeripheralClockGet(unsigned long ulPeri)</div><div class="ttdoc">Get Peripheral Clock. </div><div class="ttdef"><b>Definition:</b> <a href="xsysctl_8c_source.html#l00878">xsysctl.c:878</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga511343092d1b304941342a96e5e42881"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga511343092d1b304941342a96e5e42881">CR_CLKDIV_S</a></div><div class="ttdeci">#define CR_CLKDIV_S</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00163">xhw_adc.h:163</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gac8fd7860acd6495206b692857c25cb6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulChs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable speical ADC interrupt. This function can be used to disable ADC convert done interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulChs</td><td>is ADC channel. This value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00277">277</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;{</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulChs &amp; ~<a class="code" href="group___l_p_c17xx___a_d_c___channel.html#gaa9b4d300394dcd5523cdb2a1e6fbe47e">ADC_CH_M</a>) == 0 );</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// Disable Selected ADC Channel</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a>);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___a_d_c___register___i_n_t_e_n.html#ga1a93f5a1f373e8b84f97bdb45e9cf118">INTEN_GEN</a>;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    ulTmpReg &amp;= ~ulChs;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a>) = ulTmpReg;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad06cb9e5985bd216a376f26f22303cd6"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></div><div class="ttdeci">#define ADC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00165">xhw_memmap.h:165</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_gaa9b4d300394dcd5523cdb2a1e6fbe47e"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#gaa9b4d300394dcd5523cdb2a1e6fbe47e">ADC_CH_M</a></div><div class="ttdeci">#define ADC_CH_M</div><div class="ttdoc">ADC channel mask code. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00631">xadc.h:631</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga9d80876fa4050a3ab9eb7955cd211f5e"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a></div><div class="ttdeci">#define AD_INTEN</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00101">xhw_adc.h:101</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___i_n_t_e_n_html_ga1a93f5a1f373e8b84f97bdb45e9cf118"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___i_n_t_e_n.html#ga1a93f5a1f373e8b84f97bdb45e9cf118">INTEN_GEN</a></div><div class="ttdeci">#define INTEN_GEN</div><div class="ttdoc">Enable global interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00267">xhw_adc.h:267</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga493b3b20157ee8cf53b3a9e468bb0a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulChs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable speical ADC interrupt. This function can be used to enable ADC convert done interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulChs</td><td>is ADC channel. This value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00241">241</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulChs &amp; ~<a class="code" href="group___l_p_c17xx___a_d_c___channel.html#gaa9b4d300394dcd5523cdb2a1e6fbe47e">ADC_CH_M</a>) == 0 );</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// Enable Selected ADC Channel</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a>);</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    ulTmpReg &amp;= ~<a class="code" href="group___l_p_c17xx___a_d_c___register___i_n_t_e_n.html#ga1a93f5a1f373e8b84f97bdb45e9cf118">INTEN_GEN</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    ulTmpReg |= ulChs;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a>) = ulTmpReg;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad06cb9e5985bd216a376f26f22303cd6"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></div><div class="ttdeci">#define ADC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00165">xhw_memmap.h:165</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___channel_html_gaa9b4d300394dcd5523cdb2a1e6fbe47e"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___channel.html#gaa9b4d300394dcd5523cdb2a1e6fbe47e">ADC_CH_M</a></div><div class="ttdeci">#define ADC_CH_M</div><div class="ttdoc">ADC channel mask code. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00631">xadc.h:631</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga9d80876fa4050a3ab9eb7955cd211f5e"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga9d80876fa4050a3ab9eb7955cd211f5e">AD_INTEN</a></div><div class="ttdeci">#define AD_INTEN</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00101">xhw_adc.h:101</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___i_n_t_e_n_html_ga1a93f5a1f373e8b84f97bdb45e9cf118"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___i_n_t_e_n.html#ga1a93f5a1f373e8b84f97bdb45e9cf118">INTEN_GEN</a></div><div class="ttdeci">#define INTEN_GEN</div><div class="ttdoc">Enable global interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00267">xhw_adc.h:267</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gafa05b1ba1999e56d4ceeefbfd5932f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCStart </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulChs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start special ADC channel. This function configure ADC convert mode, triggle mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulChs</td><td>is ADC channel. This value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulMode</td><td>is adc convert mode, consist of burst and external triggle mode. this value can be one of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#gad187a2a24a85f63356efde4a4b0bd333">ADC_START_MODE_BURST</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga115bce019f3d93c95ff0dca15540bedb">ADC_START_MODE_NOW</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga76e9cc2c4426c9db4e8492dc09ad409e">ADC_START_MODE_EINT0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga58f9b013265d4a3efafdbbb02ccb19d0">ADC_START_MODE_CAP01</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga9cb7c68b280af5868ef2e681017b02ec">ADC_START_MODE_MAT01</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga63431d99744f5717e99445441c0abc4c">ADC_START_MODE_MAT03</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#gad26ac40fd1290561b32d5e4715b6e6a0">ADC_START_MODE_MAT10</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga90e19cc187020e70212ac18b03f89980">ADC_START_MODE_MAT11</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00159">159</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>( (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#gad187a2a24a85f63356efde4a4b0bd333">ADC_START_MODE_BURST</a>)  ||</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga115bce019f3d93c95ff0dca15540bedb">ADC_START_MODE_NOW</a>  )  ||</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga76e9cc2c4426c9db4e8492dc09ad409e">ADC_START_MODE_EINT0</a>)  ||</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga58f9b013265d4a3efafdbbb02ccb19d0">ADC_START_MODE_CAP01</a>)  ||</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga9cb7c68b280af5868ef2e681017b02ec">ADC_START_MODE_MAT01</a>)  ||</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga63431d99744f5717e99445441c0abc4c">ADC_START_MODE_MAT03</a>)  ||</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#gad26ac40fd1290561b32d5e4715b6e6a0">ADC_START_MODE_MAT10</a>)  ||</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;             (ulMode == <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#ga90e19cc187020e70212ac18b03f89980">ADC_START_MODE_MAT11</a>)  );</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">if</span>(ulMode != <a class="code" href="group___l_p_c17xx___a_d_c___convert___mode.html#gad187a2a24a85f63356efde4a4b0bd333">ADC_START_MODE_BURST</a>)        <span class="comment">// Normal Mode</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="comment">// Configure ADC Channel</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#gada10f0a351f9e980c6f1834c7d138edc">CR_BURST</a>);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        ulTmpReg |= (<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a> | ulMode);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="comment">// Configure ADC into normal mode, and select</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#gada10f0a351f9e980c6f1834c7d138edc">CR_BURST</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga21576b34375ab34c3d0b281e670ab7d8">CR_SEL_M</a>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        ulTmpReg |= (<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a> | ulMode | ulChs);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">else</span>                                      <span class="comment">// Burst Mode</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        ulTmpReg =  <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga21576b34375ab34c3d0b281e670ab7d8">CR_SEL_M</a>);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        ulTmpReg |= (<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#gada10f0a351f9e980c6f1834c7d138edc">CR_BURST</a> | ulChs);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    }</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga63431d99744f5717e99445441c0abc4c"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga63431d99744f5717e99445441c0abc4c">ADC_START_MODE_MAT03</a></div><div class="ttdeci">#define ADC_START_MODE_MAT03</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on MAT0.3. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00689">xadc.h:689</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_gad187a2a24a85f63356efde4a4b0bd333"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#gad187a2a24a85f63356efde4a4b0bd333">ADC_START_MODE_BURST</a></div><div class="ttdeci">#define ADC_START_MODE_BURST</div><div class="ttdoc">Start burst mode. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00674">xadc.h:674</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga7bfee7c4112eaa61291dfafca04ba716"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a></div><div class="ttdeci">#define CR_START_M</div><div class="ttdoc">Start conversion bits mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00175">xhw_adc.h:175</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga90e19cc187020e70212ac18b03f89980"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga90e19cc187020e70212ac18b03f89980">ADC_START_MODE_MAT11</a></div><div class="ttdeci">#define ADC_START_MODE_MAT11</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on MAT1.1. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00695">xadc.h:695</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga874cbdd448da4686d8a1e303f2cb6e36"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a></div><div class="ttdeci">#define CR_PDN</div><div class="ttdoc">ADC Power-down mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00169">xhw_adc.h:169</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga115bce019f3d93c95ff0dca15540bedb"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga115bce019f3d93c95ff0dca15540bedb">ADC_START_MODE_NOW</a></div><div class="ttdeci">#define ADC_START_MODE_NOW</div><div class="ttdoc">Start conversion now. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00677">xadc.h:677</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga9cb7c68b280af5868ef2e681017b02ec"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga9cb7c68b280af5868ef2e681017b02ec">ADC_START_MODE_MAT01</a></div><div class="ttdeci">#define ADC_START_MODE_MAT01</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on MAT0.1. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00686">xadc.h:686</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_gad26ac40fd1290561b32d5e4715b6e6a0"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#gad26ac40fd1290561b32d5e4715b6e6a0">ADC_START_MODE_MAT10</a></div><div class="ttdeci">#define ADC_START_MODE_MAT10</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on MAT1.0. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00692">xadc.h:692</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga21576b34375ab34c3d0b281e670ab7d8"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga21576b34375ab34c3d0b281e670ab7d8">CR_SEL_M</a></div><div class="ttdeci">#define CR_SEL_M</div><div class="ttdoc">Selects which of the AD0.7:0 pins is (are) to be sampled and converted. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00158">xhw_adc.h:158</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad06cb9e5985bd216a376f26f22303cd6"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></div><div class="ttdeci">#define ADC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00165">xhw_memmap.h:165</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_gab578f3200671c053797043dab01dd8dd"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a></div><div class="ttdeci">#define AD_CR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00092">xhw_adc.h:92</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga76e9cc2c4426c9db4e8492dc09ad409e"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga76e9cc2c4426c9db4e8492dc09ad409e">ADC_START_MODE_EINT0</a></div><div class="ttdeci">#define ADC_START_MODE_EINT0</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on P2.10/EINT0. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00680">xadc.h:680</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___convert___mode_html_ga58f9b013265d4a3efafdbbb02ccb19d0"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___convert___mode.html#ga58f9b013265d4a3efafdbbb02ccb19d0">ADC_START_MODE_CAP01</a></div><div class="ttdeci">#define ADC_START_MODE_CAP01</div><div class="ttdoc">Start conversion when the edge selected by bit 27 occurs on P1.27/CAP0.1. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00683">xadc.h:683</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_gada10f0a351f9e980c6f1834c7d138edc"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#gada10f0a351f9e980c6f1834c7d138edc">CR_BURST</a></div><div class="ttdeci">#define CR_BURST</div><div class="ttdoc">ADC Burst mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00166">xhw_adc.h:166</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gaa14e5059d117feee184e2a7f71dbc0fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> ADCStatusCheck </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulChs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check ADC status flag. This function can be use to check ADC special channel DONE and OVERRUN flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulChs</td><td>is ADC channel. This value can be OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga55952ff4d93bc6dbf4a9a7f7be6975a4">ADC_CH_0</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#gacd8f28be344f9d95af35ebbceb5beeb9">ADC_CH_1</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga4e0976dde1aa3857ed258bf7628e50da">ADC_CH_2</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga8b0faaa9de32ba9fadfca39cb6bfe080">ADC_CH_3</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga193789bbb032f62143157502dfaefbed">ADC_CH_4</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga01ae0e680819f5acde361047fe268a3b">ADC_CH_5</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___channel.html#ga9e122044c666461f55a135cba405d695">ADC_CH_6</a></li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulFlags</td><td>is used to check done or overrun status bit. This flag is OR of the following value:<ul>
<li><a class="el" href="group___l_p_c17xx___a_d_c___status___flag.html#gaf8f52b2b28d6053c0ee7bfa8bcb975b0">ADC_DONE</a></li>
<li><a class="el" href="group___l_p_c17xx___a_d_c___status___flag.html#ga07e54d7e6531c9f31e46666f3e4a414a">ADC_OVERRUN</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The ADC channel status flag.<ul>
<li><a class="el" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a> when flag has been set.</li>
<li>xflase when flag has not been set. </li>
</ul>
</dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00322">322</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">switch</span>(ulFlags)</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    {</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___status___flag.html#gaf8f52b2b28d6053c0ee7bfa8bcb975b0">ADC_DONE</a>:                 <span class="comment">// Check ADC convert done flag.</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                ulChs = ulChs;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            }</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___status___flag.html#ga07e54d7e6531c9f31e46666f3e4a414a">ADC_OVERRUN</a>:              <span class="comment">// Check ADC overrun flag.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            {</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                ulChs &lt;&lt;= 8;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="group___l_p_c17xx___a_d_c___status___flag.html#gaf8f52b2b28d6053c0ee7bfa8bcb975b0">ADC_DONE</a> | <a class="code" href="group___l_p_c17xx___a_d_c___status___flag.html#ga07e54d7e6531c9f31e46666f3e4a414a">ADC_OVERRUN</a>:   <span class="comment">// Check ADC convert done and overrun flag.</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                ulChs |= (ulChs &lt;&lt; 8);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            }</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                <span class="keywordflow">while</span>(1);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    }</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#ga7750b8068a1b5547afa9084e2942682b">AD_STAT</a>) &amp;  ulChs )</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a>);</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    {</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a>);</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___status___flag_html_gaf8f52b2b28d6053c0ee7bfa8bcb975b0"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___status___flag.html#gaf8f52b2b28d6053c0ee7bfa8bcb975b0">ADC_DONE</a></div><div class="ttdeci">#define ADC_DONE</div><div class="ttdoc">ADC channel convert done flag. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00713">xadc.h:713</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___status___flag_html_ga07e54d7e6531c9f31e46666f3e4a414a"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___status___flag.html#ga07e54d7e6531c9f31e46666f3e4a414a">ADC_OVERRUN</a></div><div class="ttdeci">#define ADC_OVERRUN</div><div class="ttdoc">ADC channel convert overrun flag. </div><div class="ttdef"><b>Definition:</b> <a href="xadc_8h_source.html#l00716">xadc.h:716</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga23a769f284de9e4928f3ae36f6c4478e"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga23a769f284de9e4928f3ae36f6c4478e">xtrue</a></div><div class="ttdeci">#define xtrue</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00082">xhw_types.h:82</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_ga7750b8068a1b5547afa9084e2942682b"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#ga7750b8068a1b5547afa9084e2942682b">AD_STAT</a></div><div class="ttdeci">#define AD_STAT</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00137">xhw_adc.h:137</a></div></div>
<div class="ttc" id="group__x_low_layer___exported___types_html_ga42a8a3190bd3cb98ea697bbf9e81ce36"><div class="ttname"><a href="group__x_low_layer___exported___types.html#ga42a8a3190bd3cb98ea697bbf9e81ce36">xfalse</a></div><div class="ttdeci">#define xfalse</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00086">xhw_types.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga75e3c9e7da586c41890352101ebf4e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned long ADCStatusGet </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulChs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga136a1e55483467aebd468c7e36e68615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCStop </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>ulBase</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop ADC convert procedure. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulBase</td><td>is the base address of the ADC module. This value must be - <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xadc_8c_source.html#l00207">207</a> of file <a class="el" href="xadc_8c_source.html">xadc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> ulTmpReg = 0;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">// Check the parameters.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a>(ulBase == <a class="code" href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// Stop ADC by set ADC into power dowm mode then configure stop bit</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    ulTmpReg = <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    ulTmpReg &amp;= ~(<a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a> | <a class="code" href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a>);</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a>(ulBase + <a class="code" href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a>) = ulTmpReg;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga7bfee7c4112eaa61291dfafca04ba716"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga7bfee7c4112eaa61291dfafca04ba716">CR_START_M</a></div><div class="ttdeci">#define CR_START_M</div><div class="ttdoc">Start conversion bits mask. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00175">xhw_adc.h:175</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___c_r_html_ga874cbdd448da4686d8a1e303f2cb6e36"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___c_r.html#ga874cbdd448da4686d8a1e303f2cb6e36">CR_PDN</a></div><div class="ttdeci">#define CR_PDN</div><div class="ttdoc">ADC Power-down mode. </div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00169">xhw_adc.h:169</a></div></div>
<div class="ttc" id="group__x_low_layer___hardware___access_html_gacc4c9382b683abd87e548905f46f39f3"><div class="ttname"><a href="group__x_low_layer___hardware___access.html#gacc4c9382b683abd87e548905f46f39f3">xHWREG</a></div><div class="ttdeci">#define xHWREG(x)</div><div class="ttdef"><b>Definition:</b> <a href="xhw__types_8h_source.html#l00359">xhw_types.h:359</a></div></div>
<div class="ttc" id="group___l_p_c17xx___low_layer___peripheral___memmap_html_gad06cb9e5985bd216a376f26f22303cd6"><div class="ttname"><a href="group___l_p_c17xx___low_layer___peripheral___memmap.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a></div><div class="ttdeci">#define ADC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="xhw__memmap_8h_source.html#l00165">xhw_memmap.h:165</a></div></div>
<div class="ttc" id="group___l_p_c17xx___a_d_c___register___offsets_html_gab578f3200671c053797043dab01dd8dd"><div class="ttname"><a href="group___l_p_c17xx___a_d_c___register___offsets.html#gab578f3200671c053797043dab01dd8dd">AD_CR</a></div><div class="ttdeci">#define AD_CR</div><div class="ttdef"><b>Definition:</b> <a href="xhw__adc_8h_source.html#l00092">xhw_adc.h:92</a></div></div>
<div class="ttc" id="group__x_debug___exported___a_p_is_html_gac3614ce0ffa3ae3fbb59909701bd51c1"><div class="ttname"><a href="group__x_debug___exported___a_p_is.html#gac3614ce0ffa3ae3fbb59909701bd51c1">xASSERT</a></div><div class="ttdeci">#define xASSERT(expr)</div><div class="ttdoc">The ASSERT macro. It does the actual assertion checking. Typically, this will be for procedure argume...</div><div class="ttdef"><b>Definition:</b> <a href="xdebug_8h_source.html#l00119">xdebug.h:119</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
