{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735920992830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735920992838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 17:16:32 2025 " "Processing started: Fri Jan 03 17:16:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735920992838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735920992838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_NEOPIXEL -c IP_NEOPIXEL " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_NEOPIXEL -c IP_NEOPIXEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735920992838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735920993438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735920993439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayoub/desktop/pj_radar_2d_ladjici_ayoub/partie_6/src/ip_neopixel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ayoub/desktop/pj_radar_2d_ladjici_ayoub/partie_6/src/ip_neopixel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_neopixel-Behavioral " "Found design unit 1: ip_neopixel-Behavioral" {  } { { "../src/ip_neopixel.vhd" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/src/ip_neopixel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735921006154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip_neopixel " "Found entity 1: ip_neopixel" {  } { { "../src/ip_neopixel.vhd" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/src/ip_neopixel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735921006154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735921006154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/fit/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735921006158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735921006158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_neopixel " "Elaborating entity \"ip_neopixel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735921006206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num_leds ip_neopixel.vhd(67) " "VHDL Process Statement warning at ip_neopixel.vhd(67): signal \"num_leds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ip_neopixel.vhd" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/src/ip_neopixel.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1735921006209 "|ip_neopixel"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 16 0 1 1 " "4 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 15 " "Addresses ranging from 12 to 15 are not initialized" {  } { { "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/fit/db/IP_NEOPIXEL.ram0_ip_neopixel_d1879ed3.hdl.mif" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/fit/db/IP_NEOPIXEL.ram0_ip_neopixel_d1879ed3.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1735921006472 ""}  } { { "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/fit/db/IP_NEOPIXEL.ram0_ip_neopixel_d1879ed3.hdl.mif" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/fit/db/IP_NEOPIXEL.ram0_ip_neopixel_d1879ed3.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1735921006472 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memoire " "RAM logic \"memoire\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/ip_neopixel.vhd" "memoire" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/src/ip_neopixel.vhd" 41 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1735921006488 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1735921006488 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/ip_neopixel.vhd" "" { Text "C:/Users/ayoub/Desktop/Pj_Radar_2D_LADJICI_Ayoub/Partie_6/src/ip_neopixel.vhd" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735921006766 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1735921006766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735921006940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735921007625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735921007625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735921007720 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735921007720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735921007720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735921007720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735921007781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 17:16:47 2025 " "Processing ended: Fri Jan 03 17:16:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735921007781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735921007781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735921007781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735921007781 ""}
