{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601701820223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601701820223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 00:10:20 2020 " "Processing started: Sat Oct 03 00:10:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601701820223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1601701820223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDtoSSegx4 -c BCDtoSSegx4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1601701820223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1601701820705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1601701820705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4_TB " "Found entity 1: BCDtoSSegx4_TB" {  } { { "BCDtoSSegx4_TB.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601701841386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1601701841386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtossegx4.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtossegx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSegx4 " "Found entity 1: BCDtoSSegx4" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601701841388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1601701841388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/lab02-sumulation-grupo05/hdl/src/solucion_display_7segx4/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" "" { Text "G:/Github/lab02-sumulation-grupo05/hdl/src/Solucion_display_7segx4/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601701841390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1601701841390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDtoSSegx4_TB " "Elaborating entity \"BCDtoSSegx4_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1601701841435 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk2 BCDtoSSegx4_TB.v(34) " "Verilog HDL warning at BCDtoSSegx4_TB.v(34): assignments to clk2 create a combinational loop" {  } { { "BCDtoSSegx4_TB.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 34 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1601701841472 "|BCDtoSSegx4_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSegx4 BCDtoSSegx4:uut " "Elaborating entity \"BCDtoSSegx4\" for hierarchy \"BCDtoSSegx4:uut\"" {  } { { "BCDtoSSegx4_TB.v" "uut" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1601701841489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BCDtoSSegx4.v(24) " "Verilog HDL assignment warning at BCDtoSSegx4.v(24): truncated value with size 32 to match size of target (27)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1601701841514 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BCDtoSSegx4.v(34) " "Verilog HDL assignment warning at BCDtoSSegx4.v(34): truncated value with size 32 to match size of target (2)" {  } { { "BCDtoSSegx4.v" "" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1601701841514 "|BCDtoSSegx4_TB|BCDtoSSegx4:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSegx4:uut\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSegx4:uut\|BCDtoSSeg:bcdtosseg\"" {  } { { "BCDtoSSegx4.v" "bcdtosseg" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1601701841516 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk2 " "Net \"clk2\" is missing source, defaulting to GND" {  } { { "BCDtoSSegx4_TB.v" "clk2" { Text "G:/Github/lab02-sumulation-grupo05/lab02/BCDtoSSegx4_TB.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601701841546 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1601701841546 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1601701841865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601701841890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 00:10:41 2020 " "Processing ended: Sat Oct 03 00:10:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601701841890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601701841890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601701841890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1601701841890 ""}
