Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov 10 13:32:13 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55976)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2989)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55976)
----------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/tap_RAM/rdo_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/tap_RAM/rdo_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_bram/wbs_dat_o_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_bram/wbs_dat_o_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ap_flag_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ap_flag_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/axir_c_reg[0]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/axir_c_reg[1]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/temp_smdata_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/temp_smdata_reg[4]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]_rep__0/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[24]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[26]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[7]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_reg/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[20]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[21]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[22]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[23]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[24]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[25]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[26]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[4]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[5]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[6]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[7]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rValid_reg_inv/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[0]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[18]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[1]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[20]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[21]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[22]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[23]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[24]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[25]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[26]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[27]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[28]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[29]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[2]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[4]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[1]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[2]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2989)
---------------------------------------------------
 There are 2989 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.807        0.000                      0                13300        0.030        0.000                      0                13300       48.750        0.000                       0                  5326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         39.807        0.000                      0                12961        0.030        0.000                      0                12961       48.750        0.000                       0                  5326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              88.976        0.000                      0                  339        0.368        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       39.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.807ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 fall@50.000ns)
  Data Path Delay:        11.424ns  (logic 1.601ns (14.015%)  route 9.823ns (85.985%))
  Logic Levels:           9  (BUFG=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    51.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    51.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        2.519    53.813    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X36Y109        LUT5 (Prop_lut5_I2_O)        0.124    53.937 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0_i_1/O
                         net (fo=1, routed)           1.996    55.933    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0_i_1_n_0
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.150    56.083 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           0.309    56.392    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.348    56.740 f  design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_in[15]_INST_0/O
                         net (fo=1, routed)           0.406    57.146    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[15]
    SLICE_X37Y104        LUT6 (Prop_lut6_I0_O)        0.124    57.270 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           0.917    58.187    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X38Y123        LUT6 (Prop_lut6_I0_O)        0.124    58.311 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    58.311    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X38Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    58.525 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.575    59.100    design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I4_O)        0.297    59.397 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.908    61.305    design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_29
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.119    61.424 f  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[23]_i_3/O
                         net (fo=1, routed)           0.000    61.424    design_1_i/caravel_0/inst/housekeeping/hkspi_n_82
    SLICE_X48Y94         FDSE                                         f  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        1.477   102.656    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y94         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]/C
                         clock pessimism              0.000   102.656    
                         clock uncertainty           -1.500   101.155    
    SLICE_X48Y94         FDSE (Setup_fdse_C_D)        0.075   101.230    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[23]
  -------------------------------------------------------------------
                         required time                        101.230    
                         arrival time                         -61.424    
  -------------------------------------------------------------------
                         slack                                 39.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.447ns (86.848%)  route 0.068ns (13.152%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        0.580     0.916    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X66Y97         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[13]/Q
                         net (fo=2, routed)           0.067     1.147    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase[13]
    SLICE_X66Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.297 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.297    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[15]_i_1_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.337 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[19]_i_1_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.377 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.377    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[23]_i_1_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.430 r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.430    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase0[24]
    SLICE_X66Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        0.935     1.301    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X66Y100        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[24]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.134     1.400    design_1_i/caravel_0/inst/soc/core/uart_phy_rx_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y16  design_1_i/caravel_0/inst/mprj/mprj/user_bram/user_bram/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X32Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X32Y47  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       88.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.976ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 0.606ns (6.786%)  route 8.324ns (93.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 102.825 - 100.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X35Y86         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=15, routed)          1.294     4.691    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X41Y96         LUT1 (Prop_lut1_I0_O)        0.150     4.841 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.030    11.871    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X48Y114        FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        1.646   102.825    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X48Y114        FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/xfer_count_reg[0]/C
                         clock pessimism              0.129   102.954    
                         clock uncertainty           -1.500   101.454    
    SLICE_X48Y114        FDCE (Recov_fdce_C_CLR)     -0.607   100.847    design_1_i/caravel_0/inst/housekeeping/xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.847    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                 88.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.227ns (39.589%)  route 0.346ns (60.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        0.559     0.895    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y51         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.128     1.023 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.147     1.169    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X33Y51         LUT3 (Prop_lut3_I1_O)        0.099     1.268 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.200     1.468    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X32Y48         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5332, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y48         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.368    





