 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 14:49:40 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.55%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 263.7545   0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 263.7545   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 263.7545           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/IN2 (NOR2X0)        0.1643    0.0599 @   0.1599 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/QN (NOR2X0)         0.0341    0.0573     0.2172 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n9 (net)     1   2.4439          0.0000     0.2172 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D (DFFX1)   0.0341   0.0000 &   0.2173 f
  data arrival time                                                                    0.2173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3949 r
  library hold time                                                         0.0169     0.4119
  data required time                                                                   0.4119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4119
  data arrival time                                                                   -0.2173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1946


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.1604    0.0588 @   0.1588 f
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0303    0.0595     0.2182 f
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.5710              0.0000     0.2182 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0303    0.0000 &   0.2183 f
  data arrival time                                                                    0.2183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3950 r
  library hold time                                                         0.0178     0.4128
  data required time                                                                   0.4128
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4128
  data arrival time                                                                   -0.2183
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1945


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.1604    0.0588 @   0.1588 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0296    0.0627     0.2215 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.3940              0.0000     0.2215 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0296    0.0000 &   0.2215 f
  data arrival time                                                                    0.2215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3950 r
  library hold time                                                         0.0180     0.4130
  data required time                                                                   0.4130
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4130
  data arrival time                                                                   -0.2215
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1915


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 263.7545   0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 263.7545   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 263.7545           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/IN2 (NOR2X0)       0.1643    0.0601 @   0.1601 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/QN (NOR2X0)        0.0391    0.0607     0.2208 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n10 (net)     1   3.1425         0.0000     0.2208 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D (DFFX1)   0.0391   0.0000 &   0.2209 f
  data arrival time                                                                    0.2209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3950 r
  library hold time                                                         0.0158     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.2209
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1899


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 263.7545   0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 263.7545   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 263.7545           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/IN2 (NOR2X0)        0.1643    0.0603 @   0.1603 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/QN (NOR2X0)         0.0354    0.0582     0.2185 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n5 (net)     1   2.6185          0.0000     0.2185 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/D (DFFX1)   0.0354   0.0000 &   0.2185 f
  data arrival time                                                                    0.2185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3750 r
  library hold time                                                         0.0164     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.2185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1729


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 259.5514   0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 259.5514   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 259.5514           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/IN2 (NOR2X0)        0.1604    0.0587 @   0.1587 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U8/QN (NOR2X0)         0.0517    0.0380     0.1967 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n9 (net)     1   2.6163          0.0000     0.1967 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D (DFFX1)   0.0517   0.0000 &   0.1967 r
  data arrival time                                                                    0.1967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3949 r
  library hold time                                                        -0.0308     0.3641
  data required time                                                                   0.3641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3641
  data arrival time                                                                   -0.1967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1674


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      263.7545              0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 263.7545   0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 263.7545   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 263.7545           0.0000     0.1000 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/IN2 (NOR2X0)       0.1643    0.0603 @   0.1603 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/QN (NOR2X0)        0.0398    0.0628     0.2231 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n3 (net)     1   3.5685          0.0000     0.2231 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/D (DFFX1)   0.0398   0.0000 &   0.2231 f
  data arrival time                                                                    0.2231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                             0.0000     0.3752
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3752 r
  library hold time                                                         0.0153     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.2231
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1674


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_314 (net)        263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.1000 r
  core/be/be_mem/csr/IN2 (net)                        263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.1643    0.0605 @   0.1605 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0629    0.0609     0.2215 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      5.3214              0.0000     0.2215 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0629   -0.0015 &   0.2199 f
  data arrival time                                                                    0.2199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3741 r
  library hold time                                                         0.0099     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.2199
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1641


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 259.5514   0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 259.5514   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_3)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/reset_i (net) 259.5514           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/IN2 (NOR2X0)       0.1604    0.0589 @   0.1589 f
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/U12/QN (NOR2X0)        0.0568    0.0415     0.2004 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/n10 (net)     1   3.3150         0.0000     0.2004 r
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D (DFFX1)   0.0568   0.0000 &   0.2004 r
  data arrival time                                                                    0.2004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3950 r
  library hold time                                                        -0.0324     0.3627
  data required time                                                                   0.3627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3627
  data arrival time                                                                   -0.2004
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1622


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.1000 r
  core/be/be_mem/csr/translation_en_reg/reset_i (net) 263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.0868    0.0802     0.2396 f
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1   9.8955             0.0000     0.2396 f
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.0868   -0.0096 &   0.2300 f
  data arrival time                                                                    0.2300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3820     0.3820
  clock reconvergence pessimism                                             0.0000     0.3820
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3820 r
  library hold time                                                         0.0049     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.2300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1569


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 259.5514   0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 259.5514   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 259.5514           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/IN2 (NOR2X0)        0.1604    0.0590 @   0.1590 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U8/QN (NOR2X0)         0.0535    0.0389     0.1979 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n5 (net)     1   2.7909          0.0000     0.1979 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/D (DFFX1)   0.0535   0.0000 &   0.1979 r
  data arrival time                                                                    0.1979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_0_/CLK (DFFX1)         0.0000     0.3750 r
  library hold time                                                        -0.0314     0.3436
  data required time                                                                   0.3436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3436
  data arrival time                                                                   -0.1979
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1457


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.0825    0.0754     0.2398 f
  core/be/be_mem/n52 (net)                      2       8.6291              0.0000     0.2398 f
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.0825   -0.0025 &   0.2372 f
  data arrival time                                                                    0.2372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3733 r
  library hold time                                                         0.0038     0.3771
  data required time                                                                   0.3771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3771
  data arrival time                                                                   -0.2372
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1399


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/reset_i_hfs_netlink_270 (net)      259.5514              0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/reset_i_hfs_netlink_272 (net) 259.5514   0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (bsg_fifo_tracker_els_p4_0)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i_hfs_netlink_274 (net) 259.5514   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (bsg_circular_ptr_slots_p4_max_add_p1_2)   0.0000   0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/reset_i (net) 259.5514           0.0000     0.1000 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/IN2 (NOR2X0)       0.1604    0.0591 @   0.1591 f
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/U12/QN (NOR2X0)        0.0588    0.0436     0.2027 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/n3 (net)     1   3.7409          0.0000     0.2027 r
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/D (DFFX1)   0.0588   0.0000 &   0.2027 r
  data arrival time                                                                    0.2027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                             0.0000     0.3752
  core/fe_cmd_fifo/unhardened_fifo/ft/rptr/ptr_r_reg_1_/CLK (DFFX1)         0.0000     0.3752 r
  library hold time                                                        -0.0329     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.2027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1395


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.1643    0.0600 @   0.1600 r
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0330    0.0706     0.2306 r
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.5664              0.0000     0.2306 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0330    0.0000 &   0.2306 r
  data arrival time                                                                    0.2306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3950 r
  library hold time                                                        -0.0253     0.3697
  data required time                                                                   0.3697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3697
  data arrival time                                                                   -0.2306
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1391


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U368/IN3 (AO22X1)                                0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0350    0.0877     0.2508 f
  core/be/be_mem/n36 (net)                      1       3.2314              0.0000     0.2508 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0350    0.0000 &   0.2509 f
  data arrival time                                                                    0.2509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3731 r
  library hold time                                                         0.0137     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.2509
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1359


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/priv_mode_reg/U3/IN2 (OR2X1)                 0.1643    0.0600 @   0.1600 r
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                   0.0342    0.0840     0.2440 r
  core/be/be_mem/csr/priv_mode_reg/n1 (net)     1       2.7434              0.0000     0.2440 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)        0.0342    0.0000 &   0.2440 r
  data arrival time                                                                    0.2440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)                0.0000     0.3950 r
  library hold time                                                        -0.0257     0.3693
  data required time                                                                   0.3693
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3693
  data arrival time                                                                   -0.2440
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1253


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_314 (bp_be_mem_top_02_0)               0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_314 (net)        259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN2 (bp_be_csr_02_0)                                   0.0000     0.1000 f
  core/be/be_mem/csr/IN2 (net)                        259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.1604    0.0593 @   0.1593 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0729    0.0570     0.2163 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      5.4938              0.0000     0.2163 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0729   -0.0018 &   0.2145 r
  data arrival time                                                                    0.2145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3741 r
  library hold time                                                        -0.0362     0.3379
  data required time                                                                   0.3379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3379
  data arrival time                                                                   -0.2145
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1235


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/translation_en_reg/reset_i (bsg_dff_reset_width_p1_16)   0.0000   0.1000 f
  core/be/be_mem/csr/translation_en_reg/reset_i (net) 259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/translation_en_reg/U4/IN1 (NOR2X0)           0.1604    0.0582 @   0.1582 f
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)            0.1072    0.0778     0.2359 r
  core/be/be_mem/csr/translation_en_reg/n3 (net)     1  10.0679             0.0000     0.2359 r
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)   0.1072   -0.0115 &   0.2245 r
  data arrival time                                                                    0.2245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3820     0.3820
  clock reconvergence pessimism                                             0.0000     0.3820
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3820 r
  library hold time                                                        -0.0427     0.3392
  data required time                                                                   0.3392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3392
  data arrival time                                                                   -0.2245
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1147


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1612    0.0630 @   0.1630 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1004    0.0725     0.2356 r
  core/be/be_mem/n52 (net)                      2       8.8220              0.0000     0.2356 r
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)                        0.1004   -0.0032 &   0.2323 r
  data arrival time                                                                    0.2323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)                                0.0000     0.3733 r
  library hold time                                                        -0.0416     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.2323
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0993


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U368/IN3 (AO22X1)                                0.1652    0.0645 @   0.1645 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0357    0.0887     0.2531 r
  core/be/be_mem/n36 (net)                      1       3.4038              0.0000     0.2531 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0357    0.0000 &   0.2532 r
  data arrival time                                                                    0.2532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3731 r
  library hold time                                                        -0.0255     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.2532
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0944


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2      17.8690              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.0019    0.0005 @   0.1005 f
  U3252/Q (AO222X1)                                               0.0759    0.0857     0.1862 f
  mem_resp_li[673] (net)                        1      17.2329              0.0000     0.1862 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.1862 f
  uce_1__uce/mem_resp_i[103] (net)                     17.2329              0.0000     0.1862 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0759   -0.0121 &   0.1741 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1122    0.1137 @   0.2877 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      31.6875              0.0000     0.2877 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.2877 f
  data_mem_pkt_li[569] (net)                           31.6875              0.0000     0.2877 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.2877 f
  core/data_mem_pkt_i[570] (net)                       31.6875              0.0000     0.2877 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.2877 f
  core/be/data_mem_pkt_i[47] (net)                     31.6875              0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              31.6875              0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       31.6875              0.0000     0.2877 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1122   -0.0247 @   0.2630 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0366    0.0785     0.3415 f
  core/be/be_mem/dcache/n2272 (net)             1       2.7719              0.0000     0.3415 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0366    0.0000 &   0.3416 f
  data arrival time                                                                    0.3416

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0153     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3416
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0685


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2      23.3895              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0026    0.0004 @   0.1004 f
  U3221/Q (AO222X1)                                               0.0663    0.0797     0.1801 f
  mem_resp_li[645] (net)                        1      13.7697              0.0000     0.1801 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.1801 f
  uce_1__uce/mem_resp_i[75] (net)                      13.7697              0.0000     0.1801 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.0663   -0.0120 &   0.1680 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0726    0.0900     0.2580 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.0527              0.0000     0.2580 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2580 f
  data_mem_pkt_li[541] (net)                           18.0527              0.0000     0.2580 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2580 f
  core/data_mem_pkt_i[542] (net)                       18.0527              0.0000     0.2580 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2580 f
  core/be/data_mem_pkt_i[19] (net)                     18.0527              0.0000     0.2580 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2580 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.0527              0.0000     0.2580 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2580 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.0527              0.0000     0.2580 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0726   -0.0098 &   0.2482 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0362    0.0716     0.3198 f
  core/be/be_mem/dcache/n2300 (net)             1       2.4319              0.0000     0.3198 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0362    0.0000 &   0.3198 f
  data arrival time                                                                    0.3198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                         0.0184     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0658


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      28.5910              0.0000     0.1000 f
  U3232/IN5 (AO222X1)                                             0.0040    0.0006 @   0.1006 f
  U3232/Q (AO222X1)                                               0.0625    0.0774     0.1780 f
  mem_resp_li[655] (net)                        1      12.4055              0.0000     0.1780 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1780 f
  uce_1__uce/mem_resp_i[85] (net)                      12.4055              0.0000     0.1780 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0625   -0.0010 &   0.1770 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0596    0.0818     0.2588 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      13.6036              0.0000     0.2588 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2588 f
  data_mem_pkt_li[551] (net)                           13.6036              0.0000     0.2588 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2588 f
  core/data_mem_pkt_i[552] (net)                       13.6036              0.0000     0.2588 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2588 f
  core/be/data_mem_pkt_i[29] (net)                     13.6036              0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              13.6036              0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       13.6036              0.0000     0.2588 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0596   -0.0066 &   0.2522 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0358    0.0696     0.3218 f
  core/be/be_mem/dcache/n2290 (net)             1       2.5344              0.0000     0.3218 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0358    0.0000 &   0.3218 f
  data arrival time                                                                    0.3218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0185     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3218
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0643


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[105] (net)                          2      18.0893              0.0000     0.1000 f
  U3254/IN5 (AO222X1)                                             0.0020    0.0006 @   0.1006 f
  U3254/Q (AO222X1)                                               0.0760    0.0858     0.1864 f
  mem_resp_li[675] (net)                        1      17.2704              0.0000     0.1864 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1864 f
  uce_1__uce/mem_resp_i[105] (net)                     17.2704              0.0000     0.1864 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0760   -0.0078 &   0.1785 f
  uce_1__uce/U152/Q (AND2X1)                                      0.1161    0.1158 @   0.2943 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.0192              0.0000     0.2943 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2943 f
  data_mem_pkt_li[571] (net)                           33.0192              0.0000     0.2943 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2943 f
  core/data_mem_pkt_i[572] (net)                       33.0192              0.0000     0.2943 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2943 f
  core/be/data_mem_pkt_i[49] (net)                     33.0192              0.0000     0.2943 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2943 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.0192              0.0000     0.2943 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2943 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.0192              0.0000     0.2943 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1162   -0.0276 @   0.2667 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0375    0.0799     0.3466 f
  core/be/be_mem/dcache/n2270 (net)             1       3.1119              0.0000     0.3466 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0375    0.0000 &   0.3467 f
  data arrival time                                                                    0.3467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0151     0.4098
  data required time                                                                   0.4098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4098
  data arrival time                                                                   -0.3467
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0632


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2      14.0132              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3261/Q (AO222X1)                                               0.0975    0.0992     0.1996 f
  mem_resp_li[681] (net)                        1      25.1483              0.0000     0.1996 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1996 f
  uce_1__uce/mem_resp_i[111] (net)                     25.1483              0.0000     0.1996 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0975   -0.0260 &   0.1736 f
  uce_1__uce/U159/Q (AND2X1)                                      0.1261    0.1248 @   0.2983 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      36.2022              0.0000     0.2983 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2983 f
  data_mem_pkt_li[577] (net)                           36.2022              0.0000     0.2983 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2983 f
  core/data_mem_pkt_i[578] (net)                       36.2022              0.0000     0.2983 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2983 f
  core/be/data_mem_pkt_i[55] (net)                     36.2022              0.0000     0.2983 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2983 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              36.2022              0.0000     0.2983 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2983 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       36.2022              0.0000     0.2983 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1262   -0.0294 @   0.2689 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0363    0.0805     0.3494 f
  core/be/be_mem/dcache/n2264 (net)             1       2.6713              0.0000     0.3494 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0363    0.0000 &   0.3494 f
  data arrival time                                                                    0.3494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0154     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3494
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0627


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[93] (net)                           2      12.5863              0.0000     0.1000 f
  U3241/IN6 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3241/Q (AO222X1)                                               0.0754    0.0877     0.1877 f
  mem_resp_li[663] (net)                        1      16.7188              0.0000     0.1877 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.1877 f
  uce_1__uce/mem_resp_i[93] (net)                      16.7188              0.0000     0.1877 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0754   -0.0140 &   0.1737 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1149    0.1150 @   0.2888 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.6038              0.0000     0.2888 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2888 f
  data_mem_pkt_li[559] (net)                           32.6038              0.0000     0.2888 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2888 f
  core/data_mem_pkt_i[560] (net)                       32.6038              0.0000     0.2888 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2888 f
  core/be/data_mem_pkt_i[37] (net)                     32.6038              0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.6038              0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.6038              0.0000     0.2888 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1149   -0.0195 @   0.2693 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0360    0.0784     0.3477 f
  core/be/be_mem/dcache/n2282 (net)             1       2.5561              0.0000     0.3477 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0360    0.0000 &   0.3477 f
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0154     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0624


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      23.5264              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0032    0.0004 @   0.1004 f
  U3224/Q (AO222X1)                                               0.0693    0.0818     0.1822 f
  mem_resp_li[648] (net)                        1      14.8490              0.0000     0.1822 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.1822 f
  uce_1__uce/mem_resp_i[78] (net)                      14.8490              0.0000     0.1822 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0693   -0.0133 &   0.1689 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0678    0.0878     0.2566 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.3663              0.0000     0.2566 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2566 f
  data_mem_pkt_li[544] (net)                           16.3663              0.0000     0.2566 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2566 f
  core/data_mem_pkt_i[545] (net)                       16.3663              0.0000     0.2566 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2566 f
  core/be/data_mem_pkt_i[22] (net)                     16.3663              0.0000     0.2566 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2566 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.3663              0.0000     0.2566 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2566 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.3663              0.0000     0.2566 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0678   -0.0036 &   0.2530 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0358    0.0708     0.3238 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4075              0.0000     0.3238 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0358    0.0000 &   0.3238 f
  data arrival time                                                                    0.3238

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                         0.0184     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3238
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0621


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2      23.8496              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0034    0.0014 @   0.1014 f
  U3207/Q (AO222X1)                                               0.0665    0.0800     0.1813 f
  mem_resp_li[633] (net)                        1      13.8360              0.0000     0.1813 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1813 f
  uce_1__uce/mem_resp_i[63] (net)                      13.8360              0.0000     0.1813 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0665   -0.0100 &   0.1713 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0615    0.0836     0.2550 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      14.2200              0.0000     0.2550 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2550 f
  data_mem_pkt_li[529] (net)                           14.2200              0.0000     0.2550 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2550 f
  core/data_mem_pkt_i[530] (net)                       14.2200              0.0000     0.2550 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2550 f
  core/be/data_mem_pkt_i[7] (net)                      14.2200              0.0000     0.2550 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2550 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               14.2200              0.0000     0.2550 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2550 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        14.2200              0.0000     0.2550 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0615   -0.0009 &   0.2541 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0359    0.0700     0.3241 f
  core/be/be_mem/dcache/n2312 (net)             1       2.5310              0.0000     0.3241 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0359    0.0000 &   0.3241 f
  data arrival time                                                                    0.3241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3677 r
  library hold time                                                         0.0184     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3241
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0621


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      25.8157              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0039    0.0006 @   0.1006 f
  U3209/Q (AO222X1)                                               0.0625    0.0773     0.1779 f
  mem_resp_li[635] (net)                        1      12.3854              0.0000     0.1779 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1779 f
  uce_1__uce/mem_resp_i[65] (net)                      12.3854              0.0000     0.1779 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0625   -0.0053 &   0.1726 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0659    0.0855     0.2581 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      15.7845              0.0000     0.2581 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2581 f
  data_mem_pkt_li[531] (net)                           15.7845              0.0000     0.2581 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2581 f
  core/data_mem_pkt_i[532] (net)                       15.7845              0.0000     0.2581 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2581 f
  core/be/data_mem_pkt_i[9] (net)                      15.7845              0.0000     0.2581 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2581 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               15.7845              0.0000     0.2581 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2581 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        15.7845              0.0000     0.2581 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0659   -0.0066 &   0.2515 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0376    0.0721     0.3236 f
  core/be/be_mem/dcache/n2310 (net)             1       3.0720              0.0000     0.3236 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0376    0.0000 &   0.3236 f
  data arrival time                                                                    0.3236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                         0.0180     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3236
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0619


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2      25.6129              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0037    0.0013 @   0.1013 f
  U3206/Q (AO222X1)                                               0.0626    0.0797     0.1810 f
  mem_resp_li[632] (net)                        1      12.0822              0.0000     0.1810 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1810 f
  uce_1__uce/mem_resp_i[62] (net)                      12.0822              0.0000     0.1810 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0626   -0.0013 &   0.1797 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0559    0.0795     0.2591 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      12.2753              0.0000     0.2591 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2591 f
  data_mem_pkt_li[528] (net)                           12.2753              0.0000     0.2591 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2591 f
  core/data_mem_pkt_i[529] (net)                       12.2753              0.0000     0.2591 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2591 f
  core/be/data_mem_pkt_i[6] (net)                      12.2753              0.0000     0.2591 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2591 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               12.2753              0.0000     0.2591 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2591 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        12.2753              0.0000     0.2591 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0559   -0.0038 &   0.2553 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0358    0.0688     0.3242 f
  core/be/be_mem/dcache/n2313 (net)             1       2.5476              0.0000     0.3242 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0358    0.0000 &   0.3242 f
  data arrival time                                                                    0.3242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3242
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0618


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      21.5834              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3222/Q (AO222X1)                                               0.0668    0.0800     0.1804 f
  mem_resp_li[646] (net)                        1      13.9203              0.0000     0.1804 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1804 f
  uce_1__uce/mem_resp_i[76] (net)                      13.9203              0.0000     0.1804 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0668   -0.0115 &   0.1689 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0718    0.0896     0.2585 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      17.7679              0.0000     0.2585 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2585 f
  data_mem_pkt_li[542] (net)                           17.7679              0.0000     0.2585 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2585 f
  core/data_mem_pkt_i[543] (net)                       17.7679              0.0000     0.2585 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2585 f
  core/be/data_mem_pkt_i[20] (net)                     17.7679              0.0000     0.2585 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2585 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              17.7679              0.0000     0.2585 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2585 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       17.7679              0.0000     0.2585 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0718   -0.0066 &   0.2518 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0375    0.0726     0.3244 f
  core/be/be_mem/dcache/n2299 (net)             1       2.8972              0.0000     0.3244 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0375    0.0000 &   0.3244 f
  data arrival time                                                                    0.3244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0180     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3244
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U250/IN1 (AND2X1)                                0.1318   -0.0035 &   0.2613 f
  core/be/be_mem/U250/Q (AND2X1)                                  0.0275    0.0673     0.3285 f
  core/be/be_mem/n44 (net)                      1       2.5759              0.0000     0.3285 f
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0275    0.0000 &   0.3285 f
  data arrival time                                                                    0.3285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3744 r
  library hold time                                                         0.0154     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.3285
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0613


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      21.3404              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0024    0.0006 @   0.1006 f
  U3215/Q (AO222X1)                                               0.0619    0.0766     0.1772 f
  mem_resp_li[640] (net)                        1      12.1793              0.0000     0.1772 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.1772 f
  uce_1__uce/mem_resp_i[70] (net)                      12.1793              0.0000     0.1772 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0619   -0.0031 &   0.1740 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0623    0.0833     0.2573 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      14.5371              0.0000     0.2573 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2573 f
  data_mem_pkt_li[536] (net)                           14.5371              0.0000     0.2573 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2573 f
  core/data_mem_pkt_i[537] (net)                       14.5371              0.0000     0.2573 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2573 f
  core/be/data_mem_pkt_i[14] (net)                     14.5371              0.0000     0.2573 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2573 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              14.5371              0.0000     0.2573 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2573 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       14.5371              0.0000     0.2573 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0623   -0.0010 &   0.2562 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0346    0.0691     0.3254 f
  core/be/be_mem/dcache/n2305 (net)             1       2.1003              0.0000     0.3254 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0346    0.0000 &   0.3254 f
  data arrival time                                                                    0.3254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0187     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3254
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0609


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      25.0411              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0033    0.0002 @   0.1002 f
  U3202/Q (AO222X1)                                               0.0694    0.0819     0.1821 f
  mem_resp_li[628] (net)                        1      14.8668              0.0000     0.1821 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1821 f
  uce_1__uce/mem_resp_i[58] (net)                      14.8668              0.0000     0.1821 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0694   -0.0084 &   0.1737 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0595    0.0829     0.2566 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      13.4713              0.0000     0.2566 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2566 f
  data_mem_pkt_li[524] (net)                           13.4713              0.0000     0.2566 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2566 f
  core/data_mem_pkt_i[525] (net)                       13.4713              0.0000     0.2566 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2566 f
  core/be/data_mem_pkt_i[2] (net)                      13.4713              0.0000     0.2566 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2566 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               13.4713              0.0000     0.2566 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2566 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        13.4713              0.0000     0.2566 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0595   -0.0028 &   0.2538 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0376    0.0710     0.3248 f
  core/be/be_mem/dcache/n2317 (net)             1       3.1678              0.0000     0.3248 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0376    0.0000 &   0.3249 f
  data arrival time                                                                    0.3249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0180     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.3249
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0608


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      18.8416              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0021    0.0002 @   0.1002 f
  U3219/Q (AO222X1)                                               0.0795    0.0881     0.1883 f
  mem_resp_li[643] (net)                        1      18.5728              0.0000     0.1883 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1883 f
  uce_1__uce/mem_resp_i[73] (net)                      18.5728              0.0000     0.1883 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0795   -0.0229 &   0.1654 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0693    0.0902     0.2556 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      16.7242              0.0000     0.2556 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2556 f
  data_mem_pkt_li[539] (net)                           16.7242              0.0000     0.2556 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2556 f
  core/data_mem_pkt_i[540] (net)                       16.7242              0.0000     0.2556 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2556 f
  core/be/data_mem_pkt_i[17] (net)                     16.7242              0.0000     0.2556 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2556 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              16.7242              0.0000     0.2556 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2556 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       16.7242              0.0000     0.2556 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0693   -0.0011 &   0.2545 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0353    0.0706     0.3251 f
  core/be/be_mem/dcache/n2302 (net)             1       2.2041              0.0000     0.3251 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0353    0.0000 &   0.3251 f
  data arrival time                                                                    0.3251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                         0.0186     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3251
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0607


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      21.9797              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0028    0.0007 @   0.1007 f
  U3203/Q (AO222X1)                                               0.0664    0.0797     0.1804 f
  mem_resp_li[629] (net)                        1      13.7811              0.0000     0.1804 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.1804 f
  uce_1__uce/mem_resp_i[59] (net)                      13.7811              0.0000     0.1804 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0664   -0.0023 &   0.1781 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0562    0.0804     0.2585 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      12.3539              0.0000     0.2585 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2585 f
  data_mem_pkt_li[525] (net)                           12.3539              0.0000     0.2585 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2585 f
  core/data_mem_pkt_i[526] (net)                       12.3539              0.0000     0.2585 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2585 f
  core/be/data_mem_pkt_i[3] (net)                      12.3539              0.0000     0.2585 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2585 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               12.3539              0.0000     0.2585 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2585 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        12.3539              0.0000     0.2585 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0562   -0.0013 &   0.2572 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0689     0.3262 f
  core/be/be_mem/dcache/n2316 (net)             1       2.5608              0.0000     0.3262 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.3262 f
  data arrival time                                                                    0.3262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3262
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0598


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U36/QN (NOR2X0)                                  0.0825    0.0754     0.2398 f
  core/be/be_mem/n52 (net)                      2       8.6291              0.0000     0.2398 f
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.0825   -0.0025 &   0.2373 f
  core/be/be_mem/U246/QN (NAND3X0)                                0.0662    0.0456     0.2829 r
  core/be/be_mem/n43 (net)                      1       3.3404              0.0000     0.2829 r
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.0662   -0.0024 &   0.2805 r
  core/be/be_mem/U247/QN (NOR2X0)                                 0.0414    0.0470     0.3275 f
  core/be/be_mem/n48 (net)                      1       3.7639              0.0000     0.3275 f
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.0414   -0.0019 &   0.3256 f
  data arrival time                                                                    0.3256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3733 r
  library hold time                                                         0.0121     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.3256
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0598


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      21.5599              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0024    0.0006 @   0.1006 f
  U3210/Q (AO222X1)                                               0.0633    0.0775     0.1782 f
  mem_resp_li[636] (net)                        1      12.6771              0.0000     0.1782 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1782 f
  uce_1__uce/mem_resp_i[66] (net)                      12.6771              0.0000     0.1782 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0633   -0.0013 &   0.1769 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0585    0.0813     0.2581 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.2075              0.0000     0.2581 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2581 f
  data_mem_pkt_li[532] (net)                           13.2075              0.0000     0.2581 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2581 f
  core/data_mem_pkt_i[533] (net)                       13.2075              0.0000     0.2581 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2581 f
  core/be/data_mem_pkt_i[10] (net)                     13.2075              0.0000     0.2581 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2581 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.2075              0.0000     0.2581 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2581 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.2075              0.0000     0.2581 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0585   -0.0006 &   0.2575 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0354    0.0690     0.3266 f
  core/be/be_mem/dcache/n2309 (net)             1       2.3997              0.0000     0.3266 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0354    0.0000 &   0.3266 f
  data arrival time                                                                    0.3266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0185     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3266
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0595


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2      16.0594              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0015    0.0004 @   0.1004 f
  U3271/Q (AO222X1)                                               0.0858    0.0919     0.1923 f
  mem_resp_li[691] (net)                        1      20.8779              0.0000     0.1923 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1923 f
  uce_1__uce/mem_resp_i[121] (net)                     20.8779              0.0000     0.1923 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0858   -0.0173 &   0.1750 f
  uce_1__uce/U170/Q (AND2X1)                                      0.1346    0.1244 @   0.2993 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      37.4553              0.0000     0.2993 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2993 f
  data_mem_pkt_li[587] (net)                           37.4553              0.0000     0.2993 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2993 f
  core/data_mem_pkt_i[588] (net)                       37.4553              0.0000     0.2993 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2993 f
  core/be/data_mem_pkt_i[65] (net)                     37.4553              0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              37.4553              0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       37.4553              0.0000     0.2993 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1346   -0.0278 @   0.2715 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0364    0.0815     0.3530 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7066              0.0000     0.3530 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0364    0.0000 &   0.3530 f
  data arrival time                                                                    0.3530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0153     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3530
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0591


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2      10.0139              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3265/Q (AO222X1)                                               0.0765    0.0858     0.1860 f
  mem_resp_li[685] (net)                        1      17.4607              0.0000     0.1860 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.1860 f
  uce_1__uce/mem_resp_i[115] (net)                     17.4607              0.0000     0.1860 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0765   -0.0060 &   0.1799 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1251    0.1207 @   0.3007 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      36.0595              0.0000     0.3007 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3007 f
  data_mem_pkt_li[581] (net)                           36.0595              0.0000     0.3007 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3007 f
  core/data_mem_pkt_i[582] (net)                       36.0595              0.0000     0.3007 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3007 f
  core/be/data_mem_pkt_i[59] (net)                     36.0595              0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              36.0595              0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       36.0595              0.0000     0.3007 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1252   -0.0265 @   0.2742 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0353    0.0795     0.3537 f
  core/be/be_mem/dcache/n2260 (net)             1       2.3148              0.0000     0.3537 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0353    0.0000 &   0.3537 f
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0156     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0588


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[102] (net)                          2      21.5056              0.0000     0.1000 f
  U3251/IN6 (AO222X1)                                             0.0024    0.0007 @   0.1007 f
  U3251/Q (AO222X1)                                               0.0759    0.0883     0.1891 f
  mem_resp_li[672] (net)                        1      16.9147              0.0000     0.1891 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1891 f
  uce_1__uce/mem_resp_i[102] (net)                     16.9147              0.0000     0.1891 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0759   -0.0157 &   0.1734 f
  uce_1__uce/U149/Q (AND2X1)                                      0.1115    0.1133 @   0.2867 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      31.4525              0.0000     0.2867 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2867 f
  data_mem_pkt_li[568] (net)                           31.4525              0.0000     0.2867 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2867 f
  core/data_mem_pkt_i[569] (net)                       31.4525              0.0000     0.2867 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2867 f
  core/be/data_mem_pkt_i[46] (net)                     31.4525              0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              31.4525              0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       31.4525              0.0000     0.2867 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1115   -0.0135 @   0.2732 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0375    0.0792     0.3523 f
  core/be/be_mem/dcache/n2273 (net)             1       3.1043              0.0000     0.3523 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0375    0.0000 &   0.3524 f
  data arrival time                                                                    0.3524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0151     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.3524
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0584


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2       7.4714              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 f
  U3266/Q (AO222X1)                                               0.0831    0.0900     0.1900 f
  mem_resp_li[686] (net)                        1      19.8836              0.0000     0.1900 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1900 f
  uce_1__uce/mem_resp_i[116] (net)                     19.8836              0.0000     0.1900 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0831   -0.0111 &   0.1789 f
  uce_1__uce/U164/Q (AND2X1)                                      0.1175    0.1178 @   0.2967 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      33.4366              0.0000     0.2967 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2967 f
  data_mem_pkt_li[582] (net)                           33.4366              0.0000     0.2967 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2967 f
  core/data_mem_pkt_i[583] (net)                       33.4366              0.0000     0.2967 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2967 f
  core/be/data_mem_pkt_i[60] (net)                     33.4366              0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2967 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              33.4366              0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2967 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       33.4366              0.0000     0.2967 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1176   -0.0330 @   0.2636 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0376    0.0803     0.3439 f
  core/be/be_mem/dcache/n2259 (net)             1       3.1690              0.0000     0.3439 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0376    0.0000 &   0.3440 f
  data arrival time                                                                    0.3440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3861     0.3861
  clock reconvergence pessimism                                             0.0000     0.3861
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3861 r
  library hold time                                                         0.0156     0.4017
  data required time                                                                   0.4017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4017
  data arrival time                                                                   -0.3440
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0577


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      21.7852              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0026    0.0009 @   0.1009 f
  U3208/Q (AO222X1)                                               0.0703    0.0848     0.1857 f
  mem_resp_li[634] (net)                        1      14.8503              0.0000     0.1857 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.1857 f
  uce_1__uce/mem_resp_i[64] (net)                      14.8503              0.0000     0.1857 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0703   -0.0084 &   0.1773 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0556    0.0806     0.2579 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      12.0536              0.0000     0.2579 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2579 f
  data_mem_pkt_li[530] (net)                           12.0536              0.0000     0.2579 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2579 f
  core/data_mem_pkt_i[531] (net)                       12.0536              0.0000     0.2579 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2579 f
  core/be/data_mem_pkt_i[8] (net)                      12.0536              0.0000     0.2579 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2579 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               12.0536              0.0000     0.2579 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2579 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        12.0536              0.0000     0.2579 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0556    0.0002 &   0.2581 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0372    0.0699     0.3280 f
  core/be/be_mem/dcache/n2311 (net)             1       3.0508              0.0000     0.3280 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0372    0.0000 &   0.3281 f
  data arrival time                                                                    0.3281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                         0.0181     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3281
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0575


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      20.4076              0.0000     0.1000 f
  U3211/IN5 (AO222X1)                                             0.0025    0.0008 @   0.1008 f
  U3211/Q (AO222X1)                                               0.0643    0.0782     0.1790 f
  mem_resp_li[637] (net)                        1      13.0243              0.0000     0.1790 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.1790 f
  uce_1__uce/mem_resp_i[67] (net)                      13.0243              0.0000     0.1790 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.0643    0.0006 &   0.1796 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0596    0.0821     0.2617 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      13.5604              0.0000     0.2617 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2617 f
  data_mem_pkt_li[533] (net)                           13.5604              0.0000     0.2617 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2617 f
  core/data_mem_pkt_i[534] (net)                       13.5604              0.0000     0.2617 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2617 f
  core/be/data_mem_pkt_i[11] (net)                     13.5604              0.0000     0.2617 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2617 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              13.5604              0.0000     0.2617 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2617 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       13.5604              0.0000     0.2617 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0596   -0.0017 &   0.2600 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0351    0.0690     0.3290 f
  core/be/be_mem/dcache/n2308 (net)             1       2.2707              0.0000     0.3290 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0351    0.0000 &   0.3290 f
  data arrival time                                                                    0.3290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0186     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3290
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0572


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[107] (net)                          2      14.0788              0.0000     0.1000 f
  U3256/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3256/Q (AO222X1)                                               0.1016    0.1042     0.2045 f
  mem_resp_li[677] (net)                        1      26.3478              0.0000     0.2045 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2045 f
  uce_1__uce/mem_resp_i[107] (net)                     26.3478              0.0000     0.2045 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1016   -0.0280 &   0.1765 f
  uce_1__uce/U155/Q (AND2X1)                                      0.1275    0.1262 @   0.3028 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      36.6759              0.0000     0.3028 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3028 f
  data_mem_pkt_li[573] (net)                           36.6759              0.0000     0.3028 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3028 f
  core/data_mem_pkt_i[574] (net)                       36.6759              0.0000     0.3028 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3028 f
  core/be/data_mem_pkt_i[51] (net)                     36.6759              0.0000     0.3028 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3028 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              36.6759              0.0000     0.3028 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3028 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       36.6759              0.0000     0.3028 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1276   -0.0273 @   0.2755 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0372    0.0815     0.3570 f
  core/be/be_mem/dcache/n2268 (net)             1       3.0141              0.0000     0.3570 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0372   -0.0007 &   0.3563 f
  data arrival time                                                                    0.3563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0151     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3563
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0558


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      19.4352              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0022    0.0007 @   0.1007 f
  U3220/Q (AO222X1)                                               0.0683    0.0833     0.1841 f
  mem_resp_li[644] (net)                        1      14.1389              0.0000     0.1841 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.1841 f
  uce_1__uce/mem_resp_i[74] (net)                      14.1389              0.0000     0.1841 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.0683   -0.0068 &   0.1772 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0622    0.0843     0.2615 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      14.4266              0.0000     0.2615 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2615 f
  data_mem_pkt_li[540] (net)                           14.4266              0.0000     0.2615 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2615 f
  core/data_mem_pkt_i[541] (net)                       14.4266              0.0000     0.2615 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2615 f
  core/be/data_mem_pkt_i[18] (net)                     14.4266              0.0000     0.2615 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2615 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              14.4266              0.0000     0.2615 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2615 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       14.4266              0.0000     0.2615 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0622   -0.0032 &   0.2584 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0377    0.0716     0.3300 f
  core/be/be_mem/dcache/n2301 (net)             1       3.1614              0.0000     0.3300 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0377    0.0000 &   0.3300 f
  data arrival time                                                                    0.3300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                         0.0180     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0555


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2      13.5275              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.0009   -0.0001 @   0.0999 f
  U3260/Q (AO222X1)                                               0.0898    0.0943     0.1942 f
  mem_resp_li[680] (net)                        1      22.3325              0.0000     0.1942 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1942 f
  uce_1__uce/mem_resp_i[110] (net)                     22.3325              0.0000     0.1942 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0898   -0.0130 &   0.1812 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1229    0.1218 @   0.3030 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      35.2209              0.0000     0.3030 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3030 f
  data_mem_pkt_li[576] (net)                           35.2209              0.0000     0.3030 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3030 f
  core/data_mem_pkt_i[577] (net)                       35.2209              0.0000     0.3030 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3030 f
  core/be/data_mem_pkt_i[54] (net)                     35.2209              0.0000     0.3030 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3030 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              35.2209              0.0000     0.3030 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3030 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       35.2209              0.0000     0.3030 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1229   -0.0268 @   0.2762 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0363    0.0799     0.3561 f
  core/be/be_mem/dcache/n2265 (net)             1       2.6558              0.0000     0.3561 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0363    0.0000 &   0.3561 f
  data arrival time                                                                    0.3561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3960     0.3960
  clock reconvergence pessimism                                             0.0000     0.3960
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3960 r
  library hold time                                                         0.0154     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.3561
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0552


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2       9.7736              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3247/Q (AO222X1)                                               0.0970    0.0988     0.1987 f
  mem_resp_li[668] (net)                        1      24.9483              0.0000     0.1987 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1987 f
  uce_1__uce/mem_resp_i[98] (net)                      24.9483              0.0000     0.1987 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0970   -0.0181 &   0.1806 f
  uce_1__uce/U145/Q (AND2X1)                                      0.1082    0.1148     0.2954 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      29.8514              0.0000     0.2954 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2954 f
  data_mem_pkt_li[564] (net)                           29.8514              0.0000     0.2954 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2954 f
  core/data_mem_pkt_i[565] (net)                       29.8514              0.0000     0.2954 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2954 f
  core/be/data_mem_pkt_i[42] (net)                     29.8514              0.0000     0.2954 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2954 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              29.8514              0.0000     0.2954 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2954 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       29.8514              0.0000     0.2954 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1082   -0.0188 &   0.2766 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0369    0.0782     0.3548 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9088              0.0000     0.3548 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0369    0.0000 &   0.3548 f
  data arrival time                                                                    0.3548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0152     0.4099
  data required time                                                                   0.4099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4099
  data arrival time                                                                   -0.3548
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0551


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2      23.7922              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.0033    0.0011 @   0.1011 f
  U3235/Q (AO222X1)                                               0.0573    0.0736     0.1747 f
  mem_resp_li[657] (net)                        1      10.5136              0.0000     0.1747 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.1747 f
  uce_1__uce/mem_resp_i[87] (net)                      10.5136              0.0000     0.1747 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0573   -0.0020 &   0.1727 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0711    0.0873     0.2601 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      17.6304              0.0000     0.2601 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2601 f
  data_mem_pkt_li[553] (net)                           17.6304              0.0000     0.2601 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2601 f
  core/data_mem_pkt_i[554] (net)                       17.6304              0.0000     0.2601 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2601 f
  core/be/data_mem_pkt_i[31] (net)                     17.6304              0.0000     0.2601 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2601 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              17.6304              0.0000     0.2601 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2601 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       17.6304              0.0000     0.2601 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0711   -0.0004 &   0.2597 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0363    0.0716     0.3312 f
  core/be/be_mem/dcache/n2288 (net)             1       2.5032              0.0000     0.3312 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0363    0.0000 &   0.3312 f
  data arrival time                                                                    0.3312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0183     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3312
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0550


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      19.7005              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0023    0.0001 @   0.1001 f
  U3213/Q (AO222X1)                                               0.0629    0.0796     0.1797 f
  mem_resp_li[638] (net)                        1      12.1771              0.0000     0.1797 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1797 f
  uce_1__uce/mem_resp_i[68] (net)                      12.1771              0.0000     0.1797 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0629   -0.0011 &   0.1786 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0671    0.0862     0.2649 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      16.1959              0.0000     0.2649 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2649 f
  data_mem_pkt_li[534] (net)                           16.1959              0.0000     0.2649 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2649 f
  core/data_mem_pkt_i[535] (net)                       16.1959              0.0000     0.2649 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2649 f
  core/be/data_mem_pkt_i[12] (net)                     16.1959              0.0000     0.2649 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2649 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              16.1959              0.0000     0.2649 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2649 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       16.1959              0.0000     0.2649 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0671   -0.0045 &   0.2603 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0368    0.0715     0.3319 f
  core/be/be_mem/dcache/n2307 (net)             1       2.7655              0.0000     0.3319 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0368   -0.0007 &   0.3312 f
  data arrival time                                                                    0.3312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0182     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3312
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0546


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      18.9704              0.0000     0.1000 f
  U3238/IN5 (AO222X1)                                             0.0021    0.0004 @   0.1004 f
  U3238/Q (AO222X1)                                               0.0844    0.0911     0.1916 f
  mem_resp_li[660] (net)                        1      20.3361              0.0000     0.1916 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.1916 f
  uce_1__uce/mem_resp_i[90] (net)                      20.3361              0.0000     0.1916 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0844   -0.0158 &   0.1758 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0665    0.0893     0.2652 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      15.6831              0.0000     0.2652 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2652 f
  data_mem_pkt_li[556] (net)                           15.6831              0.0000     0.2652 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2652 f
  core/data_mem_pkt_i[557] (net)                       15.6831              0.0000     0.2652 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2652 f
  core/be/data_mem_pkt_i[34] (net)                     15.6831              0.0000     0.2652 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2652 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              15.6831              0.0000     0.2652 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2652 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       15.6831              0.0000     0.2652 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0665   -0.0048 &   0.2604 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0376    0.0722     0.3325 f
  core/be/be_mem/dcache/n2285 (net)             1       3.0750              0.0000     0.3325 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0376    0.0000 &   0.3326 f
  data arrival time                                                                    0.3326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0180     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3326
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0536


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      21.5602              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0027    0.0003 @   0.1003 f
  U3205/Q (AO222X1)                                               0.0672    0.0803     0.1805 f
  mem_resp_li[631] (net)                        1      14.0804              0.0000     0.1805 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1805 f
  uce_1__uce/mem_resp_i[61] (net)                      14.0804              0.0000     0.1805 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0672   -0.0022 &   0.1783 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0640    0.0852     0.2636 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      15.0716              0.0000     0.2636 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2636 f
  data_mem_pkt_li[527] (net)                           15.0716              0.0000     0.2636 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2636 f
  core/data_mem_pkt_i[528] (net)                       15.0716              0.0000     0.2636 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2636 f
  core/be/data_mem_pkt_i[5] (net)                      15.0716              0.0000     0.2636 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2636 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               15.0716              0.0000     0.2636 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2636 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        15.0716              0.0000     0.2636 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0640   -0.0013 &   0.2623 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0358    0.0704     0.3327 f
  core/be/be_mem/dcache/n2314 (net)             1       2.4953              0.0000     0.3327 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0358    0.0000 &   0.3327 f
  data arrival time                                                                    0.3327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3327
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0533


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      20.7980              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0023    0.0004 @   0.1004 f
  U3227/Q (AO222X1)                                               0.0632    0.0799     0.1803 f
  mem_resp_li[651] (net)                        1      12.3123              0.0000     0.1803 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.1803 f
  uce_1__uce/mem_resp_i[81] (net)                      12.3123              0.0000     0.1803 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.0632   -0.0038 &   0.1765 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0754    0.0910     0.2675 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      19.0512              0.0000     0.2675 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2675 f
  data_mem_pkt_li[547] (net)                           19.0512              0.0000     0.2675 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2675 f
  core/data_mem_pkt_i[548] (net)                       19.0512              0.0000     0.2675 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2675 f
  core/be/data_mem_pkt_i[25] (net)                     19.0512              0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              19.0512              0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       19.0512              0.0000     0.2675 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0754   -0.0070 &   0.2605 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0366    0.0722     0.3328 f
  core/be/be_mem/dcache/n2294 (net)             1       2.5165              0.0000     0.3328 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0366    0.0000 &   0.3328 f
  data arrival time                                                                    0.3328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                             0.0000     0.3678
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3678 r
  library hold time                                                         0.0182     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0533


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2      16.2204              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3250/Q (AO222X1)                                               0.0783    0.0872     0.1874 f
  mem_resp_li[671] (net)                        1      18.1076              0.0000     0.1874 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1874 f
  uce_1__uce/mem_resp_i[101] (net)                     18.1076              0.0000     0.1874 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0783   -0.0061 &   0.1813 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1134    0.1147 @   0.2960 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.0855              0.0000     0.2960 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2960 f
  data_mem_pkt_li[567] (net)                           32.0855              0.0000     0.2960 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2960 f
  core/data_mem_pkt_i[568] (net)                       32.0855              0.0000     0.2960 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2960 f
  core/be/data_mem_pkt_i[45] (net)                     32.0855              0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.0855              0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.0855              0.0000     0.2960 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1135   -0.0176 @   0.2784 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0371    0.0792     0.3576 f
  core/be/be_mem/dcache/n2274 (net)             1       2.9829              0.0000     0.3576 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0371    0.0000 &   0.3576 f
  data arrival time                                                                    0.3576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0152     0.4109
  data required time                                                                   0.4109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4109
  data arrival time                                                                   -0.3576
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0532


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      22.7142              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0034    0.0013 @   0.1013 f
  U3204/Q (AO222X1)                                               0.0665    0.0824     0.1837 f
  mem_resp_li[630] (net)                        1      13.4902              0.0000     0.1837 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1837 f
  uce_1__uce/mem_resp_i[60] (net)                      13.4902              0.0000     0.1837 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0665   -0.0112 &   0.1725 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0739    0.0908     0.2632 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      18.4990              0.0000     0.2632 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2632 f
  data_mem_pkt_li[526] (net)                           18.4990              0.0000     0.2632 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2632 f
  core/data_mem_pkt_i[527] (net)                       18.4990              0.0000     0.2632 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2632 f
  core/be/data_mem_pkt_i[4] (net)                      18.4990              0.0000     0.2632 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2632 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               18.4990              0.0000     0.2632 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2632 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        18.4990              0.0000     0.2632 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0739   -0.0039 &   0.2593 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0380    0.0732     0.3326 f
  core/be/be_mem/dcache/n2315 (net)             1       3.0467              0.0000     0.3326 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0380    0.0000 &   0.3326 f
  data arrival time                                                                    0.3326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3675 r
  library hold time                                                         0.0179     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3326
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0529


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2       8.4802              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3258/Q (AO222X1)                                               0.0996    0.1004     0.2005 f
  mem_resp_li[678] (net)                        1      25.9079              0.0000     0.2005 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2005 f
  uce_1__uce/mem_resp_i[108] (net)                     25.9079              0.0000     0.2005 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0996   -0.0192 &   0.1813 f
  uce_1__uce/U156/Q (AND2X1)                                      0.0996    0.1106     0.2919 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      26.9331              0.0000     0.2919 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2919 f
  data_mem_pkt_li[574] (net)                           26.9331              0.0000     0.2919 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2919 f
  core/data_mem_pkt_i[575] (net)                       26.9331              0.0000     0.2919 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2919 f
  core/be/data_mem_pkt_i[52] (net)                     26.9331              0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              26.9331              0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       26.9331              0.0000     0.2919 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.0996   -0.0104 &   0.2815 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0763     0.3577 f
  core/be/be_mem/dcache/n2267 (net)             1       2.6383              0.0000     0.3577 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3578 f
  data arrival time                                                                    0.3578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0154     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.3578
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0524


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[119] (net)                          2      13.7183              0.0000     0.1000 f
  U3269/IN5 (AO222X1)                                             0.0010    0.0004 @   0.1004 f
  U3269/Q (AO222X1)                                               0.0905    0.0948     0.1951 f
  mem_resp_li[689] (net)                        1      22.5836              0.0000     0.1951 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1951 f
  uce_1__uce/mem_resp_i[119] (net)                     22.5836              0.0000     0.1951 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0905   -0.0166 &   0.1786 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1242    0.1227 @   0.3013 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      35.7455              0.0000     0.3013 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3013 f
  data_mem_pkt_li[585] (net)                           35.7455              0.0000     0.3013 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3013 f
  core/data_mem_pkt_i[586] (net)                       35.7455              0.0000     0.3013 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3013 f
  core/be/data_mem_pkt_i[63] (net)                     35.7455              0.0000     0.3013 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3013 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              35.7455              0.0000     0.3013 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3013 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       35.7455              0.0000     0.3013 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1243   -0.0226 @   0.2788 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0374    0.0811     0.3599 f
  core/be/be_mem/dcache/n2256 (net)             1       3.0778              0.0000     0.3599 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0374    0.0000 &   0.3599 f
  data arrival time                                                                    0.3599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0151     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0521


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[113] (net)                          2      15.8628              0.0000     0.1000 f
  U3263/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3263/Q (AO222X1)                                               0.0949    0.0976     0.1979 f
  mem_resp_li[683] (net)                        1      24.1791              0.0000     0.1979 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1979 f
  uce_1__uce/mem_resp_i[113] (net)                     24.1791              0.0000     0.1979 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0949   -0.0196 &   0.1783 f
  uce_1__uce/U161/Q (AND2X1)                                      0.1263    0.1244 @   0.3027 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      36.2826              0.0000     0.3027 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3027 f
  data_mem_pkt_li[579] (net)                           36.2826              0.0000     0.3027 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3027 f
  core/data_mem_pkt_i[580] (net)                       36.2826              0.0000     0.3027 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3027 f
  core/be/data_mem_pkt_i[57] (net)                     36.2826              0.0000     0.3027 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3027 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              36.2826              0.0000     0.3027 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3027 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       36.2826              0.0000     0.3027 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1263   -0.0259 @   0.2768 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0371    0.0812     0.3580 f
  core/be/be_mem/dcache/n2262 (net)             1       2.9749              0.0000     0.3580 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0371    0.0000 &   0.3581 f
  data arrival time                                                                    0.3581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0151     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3581
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0519


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2      15.5108              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3242/Q (AO222X1)                                               0.0708    0.0824     0.1829 f
  mem_resp_li[664] (net)                        1      15.3751              0.0000     0.1829 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1829 f
  uce_1__uce/mem_resp_i[94] (net)                      15.3751              0.0000     0.1829 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0708   -0.0100 &   0.1729 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0795    0.0946     0.2675 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.3790              0.0000     0.2675 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2675 f
  data_mem_pkt_li[560] (net)                           20.3790              0.0000     0.2675 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2675 f
  core/data_mem_pkt_i[561] (net)                       20.3790              0.0000     0.2675 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2675 f
  core/be/data_mem_pkt_i[38] (net)                     20.3790              0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2675 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.3790              0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2675 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.3790              0.0000     0.2675 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0795   -0.0057 &   0.2618 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0368    0.0728     0.3347 f
  core/be/be_mem/dcache/n2281 (net)             1       2.5054              0.0000     0.3347 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0368    0.0000 &   0.3347 f
  data arrival time                                                                    0.3347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                         0.0182     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.3347
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0517


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2      23.4096              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0031    0.0009 @   0.1009 f
  U3233/Q (AO222X1)                                               0.0540    0.0714     0.1722 f
  mem_resp_li[656] (net)                        1       9.3350              0.0000     0.1722 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1722 f
  uce_1__uce/mem_resp_i[86] (net)                       9.3350              0.0000     0.1722 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0540    0.0003 &   0.1725 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0771    0.0899     0.2625 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.6900              0.0000     0.2625 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2625 f
  data_mem_pkt_li[552] (net)                           19.6900              0.0000     0.2625 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2625 f
  core/data_mem_pkt_i[553] (net)                       19.6900              0.0000     0.2625 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2625 f
  core/be/data_mem_pkt_i[30] (net)                     19.6900              0.0000     0.2625 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2625 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.6900              0.0000     0.2625 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2625 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.6900              0.0000     0.2625 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0771   -0.0030 &   0.2595 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0393    0.0746     0.3341 f
  core/be/be_mem/dcache/n2289 (net)             1       3.4170              0.0000     0.3341 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0393    0.0000 &   0.3341 f
  data arrival time                                                                    0.3341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                         0.0176     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3341
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0517


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2      12.6860              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3264/Q (AO222X1)                                               0.0947    0.0974     0.1977 f
  mem_resp_li[684] (net)                        1      24.1190              0.0000     0.1977 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.1977 f
  uce_1__uce/mem_resp_i[114] (net)                     24.1190              0.0000     0.1977 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0947   -0.0225 &   0.1753 f
  uce_1__uce/U162/Q (AND2X1)                                      0.1216    0.1218 @   0.2971 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      34.7147              0.0000     0.2971 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2971 f
  data_mem_pkt_li[580] (net)                           34.7147              0.0000     0.2971 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2971 f
  core/data_mem_pkt_i[581] (net)                       34.7147              0.0000     0.2971 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2971 f
  core/be/data_mem_pkt_i[58] (net)                     34.7147              0.0000     0.2971 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2971 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              34.7147              0.0000     0.2971 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2971 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       34.7147              0.0000     0.2971 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1216   -0.0183 @   0.2788 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0395    0.0825     0.3613 f
  core/be/be_mem/dcache/n2261 (net)             1       3.8452              0.0000     0.3613 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0395    0.0000 &   0.3613 f
  data arrival time                                                                    0.3613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0146     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.3613
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0501


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[112] (net)                          2      13.4623              0.0000     0.1000 f
  U3262/IN6 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3262/Q (AO222X1)                                               0.0992    0.1028     0.2029 f
  mem_resp_li[682] (net)                        1      25.4786              0.0000     0.2029 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2029 f
  uce_1__uce/mem_resp_i[112] (net)                     25.4786              0.0000     0.2029 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0992   -0.0234 &   0.1795 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1175    0.1204 @   0.2999 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      33.2751              0.0000     0.2999 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2999 f
  data_mem_pkt_li[578] (net)                           33.2751              0.0000     0.2999 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2999 f
  core/data_mem_pkt_i[579] (net)                       33.2751              0.0000     0.2999 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2999 f
  core/be/data_mem_pkt_i[56] (net)                     33.2751              0.0000     0.2999 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2999 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              33.2751              0.0000     0.2999 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2999 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       33.2751              0.0000     0.2999 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1176   -0.0156 @   0.2843 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0358    0.0787     0.3630 f
  core/be/be_mem/dcache/n2263 (net)             1       2.5073              0.0000     0.3630 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0358    0.0000 &   0.3630 f
  data arrival time                                                                    0.3630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0155     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.3630
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0494


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[99] (net)                           2      17.3290              0.0000     0.1000 f
  U3248/IN5 (AO222X1)                                             0.0016    0.0004 @   0.1004 f
  U3248/Q (AO222X1)                                               0.0716    0.0830     0.1834 f
  mem_resp_li[669] (net)                        1      15.6865              0.0000     0.1834 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.1834 f
  uce_1__uce/mem_resp_i[99] (net)                      15.6865              0.0000     0.1834 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0716   -0.0032 &   0.1802 f
  uce_1__uce/U146/Q (AND2X1)                                      0.1167    0.1154 @   0.2955 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      33.2481              0.0000     0.2955 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.2955 f
  data_mem_pkt_li[565] (net)                           33.2481              0.0000     0.2955 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.2955 f
  core/data_mem_pkt_i[566] (net)                       33.2481              0.0000     0.2955 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.2955 f
  core/be/data_mem_pkt_i[43] (net)                     33.2481              0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              33.2481              0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       33.2481              0.0000     0.2955 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1167   -0.0172 @   0.2784 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0401    0.0823     0.3607 f
  core/be/be_mem/dcache/n2276 (net)             1       4.0906              0.0000     0.3607 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0401    0.0001 &   0.3608 f
  data arrival time                                                                    0.3608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0144     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.3608
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0494


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2       9.9925              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3229/Q (AO222X1)                                               0.0763    0.0857     0.1859 f
  mem_resp_li[653] (net)                        1      17.3908              0.0000     0.1859 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1859 f
  uce_1__uce/mem_resp_i[83] (net)                      17.3908              0.0000     0.1859 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0763    0.0011 &   0.1870 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0738    0.0923     0.2793 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      18.3464              0.0000     0.2793 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2793 f
  data_mem_pkt_li[549] (net)                           18.3464              0.0000     0.2793 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2793 f
  core/data_mem_pkt_i[550] (net)                       18.3464              0.0000     0.2793 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2793 f
  core/be/data_mem_pkt_i[27] (net)                     18.3464              0.0000     0.2793 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2793 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              18.3464              0.0000     0.2793 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2793 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       18.3464              0.0000     0.2793 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0738   -0.0133 &   0.2660 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0361    0.0717     0.3377 f
  core/be/be_mem/dcache/n2292 (net)             1       2.3811              0.0000     0.3377 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0361    0.0000 &   0.3377 f
  data arrival time                                                                    0.3377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0184     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3377
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0486


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2       8.8590              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3239/Q (AO222X1)                                               0.0778    0.0866     0.1868 f
  mem_resp_li[661] (net)                        1      17.9279              0.0000     0.1868 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1868 f
  uce_1__uce/mem_resp_i[91] (net)                      17.9279              0.0000     0.1868 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0778   -0.0175 &   0.1693 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0764    0.0940     0.2632 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      19.2038              0.0000     0.2632 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2632 f
  data_mem_pkt_li[557] (net)                           19.2038              0.0000     0.2632 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2632 f
  core/data_mem_pkt_i[558] (net)                       19.2038              0.0000     0.2632 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2632 f
  core/be/data_mem_pkt_i[35] (net)                     19.2038              0.0000     0.2632 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2632 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              19.2038              0.0000     0.2632 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2632 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       19.2038              0.0000     0.2632 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0764    0.0011 &   0.2643 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0377    0.0732     0.3375 f
  core/be/be_mem/dcache/n2284 (net)             1       2.8816              0.0000     0.3375 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0377    0.0000 &   0.3376 f
  data arrival time                                                                    0.3376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0180     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3376
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0485


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2      15.8739              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3253/Q (AO222X1)                                               0.0821    0.0895     0.1898 f
  mem_resp_li[674] (net)                        1      19.5218              0.0000     0.1898 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1898 f
  uce_1__uce/mem_resp_i[104] (net)                     19.5218              0.0000     0.1898 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0821   -0.0060 &   0.1838 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1146    0.1160 @   0.2998 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      32.4578              0.0000     0.2998 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2998 f
  data_mem_pkt_li[570] (net)                           32.4578              0.0000     0.2998 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2998 f
  core/data_mem_pkt_i[571] (net)                       32.4578              0.0000     0.2998 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2998 f
  core/be/data_mem_pkt_i[48] (net)                     32.4578              0.0000     0.2998 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2998 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              32.4578              0.0000     0.2998 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2998 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       32.4578              0.0000     0.2998 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1147   -0.0162 @   0.2836 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0371    0.0793     0.3630 f
  core/be/be_mem/dcache/n2271 (net)             1       2.9619              0.0000     0.3630 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0371    0.0000 &   0.3630 f
  data arrival time                                                                    0.3630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0152     0.4099
  data required time                                                                   0.4099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4099
  data arrival time                                                                   -0.3630
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0469


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1318   -0.0037 &   0.2611 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0427    0.0783     0.3394 f
  core/be/be_mem/n69 (net)                      3       7.9070              0.0000     0.3394 f
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0427    0.0000 &   0.3395 f
  data arrival time                                                                    0.3395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3734 r
  library hold time                                                         0.0118     0.3852
  data required time                                                                   0.3852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3852
  data arrival time                                                                   -0.3395
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0457


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2      16.2507              0.0000     0.1000 f
  U3240/IN6 (AO222X1)                                             0.0015    0.0004 @   0.1004 f
  U3240/Q (AO222X1)                                               0.0739    0.0869     0.1873 f
  mem_resp_li[662] (net)                        1      16.1771              0.0000     0.1873 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.1873 f
  uce_1__uce/mem_resp_i[92] (net)                      16.1771              0.0000     0.1873 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0739   -0.0087 &   0.1786 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0781    0.0943     0.2730 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      19.8633              0.0000     0.2730 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2730 f
  data_mem_pkt_li[558] (net)                           19.8633              0.0000     0.2730 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2730 f
  core/data_mem_pkt_i[559] (net)                       19.8633              0.0000     0.2730 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2730 f
  core/be/data_mem_pkt_i[36] (net)                     19.8633              0.0000     0.2730 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2730 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              19.8633              0.0000     0.2730 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2730 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       19.8633              0.0000     0.2730 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0781   -0.0068 &   0.2661 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0386    0.0742     0.3403 f
  core/be/be_mem/dcache/n2283 (net)             1       3.1691              0.0000     0.3403 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0386    0.0000 &   0.3404 f
  data arrival time                                                                    0.3404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                         0.0178     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3404
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0457


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2       9.6188              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3249/Q (AO222X1)                                               0.0954    0.0978     0.1978 f
  mem_resp_li[670] (net)                        1      24.3604              0.0000     0.1978 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.1978 f
  uce_1__uce/mem_resp_i[100] (net)                     24.3604              0.0000     0.1978 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0954   -0.0179 &   0.1799 f
  uce_1__uce/U147/Q (AND2X1)                                      0.1090    0.1149     0.2949 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      30.1167              0.0000     0.2949 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2949 f
  data_mem_pkt_li[566] (net)                           30.1167              0.0000     0.2949 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2949 f
  core/data_mem_pkt_i[567] (net)                       30.1167              0.0000     0.2949 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2949 f
  core/be/data_mem_pkt_i[44] (net)                     30.1167              0.0000     0.2949 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2949 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              30.1167              0.0000     0.2949 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2949 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       30.1167              0.0000     0.2949 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1090   -0.0081 &   0.2867 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0367    0.0782     0.3649 f
  core/be/be_mem/dcache/n2275 (net)             1       2.8275              0.0000     0.3649 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0367    0.0000 &   0.3649 f
  data arrival time                                                                    0.3649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0152     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3649
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0451


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2      16.5418              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0015    0.0005 @   0.1005 f
  U3255/Q (AO222X1)                                               0.0851    0.0940     0.1945 f
  mem_resp_li[676] (net)                        1      20.2923              0.0000     0.1945 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.1945 f
  uce_1__uce/mem_resp_i[106] (net)                     20.2923              0.0000     0.1945 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0851   -0.0104 &   0.1841 f
  uce_1__uce/U154/Q (AND2X1)                                      0.1232    0.1211 @   0.3052 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      35.3404              0.0000     0.3052 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3052 f
  data_mem_pkt_li[572] (net)                           35.3404              0.0000     0.3052 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3052 f
  core/data_mem_pkt_i[573] (net)                       35.3404              0.0000     0.3052 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3052 f
  core/be/data_mem_pkt_i[50] (net)                     35.3404              0.0000     0.3052 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3052 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              35.3404              0.0000     0.3052 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3052 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       35.3404              0.0000     0.3052 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1233   -0.0203 @   0.2850 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0363    0.0800     0.3649 f
  core/be/be_mem/dcache/n2269 (net)             1       2.6617              0.0000     0.3649 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0363    0.0000 &   0.3649 f
  data arrival time                                                                    0.3649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0154     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3649
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0451


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2      16.5238              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3245/Q (AO222X1)                                               0.0840    0.0908     0.1912 f
  mem_resp_li[666] (net)                        1      20.2063              0.0000     0.1912 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1912 f
  uce_1__uce/mem_resp_i[96] (net)                      20.2063              0.0000     0.1912 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0840   -0.0077 &   0.1835 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0780    0.0958     0.2793 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      19.6681              0.0000     0.2793 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2793 f
  data_mem_pkt_li[562] (net)                           19.6681              0.0000     0.2793 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2793 f
  core/data_mem_pkt_i[563] (net)                       19.6681              0.0000     0.2793 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2793 f
  core/be/data_mem_pkt_i[40] (net)                     19.6681              0.0000     0.2793 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2793 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              19.6681              0.0000     0.2793 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2793 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       19.6681              0.0000     0.2793 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0780   -0.0109 &   0.2684 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0371    0.0729     0.3413 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6278              0.0000     0.3413 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0371    0.0000 &   0.3413 f
  data arrival time                                                                    0.3413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0181     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3413
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0449


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[120] (net)                          2      14.0280              0.0000     0.1000 f
  U3270/IN6 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3270/Q (AO222X1)                                               0.0882    0.0958     0.1960 f
  mem_resp_li[690] (net)                        1      21.4238              0.0000     0.1960 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1960 f
  uce_1__uce/mem_resp_i[120] (net)                     21.4238              0.0000     0.1960 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0882   -0.0102 &   0.1858 f
  uce_1__uce/U169/Q (AND2X1)                                      0.1275    0.1241 @   0.3099 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      36.8540              0.0000     0.3099 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3099 f
  data_mem_pkt_li[586] (net)                           36.8540              0.0000     0.3099 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3099 f
  core/data_mem_pkt_i[587] (net)                       36.8540              0.0000     0.3099 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3099 f
  core/be/data_mem_pkt_i[64] (net)                     36.8540              0.0000     0.3099 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3099 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              36.8540              0.0000     0.3099 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3099 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       36.8540              0.0000     0.3099 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.1276   -0.0225 @   0.2874 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0357    0.0802     0.3676 f
  core/be/be_mem/dcache/n2255 (net)             1       2.4599              0.0000     0.3676 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0357    0.0000 &   0.3676 f
  data arrival time                                                                    0.3676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3966 r
  library hold time                                                         0.0155     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3676
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0445


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2      20.7615              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0023    0.0000 @   0.1000 f
  U3226/Q (AO222X1)                                               0.0732    0.0841     0.1841 f
  mem_resp_li[650] (net)                        1      16.2734              0.0000     0.1841 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1841 f
  uce_1__uce/mem_resp_i[80] (net)                      16.2734              0.0000     0.1841 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0732   -0.0030 &   0.1811 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0756    0.0928     0.2739 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      18.9975              0.0000     0.2739 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2739 f
  data_mem_pkt_li[546] (net)                           18.9975              0.0000     0.2739 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2739 f
  core/data_mem_pkt_i[547] (net)                       18.9975              0.0000     0.2739 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2739 f
  core/be/data_mem_pkt_i[24] (net)                     18.9975              0.0000     0.2739 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2739 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              18.9975              0.0000     0.2739 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2739 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       18.9975              0.0000     0.2739 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0756   -0.0038 &   0.2701 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0363    0.0720     0.3421 f
  core/be/be_mem/dcache/n2295 (net)             1       2.4000              0.0000     0.3421 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0363    0.0000 &   0.3422 f
  data arrival time                                                                    0.3422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0183     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3422
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0440


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2      13.8844              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 f
  U3268/Q (AO222X1)                                               0.0902    0.0946     0.1947 f
  mem_resp_li[688] (net)                        1      22.4826              0.0000     0.1947 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.1947 f
  uce_1__uce/mem_resp_i[118] (net)                     22.4826              0.0000     0.1947 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0902   -0.0145 &   0.1801 f
  uce_1__uce/U167/Q (AND2X1)                                      0.1269    0.1241 @   0.3042 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      36.6284              0.0000     0.3042 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3042 f
  data_mem_pkt_li[584] (net)                           36.6284              0.0000     0.3042 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3042 f
  core/data_mem_pkt_i[585] (net)                       36.6284              0.0000     0.3042 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3042 f
  core/be/data_mem_pkt_i[62] (net)                     36.6284              0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3042 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              36.6284              0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3042 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       36.6284              0.0000     0.3042 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1269   -0.0164 @   0.2878 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0357    0.0800     0.3678 f
  core/be/be_mem/dcache/n2257 (net)             1       2.4364              0.0000     0.3678 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0357    0.0000 &   0.3679 f
  data arrival time                                                                    0.3679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0155     0.4103
  data required time                                                                   0.4103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4103
  data arrival time                                                                   -0.3679
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0425


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2      14.4483              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0012    0.0005 @   0.1005 f
  U3228/Q (AO222X1)                                               0.1028    0.1024     0.2029 f
  mem_resp_li[652] (net)                        1      27.0664              0.0000     0.2029 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2029 f
  uce_1__uce/mem_resp_i[82] (net)                      27.0664              0.0000     0.2029 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1028   -0.0200 &   0.1829 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0810    0.1006     0.2835 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      20.4823              0.0000     0.2835 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2835 f
  data_mem_pkt_li[548] (net)                           20.4823              0.0000     0.2835 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2835 f
  core/data_mem_pkt_i[549] (net)                       20.4823              0.0000     0.2835 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2835 f
  core/be/data_mem_pkt_i[26] (net)                     20.4823              0.0000     0.2835 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2835 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              20.4823              0.0000     0.2835 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2835 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       20.4823              0.0000     0.2835 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0810   -0.0105 &   0.2730 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0368    0.0729     0.3460 f
  core/be/be_mem/dcache/n2293 (net)             1       2.4516              0.0000     0.3460 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0368    0.0000 &   0.3460 f
  data arrival time                                                                    0.3460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0182     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3460
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0401


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[117] (net)                          2      15.7023              0.0000     0.1000 f
  U3267/IN6 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3267/Q (AO222X1)                                               0.0923    0.0985     0.1987 f
  mem_resp_li[687] (net)                        1      22.9295              0.0000     0.1987 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1987 f
  uce_1__uce/mem_resp_i[117] (net)                     22.9295              0.0000     0.1987 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0923   -0.0039 &   0.1949 f
  uce_1__uce/U165/Q (AND2X1)                                      0.1180    0.1195 @   0.3143 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      33.4904              0.0000     0.3143 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3143 f
  data_mem_pkt_li[583] (net)                           33.4904              0.0000     0.3143 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3143 f
  core/data_mem_pkt_i[584] (net)                       33.4904              0.0000     0.3143 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3143 f
  core/be/data_mem_pkt_i[61] (net)                     33.4904              0.0000     0.3143 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3143 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              33.4904              0.0000     0.3143 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3143 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       33.4904              0.0000     0.3143 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1180   -0.0207 @   0.2937 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0360    0.0789     0.3726 f
  core/be/be_mem/dcache/n2258 (net)             1       2.5602              0.0000     0.3726 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0360    0.0000 &   0.3726 f
  data arrival time                                                                    0.3726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0154     0.4123
  data required time                                                                   0.4123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4123
  data arrival time                                                                   -0.3726
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0397


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2      13.9946              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3259/Q (AO222X1)                                               0.0857    0.0917     0.1918 f
  mem_resp_li[679] (net)                        1      20.8129              0.0000     0.1918 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.1918 f
  uce_1__uce/mem_resp_i[109] (net)                     20.8129              0.0000     0.1918 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0857   -0.0003 &   0.1916 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1235    0.1214 @   0.3130 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      35.4409              0.0000     0.3130 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3130 f
  data_mem_pkt_li[575] (net)                           35.4409              0.0000     0.3130 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3130 f
  core/data_mem_pkt_i[576] (net)                       35.4409              0.0000     0.3130 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3130 f
  core/be/data_mem_pkt_i[53] (net)                     35.4409              0.0000     0.3130 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3130 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              35.4409              0.0000     0.3130 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3130 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       35.4409              0.0000     0.3130 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1236   -0.0221 @   0.2909 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0365    0.0802     0.3711 f
  core/be/be_mem/dcache/n2266 (net)             1       2.7534              0.0000     0.3711 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0365    0.0000 &   0.3712 f
  data arrival time                                                                    0.3712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0153     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.3712
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0389


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2      18.1370              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 f
  U3236/Q (AO222X1)                                               0.0988    0.1001     0.2005 f
  mem_resp_li[658] (net)                        1      25.6072              0.0000     0.2005 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2005 f
  uce_1__uce/mem_resp_i[88] (net)                      25.6072              0.0000     0.2005 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0988   -0.0155 &   0.1850 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0783    0.0984     0.2834 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.5757              0.0000     0.2834 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2834 f
  data_mem_pkt_li[554] (net)                           19.5757              0.0000     0.2834 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2834 f
  core/data_mem_pkt_i[555] (net)                       19.5757              0.0000     0.2834 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2834 f
  core/be/data_mem_pkt_i[32] (net)                     19.5757              0.0000     0.2834 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2834 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.5757              0.0000     0.2834 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2834 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.5757              0.0000     0.2834 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0783   -0.0086 &   0.2748 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0380    0.0737     0.3485 f
  core/be/be_mem/dcache/n2287 (net)             1       2.9574              0.0000     0.3485 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0380   -0.0006 &   0.3479 f
  data arrival time                                                                    0.3479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0179     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3479
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0381


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      19.8222              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0022    0.0006 @   0.1006 f
  U3252/Q (AO222X1)                                               0.0759    0.1167     0.2173 f
  mem_resp_li[673] (net)                        1      17.2329              0.0000     0.2173 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2173 f
  uce_1__uce/mem_resp_i[103] (net)                     17.2329              0.0000     0.2173 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0759   -0.0121 &   0.2052 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1122    0.1137 @   0.3188 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      31.6875              0.0000     0.3188 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3188 f
  data_mem_pkt_li[569] (net)                           31.6875              0.0000     0.3188 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3188 f
  core/data_mem_pkt_i[570] (net)                       31.6875              0.0000     0.3188 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3188 f
  core/be/data_mem_pkt_i[47] (net)                     31.6875              0.0000     0.3188 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3188 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              31.6875              0.0000     0.3188 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3188 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       31.6875              0.0000     0.3188 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1122   -0.0247 @   0.2941 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0366    0.0785     0.3726 f
  core/be/be_mem/dcache/n2272 (net)             1       2.7719              0.0000     0.3726 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0366    0.0000 &   0.3727 f
  data arrival time                                                                    0.3727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0153     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3727
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0373


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[95] (net)                           2      16.9964              0.0000     0.1000 f
  U3243/IN5 (AO222X1)                                             0.0017    0.0005 @   0.1005 f
  U3243/Q (AO222X1)                                               0.0797    0.0881     0.1886 f
  mem_resp_li[665] (net)                        1      18.6482              0.0000     0.1886 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.1886 f
  uce_1__uce/mem_resp_i[95] (net)                      18.6482              0.0000     0.1886 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0797    0.0012 &   0.1898 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0735    0.0926     0.2824 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      18.1796              0.0000     0.2824 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2824 f
  data_mem_pkt_li[561] (net)                           18.1796              0.0000     0.2824 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2824 f
  core/data_mem_pkt_i[562] (net)                       18.1796              0.0000     0.2824 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2824 f
  core/be/data_mem_pkt_i[39] (net)                     18.1796              0.0000     0.2824 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2824 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              18.1796              0.0000     0.2824 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2824 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       18.1796              0.0000     0.2824 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0735   -0.0042 &   0.2782 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0363    0.0718     0.3500 f
  core/be/be_mem/dcache/n2280 (net)             1       2.4594              0.0000     0.3500 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0363    0.0000 &   0.3500 f
  data arrival time                                                                    0.3500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                         0.0183     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.3500
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0365


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      18.3512              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0019    0.0005 @   0.1005 f
  U3230/Q (AO222X1)                                               0.1014    0.1018     0.2023 f
  mem_resp_li[654] (net)                        1      26.5549              0.0000     0.2023 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2023 f
  uce_1__uce/mem_resp_i[84] (net)                      26.5549              0.0000     0.2023 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1014   -0.0185 &   0.1838 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0831    0.1015     0.2853 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.2224              0.0000     0.2853 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2853 f
  data_mem_pkt_li[550] (net)                           21.2224              0.0000     0.2853 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2853 f
  core/data_mem_pkt_i[551] (net)                       21.2224              0.0000     0.2853 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2853 f
  core/be/data_mem_pkt_i[28] (net)                     21.2224              0.0000     0.2853 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2853 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.2224              0.0000     0.2853 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2853 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.2224              0.0000     0.2853 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0831   -0.0092 &   0.2761 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0377    0.0739     0.3500 f
  core/be/be_mem/dcache/n2291 (net)             1       2.7238              0.0000     0.3500 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0377    0.0000 &   0.3501 f
  data arrival time                                                                    0.3501

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0180     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3501
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0359


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      22.2425              0.0000     0.1000 f
  U3221/IN4 (AO222X1)                                             0.0025    0.0004 @   0.1004 f
  U3221/Q (AO222X1)                                               0.0663    0.1102     0.2106 f
  mem_resp_li[645] (net)                        1      13.7697              0.0000     0.2106 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2106 f
  uce_1__uce/mem_resp_i[75] (net)                      13.7697              0.0000     0.2106 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.0663   -0.0120 &   0.1985 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0726    0.0900     0.2885 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.0527              0.0000     0.2885 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2885 f
  data_mem_pkt_li[541] (net)                           18.0527              0.0000     0.2885 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2885 f
  core/data_mem_pkt_i[542] (net)                       18.0527              0.0000     0.2885 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2885 f
  core/be/data_mem_pkt_i[19] (net)                     18.0527              0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2885 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.0527              0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2885 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.0527              0.0000     0.2885 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0726   -0.0098 &   0.2787 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0362    0.0716     0.3503 f
  core/be/be_mem/dcache/n2300 (net)             1       2.4319              0.0000     0.3503 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0362    0.0000 &   0.3503 f
  data arrival time                                                                    0.3503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                         0.0184     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.3503
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0353


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      17.5827              0.0000     0.1000 f
  U3237/IN6 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3237/Q (AO222X1)                                               0.0974    0.1018     0.2020 f
  mem_resp_li[659] (net)                        1      24.8249              0.0000     0.2020 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2020 f
  uce_1__uce/mem_resp_i[89] (net)                      24.8249              0.0000     0.2020 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.0974   -0.0148 &   0.1873 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0897    0.1047     0.2919 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      23.5502              0.0000     0.2919 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2919 f
  data_mem_pkt_li[555] (net)                           23.5502              0.0000     0.2919 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2919 f
  core/data_mem_pkt_i[556] (net)                       23.5502              0.0000     0.2919 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2919 f
  core/be/data_mem_pkt_i[33] (net)                     23.5502              0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              23.5502              0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       23.5502              0.0000     0.2919 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0897   -0.0161 &   0.2758 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0382    0.0750     0.3508 f
  core/be/be_mem/dcache/n2286 (net)             1       2.7566              0.0000     0.3508 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0382    0.0000 &   0.3508 f
  data arrival time                                                                    0.3508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0179     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3508
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0351


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2      12.1296              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3241/Q (AO222X1)                                               0.0754    0.1155     0.2157 f
  mem_resp_li[663] (net)                        1      16.7188              0.0000     0.2157 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2157 f
  uce_1__uce/mem_resp_i[93] (net)                      16.7188              0.0000     0.2157 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0754   -0.0140 &   0.2017 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1149    0.1150 @   0.3167 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.6038              0.0000     0.3167 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3167 f
  data_mem_pkt_li[559] (net)                           32.6038              0.0000     0.3167 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3167 f
  core/data_mem_pkt_i[560] (net)                       32.6038              0.0000     0.3167 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3167 f
  core/be/data_mem_pkt_i[37] (net)                     32.6038              0.0000     0.3167 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3167 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.6038              0.0000     0.3167 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3167 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.6038              0.0000     0.3167 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1149   -0.0195 @   0.2972 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0360    0.0784     0.3757 f
  core/be/be_mem/dcache/n2282 (net)             1       2.5561              0.0000     0.3757 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0360    0.0000 &   0.3757 f
  data arrival time                                                                    0.3757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0154     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.3757
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0345


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2      26.4461              0.0000     0.1000 f
  U3206/IN4 (AO222X1)                                             0.0040    0.0013 @   0.1013 f
  U3206/Q (AO222X1)                                               0.0626    0.1071     0.2084 f
  mem_resp_li[632] (net)                        1      12.0822              0.0000     0.2084 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2084 f
  uce_1__uce/mem_resp_i[62] (net)                      12.0822              0.0000     0.2084 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0626   -0.0013 &   0.2071 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0559    0.0795     0.2866 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      12.2753              0.0000     0.2866 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2866 f
  data_mem_pkt_li[528] (net)                           12.2753              0.0000     0.2866 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2866 f
  core/data_mem_pkt_i[529] (net)                       12.2753              0.0000     0.2866 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2866 f
  core/be/data_mem_pkt_i[6] (net)                      12.2753              0.0000     0.2866 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2866 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               12.2753              0.0000     0.2866 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2866 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        12.2753              0.0000     0.2866 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0559   -0.0038 &   0.2828 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0358    0.0688     0.3516 f
  core/be/be_mem/dcache/n2313 (net)             1       2.5476              0.0000     0.3516 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0358    0.0000 &   0.3516 f
  data arrival time                                                                    0.3516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3516
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0344


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      17.5805              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3214/Q (AO222X1)                                               0.1087    0.1059     0.2062 f
  mem_resp_li[639] (net)                        1      29.2579              0.0000     0.2062 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2062 f
  uce_1__uce/mem_resp_i[69] (net)                      29.2579              0.0000     0.2062 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1087   -0.0220 &   0.1842 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0750    0.0987     0.2829 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      18.6984              0.0000     0.2829 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2829 f
  data_mem_pkt_li[535] (net)                           18.6984              0.0000     0.2829 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2829 f
  core/data_mem_pkt_i[536] (net)                       18.6984              0.0000     0.2829 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2829 f
  core/be/data_mem_pkt_i[13] (net)                     18.6984              0.0000     0.2829 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2829 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              18.6984              0.0000     0.2829 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2829 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       18.6984              0.0000     0.2829 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0750   -0.0060 &   0.2769 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0389    0.0741     0.3511 f
  core/be/be_mem/dcache/n2306 (net)             1       3.3464              0.0000     0.3511 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0389   -0.0006 &   0.3505 f
  data arrival time                                                                    0.3505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  clock reconvergence pessimism                                             0.0000     0.3671
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3671 r
  library hold time                                                         0.0177     0.3848
  data required time                                                                   0.3848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3848
  data arrival time                                                                   -0.3505
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0344


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      28.5129              0.0000     0.1000 f
  U3232/IN4 (AO222X1)                                             0.0041    0.0004 @   0.1004 f
  U3232/Q (AO222X1)                                               0.0625    0.1078     0.2082 f
  mem_resp_li[655] (net)                        1      12.4055              0.0000     0.2082 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2082 f
  uce_1__uce/mem_resp_i[85] (net)                      12.4055              0.0000     0.2082 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0625   -0.0010 &   0.2072 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0596    0.0818     0.2890 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      13.6036              0.0000     0.2890 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2890 f
  data_mem_pkt_li[551] (net)                           13.6036              0.0000     0.2890 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2890 f
  core/data_mem_pkt_i[552] (net)                       13.6036              0.0000     0.2890 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2890 f
  core/be/data_mem_pkt_i[29] (net)                     13.6036              0.0000     0.2890 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2890 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              13.6036              0.0000     0.2890 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2890 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       13.6036              0.0000     0.2890 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0596   -0.0066 &   0.2823 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0358    0.0696     0.3519 f
  core/be/be_mem/dcache/n2290 (net)             1       2.5344              0.0000     0.3519 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0358    0.0000 &   0.3519 f
  data arrival time                                                                    0.3519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0185     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3519
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0341


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U36/IN1 (NOR2X0)                                 0.1612    0.0630 @   0.1630 f
  core/be/be_mem/U36/QN (NOR2X0)                                  0.1004    0.0725     0.2356 r
  core/be/be_mem/n52 (net)                      2       8.8220              0.0000     0.2356 r
  core/be/be_mem/U246/IN2 (NAND3X0)                               0.1004   -0.0032 &   0.2324 r
  core/be/be_mem/U246/QN (NAND3X0)                                0.0596    0.0397     0.2721 f
  core/be/be_mem/n43 (net)                      1       3.3932              0.0000     0.2721 f
  core/be/be_mem/U247/IN2 (NOR2X0)                                0.0596   -0.0024 &   0.2698 f
  core/be/be_mem/U247/QN (NOR2X0)                                 0.0608    0.0392     0.3090 r
  core/be/be_mem/n48 (net)                      1       3.9363              0.0000     0.3090 r
  core/be/be_mem/is_store_r_reg/D (DFFX1)                         0.0608   -0.0033 &   0.3057 r
  data arrival time                                                                    0.3057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3733     0.3733
  clock reconvergence pessimism                                             0.0000     0.3733
  core/be/be_mem/is_store_r_reg/CLK (DFFX1)                                 0.0000     0.3733 r
  library hold time                                                        -0.0336     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.3057
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0340


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1534    0.0834     0.2465 r
  core/be/be_mem/n65 (net)                      5      13.4527              0.0000     0.2465 r
  core/be/be_mem/U250/IN1 (AND2X1)                                0.1534   -0.0044 &   0.2420 r
  core/be/be_mem/U250/Q (AND2X1)                                  0.0307    0.0747     0.3167 r
  core/be/be_mem/n44 (net)                      1       2.7483              0.0000     0.3167 r
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)                        0.0307    0.0000 &   0.3167 r
  data arrival time                                                                    0.3167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)                                0.0000     0.3744 r
  library hold time                                                        -0.0240     0.3504
  data required time                                                                   0.3504
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3504
  data arrival time                                                                   -0.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0337


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      16.8907              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0015    0.0006 @   0.1006 f
  U3216/Q (AO222X1)                                               0.1216    0.1109 @   0.2115 f
  mem_resp_li[641] (net)                        1      32.7277              0.0000     0.2115 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2115 f
  uce_1__uce/mem_resp_i[71] (net)                      32.7277              0.0000     0.2115 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1216   -0.0216 @   0.1899 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0625    0.0927     0.2825 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      13.6907              0.0000     0.2825 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2825 f
  data_mem_pkt_li[537] (net)                           13.6907              0.0000     0.2825 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2825 f
  core/data_mem_pkt_i[538] (net)                       13.6907              0.0000     0.2825 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2825 f
  core/be/data_mem_pkt_i[15] (net)                     13.6907              0.0000     0.2825 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2825 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              13.6907              0.0000     0.2825 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2825 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       13.6907              0.0000     0.2825 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0625    0.0002 &   0.2827 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0350    0.0695     0.3522 f
  core/be/be_mem/dcache/n2304 (net)             1       2.2301              0.0000     0.3522 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0350    0.0000 &   0.3523 f
  data arrival time                                                                    0.3523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3665     0.3665
  clock reconvergence pessimism                                             0.0000     0.3665
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3665 r
  library hold time                                                         0.0186     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.3523
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0328


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      18.7517              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0019    0.0006 @   0.1006 f
  U3254/Q (AO222X1)                                               0.0760    0.1167     0.2173 f
  mem_resp_li[675] (net)                        1      17.2704              0.0000     0.2173 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2173 f
  uce_1__uce/mem_resp_i[105] (net)                     17.2704              0.0000     0.2173 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0760   -0.0078 &   0.2094 f
  uce_1__uce/U152/Q (AND2X1)                                      0.1161    0.1158 @   0.3252 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.0192              0.0000     0.3252 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3252 f
  data_mem_pkt_li[571] (net)                           33.0192              0.0000     0.3252 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3252 f
  core/data_mem_pkt_i[572] (net)                       33.0192              0.0000     0.3252 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3252 f
  core/be/data_mem_pkt_i[49] (net)                     33.0192              0.0000     0.3252 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3252 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.0192              0.0000     0.3252 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3252 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.0192              0.0000     0.3252 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1162   -0.0276 @   0.2976 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0375    0.0799     0.3776 f
  core/be/be_mem/dcache/n2270 (net)             1       3.1119              0.0000     0.3776 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0375    0.0000 &   0.3776 f
  data arrival time                                                                    0.3776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0151     0.4098
  data required time                                                                   0.4098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4098
  data arrival time                                                                   -0.3776
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0322


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      20.1981              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3217/Q (AO222X1)                                               0.1235    0.1135 @   0.2138 f
  mem_resp_li[642] (net)                        1      32.5511              0.0000     0.2138 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2138 f
  uce_1__uce/mem_resp_i[72] (net)                      32.5511              0.0000     0.2138 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1237   -0.0206 @   0.1932 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0657    0.0950     0.2882 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      14.8066              0.0000     0.2882 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2882 f
  data_mem_pkt_li[538] (net)                           14.8066              0.0000     0.2882 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2882 f
  core/data_mem_pkt_i[539] (net)                       14.8066              0.0000     0.2882 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2882 f
  core/be/data_mem_pkt_i[16] (net)                     14.8066              0.0000     0.2882 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2882 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              14.8066              0.0000     0.2882 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2882 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       14.8066              0.0000     0.2882 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0657   -0.0060 &   0.2822 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0362    0.0709     0.3531 f
  core/be/be_mem/dcache/n2303 (net)             1       2.5744              0.0000     0.3531 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0362    0.0000 &   0.3531 f
  data arrival time                                                                    0.3531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                             0.0000     0.3670
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3670 r
  library hold time                                                         0.0183     0.3853
  data required time                                                                   0.3853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3853
  data arrival time                                                                   -0.3531
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0322


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      26.4142              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0039    0.0008 @   0.1008 f
  U3207/Q (AO222X1)                                               0.0665    0.1106     0.2114 f
  mem_resp_li[633] (net)                        1      13.8360              0.0000     0.2114 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2114 f
  uce_1__uce/mem_resp_i[63] (net)                      13.8360              0.0000     0.2114 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0665   -0.0100 &   0.2014 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0615    0.0836     0.2851 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      14.2200              0.0000     0.2851 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2851 f
  data_mem_pkt_li[529] (net)                           14.2200              0.0000     0.2851 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2851 f
  core/data_mem_pkt_i[530] (net)                       14.2200              0.0000     0.2851 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2851 f
  core/be/data_mem_pkt_i[7] (net)                      14.2200              0.0000     0.2851 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2851 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               14.2200              0.0000     0.2851 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2851 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        14.2200              0.0000     0.2851 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0615   -0.0009 &   0.2842 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0359    0.0700     0.3542 f
  core/be/be_mem/dcache/n2312 (net)             1       2.5310              0.0000     0.3542 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0359    0.0000 &   0.3542 f
  data arrival time                                                                    0.3542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3677 r
  library hold time                                                         0.0184     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3542
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0320


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      18.6260              0.0000     0.1000 f
  U3365/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3365/Q (AO222X1)                                               0.1435    0.1225 @   0.2228 f
  mem_resp_li[69] (net)                         1      40.2099              0.0000     0.2228 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2228 f
  uce_0__uce/mem_resp_i[69] (net)                      40.2099              0.0000     0.2228 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1435   -0.0519 @   0.1709 f
  uce_0__uce/U165/Q (AND2X1)                                      0.2543    0.1875 @   0.3584 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      74.3203              0.0000     0.3584 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3584 f
  data_mem_pkt_li[12] (net)                            74.3203              0.0000     0.3584 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3584 f
  core/data_mem_pkt_i[13] (net)                        74.3203              0.0000     0.3584 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3584 f
  core/fe/data_mem_pkt_i[13] (net)                     74.3203              0.0000     0.3584 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3584 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 74.3203              0.0000     0.3584 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3584 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          74.3203              0.0000     0.3584 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2543   -0.0524 @   0.3060 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0380    0.0954     0.4014 f
  core/fe/mem/icache/n505 (net)                 1       3.0277              0.0000     0.4014 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0380    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4150 r
  library hold time                                                         0.0180     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0316


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      14.2344              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3261/Q (AO222X1)                                               0.0975    0.1309     0.2311 f
  mem_resp_li[681] (net)                        1      25.1483              0.0000     0.2311 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2311 f
  uce_1__uce/mem_resp_i[111] (net)                     25.1483              0.0000     0.2311 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0975   -0.0260 &   0.2051 f
  uce_1__uce/U159/Q (AND2X1)                                      0.1261    0.1248 @   0.3298 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      36.2022              0.0000     0.3298 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3298 f
  data_mem_pkt_li[577] (net)                           36.2022              0.0000     0.3298 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3298 f
  core/data_mem_pkt_i[578] (net)                       36.2022              0.0000     0.3298 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3298 f
  core/be/data_mem_pkt_i[55] (net)                     36.2022              0.0000     0.3298 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3298 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              36.2022              0.0000     0.3298 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3298 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       36.2022              0.0000     0.3298 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1262   -0.0294 @   0.3004 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0363    0.0804     0.3809 f
  core/be/be_mem/dcache/n2264 (net)             1       2.6713              0.0000     0.3809 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0363    0.0000 &   0.3809 f
  data arrival time                                                                    0.3809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0154     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3809
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0312


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      25.1497              0.0000     0.1000 f
  U3224/IN4 (AO222X1)                                             0.0034    0.0005 @   0.1005 f
  U3224/Q (AO222X1)                                               0.0693    0.1126     0.2131 f
  mem_resp_li[648] (net)                        1      14.8490              0.0000     0.2131 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2131 f
  uce_1__uce/mem_resp_i[78] (net)                      14.8490              0.0000     0.2131 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0693   -0.0133 &   0.1998 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0678    0.0878     0.2875 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.3663              0.0000     0.2875 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2875 f
  data_mem_pkt_li[544] (net)                           16.3663              0.0000     0.2875 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2875 f
  core/data_mem_pkt_i[545] (net)                       16.3663              0.0000     0.2875 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2875 f
  core/be/data_mem_pkt_i[22] (net)                     16.3663              0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.3663              0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.3663              0.0000     0.2875 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0678   -0.0036 &   0.2839 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0358    0.0708     0.3547 f
  core/be/be_mem/dcache/n2297 (net)             1       2.4075              0.0000     0.3547 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0358    0.0000 &   0.3547 f
  data arrival time                                                                    0.3547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                         0.0184     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3547
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0312


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2      14.6579              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3246/Q (AO222X1)                                               0.1248    0.1125 @   0.2127 f
  mem_resp_li[667] (net)                        1      33.7978              0.0000     0.2127 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2127 f
  uce_1__uce/mem_resp_i[97] (net)                      33.7978              0.0000     0.2127 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1248   -0.0223 @   0.1904 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0676    0.0963     0.2867 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      15.4922              0.0000     0.2867 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2867 f
  data_mem_pkt_li[563] (net)                           15.4922              0.0000     0.2867 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2867 f
  core/data_mem_pkt_i[564] (net)                       15.4922              0.0000     0.2867 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2867 f
  core/be/data_mem_pkt_i[41] (net)                     15.4922              0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2867 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              15.4922              0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2867 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       15.4922              0.0000     0.2867 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0676   -0.0038 &   0.2829 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0374    0.0721     0.3550 f
  core/be/be_mem/dcache/n2278 (net)             1       2.9628              0.0000     0.3550 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0374    0.0000 &   0.3550 f
  data arrival time                                                                    0.3550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0181     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3550
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0309


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      26.1669              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0041    0.0011 @   0.1011 f
  U3209/Q (AO222X1)                                               0.0625    0.1077     0.2088 f
  mem_resp_li[635] (net)                        1      12.3854              0.0000     0.2088 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2088 f
  uce_1__uce/mem_resp_i[65] (net)                      12.3854              0.0000     0.2088 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0625   -0.0053 &   0.2036 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0659    0.0855     0.2891 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      15.7845              0.0000     0.2891 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2891 f
  data_mem_pkt_li[531] (net)                           15.7845              0.0000     0.2891 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2891 f
  core/data_mem_pkt_i[532] (net)                       15.7845              0.0000     0.2891 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2891 f
  core/be/data_mem_pkt_i[9] (net)                      15.7845              0.0000     0.2891 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2891 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               15.7845              0.0000     0.2891 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2891 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        15.7845              0.0000     0.2891 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0659   -0.0066 &   0.2825 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0376    0.0721     0.3545 f
  core/be/be_mem/dcache/n2310 (net)             1       3.0720              0.0000     0.3545 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0376    0.0000 &   0.3546 f
  data arrival time                                                                    0.3546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                         0.0180     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3546
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0309


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      23.5070              0.0000     0.1000 f
  U3222/IN4 (AO222X1)                                             0.0029    0.0005 @   0.1005 f
  U3222/Q (AO222X1)                                               0.0668    0.1106     0.2111 f
  mem_resp_li[646] (net)                        1      13.9203              0.0000     0.2111 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2111 f
  uce_1__uce/mem_resp_i[76] (net)                      13.9203              0.0000     0.2111 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0668   -0.0115 &   0.1996 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0718    0.0896     0.2892 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      17.7679              0.0000     0.2892 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2892 f
  data_mem_pkt_li[542] (net)                           17.7679              0.0000     0.2892 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2892 f
  core/data_mem_pkt_i[543] (net)                       17.7679              0.0000     0.2892 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2892 f
  core/be/data_mem_pkt_i[20] (net)                     17.7679              0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              17.7679              0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       17.7679              0.0000     0.2892 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0718   -0.0066 &   0.2825 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0375    0.0726     0.3551 f
  core/be/be_mem/dcache/n2299 (net)             1       2.8972              0.0000     0.3551 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0375    0.0000 &   0.3551 f
  data arrival time                                                                    0.3551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0180     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0308


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2      21.2937              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0024    0.0006 @   0.1006 f
  U3251/Q (AO222X1)                                               0.0759    0.1162     0.2167 f
  mem_resp_li[672] (net)                        1      16.9147              0.0000     0.2167 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2167 f
  uce_1__uce/mem_resp_i[102] (net)                     16.9147              0.0000     0.2167 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0759   -0.0157 &   0.2011 f
  uce_1__uce/U149/Q (AND2X1)                                      0.1115    0.1133 @   0.3143 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      31.4525              0.0000     0.3143 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3143 f
  data_mem_pkt_li[568] (net)                           31.4525              0.0000     0.3143 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3143 f
  core/data_mem_pkt_i[569] (net)                       31.4525              0.0000     0.3143 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3143 f
  core/be/data_mem_pkt_i[46] (net)                     31.4525              0.0000     0.3143 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3143 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              31.4525              0.0000     0.3143 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3143 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       31.4525              0.0000     0.3143 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1115   -0.0135 @   0.3008 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0375    0.0792     0.3800 f
  core/be/be_mem/dcache/n2273 (net)             1       3.1043              0.0000     0.3800 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0375    0.0000 &   0.3800 f
  data arrival time                                                                    0.3800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0151     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.3800
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0308


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      17.0027              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3225/Q (AO222X1)                                               0.1235    0.1119 @   0.2122 f
  mem_resp_li[649] (net)                        1      33.3835              0.0000     0.2122 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2122 f
  uce_1__uce/mem_resp_i[79] (net)                      33.3835              0.0000     0.2122 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1235   -0.0242 @   0.1880 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0607    0.0918     0.2798 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      12.9802              0.0000     0.2798 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2798 f
  data_mem_pkt_li[545] (net)                           12.9802              0.0000     0.2798 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2798 f
  core/data_mem_pkt_i[546] (net)                       12.9802              0.0000     0.2798 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2798 f
  core/be/data_mem_pkt_i[23] (net)                     12.9802              0.0000     0.2798 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2798 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              12.9802              0.0000     0.2798 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2798 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       12.9802              0.0000     0.2798 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0607   -0.0007 &   0.2790 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0421    0.0748     0.3539 f
  core/be/be_mem/dcache/n2296 (net)             1       4.6982              0.0000     0.3539 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0421    0.0001 &   0.3539 f
  data arrival time                                                                    0.3539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0170     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.3539
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0307


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      22.7240              0.0000     0.1000 f
  U3215/IN4 (AO222X1)                                             0.0029    0.0004 @   0.1004 f
  U3215/Q (AO222X1)                                               0.0619    0.1071     0.2075 f
  mem_resp_li[640] (net)                        1      12.1793              0.0000     0.2075 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2075 f
  uce_1__uce/mem_resp_i[70] (net)                      12.1793              0.0000     0.2075 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0619   -0.0031 &   0.2044 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0623    0.0833     0.2876 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      14.5371              0.0000     0.2876 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2876 f
  data_mem_pkt_li[536] (net)                           14.5371              0.0000     0.2876 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2876 f
  core/data_mem_pkt_i[537] (net)                       14.5371              0.0000     0.2876 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2876 f
  core/be/data_mem_pkt_i[14] (net)                     14.5371              0.0000     0.2876 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2876 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              14.5371              0.0000     0.2876 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2876 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       14.5371              0.0000     0.2876 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0623   -0.0010 &   0.2866 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0346    0.0691     0.3558 f
  core/be/be_mem/dcache/n2305 (net)             1       2.1003              0.0000     0.3558 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0346    0.0000 &   0.3558 f
  data arrival time                                                                    0.3558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0187     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3558
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0306


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      22.0672              0.0000     0.1000 f
  U3208/IN4 (AO222X1)                                             0.0028    0.0008 @   0.1008 f
  U3208/Q (AO222X1)                                               0.0703    0.1125     0.2133 f
  mem_resp_li[634] (net)                        1      14.8503              0.0000     0.2133 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2133 f
  uce_1__uce/mem_resp_i[64] (net)                      14.8503              0.0000     0.2133 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0703   -0.0084 &   0.2049 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0556    0.0806     0.2854 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      12.0536              0.0000     0.2854 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2854 f
  data_mem_pkt_li[530] (net)                           12.0536              0.0000     0.2854 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2854 f
  core/data_mem_pkt_i[531] (net)                       12.0536              0.0000     0.2854 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2854 f
  core/be/data_mem_pkt_i[8] (net)                      12.0536              0.0000     0.2854 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2854 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               12.0536              0.0000     0.2854 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2854 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        12.0536              0.0000     0.2854 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0556    0.0002 &   0.2856 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0372    0.0699     0.3556 f
  core/be/be_mem/dcache/n2311 (net)             1       3.0508              0.0000     0.3556 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0372    0.0000 &   0.3556 f
  data arrival time                                                                    0.3556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                         0.0181     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3556
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0300


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U368/IN2 (AO22X1)                                0.1318   -0.0036 &   0.2612 f
  core/be/be_mem/U368/Q (AO22X1)                                  0.0350    0.0958     0.3570 f
  core/be/be_mem/n36 (net)                      1       3.2314              0.0000     0.3570 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0350    0.0000 &   0.3570 f
  data arrival time                                                                    0.3570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3731 r
  library hold time                                                         0.0137     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.3570
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0298


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      24.7131              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.0030    0.0003 @   0.1003 f
  U3203/Q (AO222X1)                                               0.0664    0.1104     0.2107 f
  mem_resp_li[629] (net)                        1      13.7811              0.0000     0.2107 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2107 f
  uce_1__uce/mem_resp_i[59] (net)                      13.7811              0.0000     0.2107 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0664   -0.0023 &   0.2084 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0562    0.0804     0.2888 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      12.3539              0.0000     0.2888 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2888 f
  data_mem_pkt_li[525] (net)                           12.3539              0.0000     0.2888 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2888 f
  core/data_mem_pkt_i[526] (net)                       12.3539              0.0000     0.2888 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2888 f
  core/be/data_mem_pkt_i[3] (net)                      12.3539              0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               12.3539              0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        12.3539              0.0000     0.2888 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0562   -0.0013 &   0.2875 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0689     0.3564 f
  core/be/be_mem/dcache/n2316 (net)             1       2.5608              0.0000     0.3564 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.3564 f
  data arrival time                                                                    0.3564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3564
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0296


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2      18.6932              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0020    0.0003 @   0.1003 f
  U3219/Q (AO222X1)                                               0.0795    0.1191     0.2195 f
  mem_resp_li[643] (net)                        1      18.5728              0.0000     0.2195 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2195 f
  uce_1__uce/mem_resp_i[73] (net)                      18.5728              0.0000     0.2195 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0795   -0.0229 &   0.1966 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0693    0.0902     0.2868 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      16.7242              0.0000     0.2868 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2868 f
  data_mem_pkt_li[539] (net)                           16.7242              0.0000     0.2868 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2868 f
  core/data_mem_pkt_i[540] (net)                       16.7242              0.0000     0.2868 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2868 f
  core/be/data_mem_pkt_i[17] (net)                     16.7242              0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              16.7242              0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       16.7242              0.0000     0.2868 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0693   -0.0011 &   0.2857 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0353    0.0706     0.3562 f
  core/be/be_mem/dcache/n2302 (net)             1       2.2041              0.0000     0.3562 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0353    0.0000 &   0.3562 f
  data arrival time                                                                    0.3562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                         0.0186     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3562
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0295


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      24.8451              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0036    0.0008 @   0.1008 f
  U3202/Q (AO222X1)                                               0.0694    0.1126     0.2134 f
  mem_resp_li[628] (net)                        1      14.8668              0.0000     0.2134 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2134 f
  uce_1__uce/mem_resp_i[58] (net)                      14.8668              0.0000     0.2134 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0694   -0.0084 &   0.2051 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0595    0.0829     0.2879 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      13.4713              0.0000     0.2879 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2879 f
  data_mem_pkt_li[524] (net)                           13.4713              0.0000     0.2879 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2879 f
  core/data_mem_pkt_i[525] (net)                       13.4713              0.0000     0.2879 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2879 f
  core/be/data_mem_pkt_i[2] (net)                      13.4713              0.0000     0.2879 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2879 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               13.4713              0.0000     0.2879 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2879 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        13.4713              0.0000     0.2879 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0595   -0.0028 &   0.2851 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0376    0.0710     0.3562 f
  core/be/be_mem/dcache/n2317 (net)             1       3.1678              0.0000     0.3562 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0376    0.0000 &   0.3562 f
  data arrival time                                                                    0.3562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0180     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.3562
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0294


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      20.2801              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0024    0.0009 @   0.1009 f
  U3210/Q (AO222X1)                                               0.0633    0.1080     0.2089 f
  mem_resp_li[636] (net)                        1      12.6771              0.0000     0.2089 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2089 f
  uce_1__uce/mem_resp_i[66] (net)                      12.6771              0.0000     0.2089 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0633   -0.0013 &   0.2076 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0585    0.0813     0.2888 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      13.2075              0.0000     0.2888 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2888 f
  data_mem_pkt_li[532] (net)                           13.2075              0.0000     0.2888 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2888 f
  core/data_mem_pkt_i[533] (net)                       13.2075              0.0000     0.2888 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2888 f
  core/be/data_mem_pkt_i[10] (net)                     13.2075              0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2888 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              13.2075              0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2888 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       13.2075              0.0000     0.2888 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0585   -0.0006 &   0.2883 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0354    0.0690     0.3573 f
  core/be/be_mem/dcache/n2309 (net)             1       2.3997              0.0000     0.3573 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0354    0.0000 &   0.3573 f
  data arrival time                                                                    0.3573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0185     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0288


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U251/IN2 (AND3X1)                                0.1318   -0.0037 &   0.2611 f
  core/be/be_mem/U251/Q (AND3X1)                                  0.0392    0.0964     0.3575 f
  core/be/be_mem/n38 (net)                      1       3.1682              0.0000     0.3575 f
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0392    0.0000 &   0.3575 f
  data arrival time                                                                    0.3575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3735 r
  library hold time                                                         0.0126     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3575
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0286


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[103] (net)                          2      18.1490              0.0000     0.1000 r
  U3252/IN5 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3252/Q (AO222X1)                                               0.0749    0.0812     0.1818 r
  mem_resp_li[673] (net)                        1      17.2378              0.0000     0.1818 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.1818 r
  uce_1__uce/mem_resp_i[103] (net)                     17.2378              0.0000     0.1818 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0749   -0.0115 &   0.1703 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1144    0.1041 @   0.2744 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      32.5890              0.0000     0.2744 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.2744 r
  data_mem_pkt_li[569] (net)                           32.5890              0.0000     0.2744 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.2744 r
  core/data_mem_pkt_i[570] (net)                       32.5890              0.0000     0.2744 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.2744 r
  core/be/data_mem_pkt_i[47] (net)                     32.5890              0.0000     0.2744 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.2744 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              32.5890              0.0000     0.2744 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.2744 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       32.5890              0.0000     0.2744 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1144   -0.0232 @   0.2512 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0359    0.0894     0.3406 r
  core/be/be_mem/dcache/n2272 (net)             1       2.9443              0.0000     0.3406 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0359    0.0000 &   0.3407 r
  data arrival time                                                                    0.3407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.3407
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0281


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2      16.2775              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3271/Q (AO222X1)                                               0.0858    0.1232     0.2236 f
  mem_resp_li[691] (net)                        1      20.8779              0.0000     0.2236 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2236 f
  uce_1__uce/mem_resp_i[121] (net)                     20.8779              0.0000     0.2236 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0858   -0.0173 &   0.2062 f
  uce_1__uce/U170/Q (AND2X1)                                      0.1346    0.1244 @   0.3306 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      37.4553              0.0000     0.3306 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3306 f
  data_mem_pkt_li[587] (net)                           37.4553              0.0000     0.3306 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3306 f
  core/data_mem_pkt_i[588] (net)                       37.4553              0.0000     0.3306 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3306 f
  core/be/data_mem_pkt_i[65] (net)                     37.4553              0.0000     0.3306 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3306 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              37.4553              0.0000     0.3306 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3306 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       37.4553              0.0000     0.3306 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1346   -0.0278 @   0.3027 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0364    0.0815     0.3843 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7066              0.0000     0.3843 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0364    0.0000 &   0.3843 f
  data arrival time                                                                    0.3843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0153     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3843
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0279


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2       8.6844              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3265/Q (AO222X1)                                               0.0765    0.1168     0.2169 f
  mem_resp_li[685] (net)                        1      17.4607              0.0000     0.2169 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2169 f
  uce_1__uce/mem_resp_i[115] (net)                     17.4607              0.0000     0.2169 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0765   -0.0060 &   0.2109 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1251    0.1207 @   0.3316 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      36.0595              0.0000     0.3316 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3316 f
  data_mem_pkt_li[581] (net)                           36.0595              0.0000     0.3316 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3316 f
  core/data_mem_pkt_i[582] (net)                       36.0595              0.0000     0.3316 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3316 f
  core/be/data_mem_pkt_i[59] (net)                     36.0595              0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3316 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              36.0595              0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3316 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       36.0595              0.0000     0.3316 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1252   -0.0265 @   0.3051 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0353    0.0795     0.3846 f
  core/be/be_mem/dcache/n2260 (net)             1       2.3148              0.0000     0.3846 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0353    0.0000 &   0.3846 f
  data arrival time                                                                    0.3846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                         0.0156     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.3846
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0278


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      19.4753              0.0000     0.1000 f
  U3220/IN4 (AO222X1)                                             0.0023    0.0008 @   0.1008 f
  U3220/Q (AO222X1)                                               0.0683    0.1109     0.2117 f
  mem_resp_li[644] (net)                        1      14.1389              0.0000     0.2117 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2117 f
  uce_1__uce/mem_resp_i[74] (net)                      14.1389              0.0000     0.2117 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.0683   -0.0068 &   0.2049 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0622    0.0843     0.2892 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      14.4266              0.0000     0.2892 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2892 f
  data_mem_pkt_li[540] (net)                           14.4266              0.0000     0.2892 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2892 f
  core/data_mem_pkt_i[541] (net)                       14.4266              0.0000     0.2892 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2892 f
  core/be/data_mem_pkt_i[18] (net)                     14.4266              0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2892 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              14.4266              0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2892 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       14.4266              0.0000     0.2892 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0622   -0.0032 &   0.2861 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0377    0.0716     0.3577 f
  core/be/be_mem/dcache/n2301 (net)             1       3.1614              0.0000     0.3577 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0377    0.0000 &   0.3577 f
  data arrival time                                                                    0.3577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                         0.0180     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3577
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0278


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2      14.9344              0.0000     0.1000 f
  U3256/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3256/Q (AO222X1)                                               0.1016    0.1331     0.2332 f
  mem_resp_li[677] (net)                        1      26.3478              0.0000     0.2332 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2332 f
  uce_1__uce/mem_resp_i[107] (net)                     26.3478              0.0000     0.2332 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1016   -0.0280 &   0.2053 f
  uce_1__uce/U155/Q (AND2X1)                                      0.1275    0.1262 @   0.3315 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      36.6759              0.0000     0.3315 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3315 f
  data_mem_pkt_li[573] (net)                           36.6759              0.0000     0.3315 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3315 f
  core/data_mem_pkt_i[574] (net)                       36.6759              0.0000     0.3315 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3315 f
  core/be/data_mem_pkt_i[51] (net)                     36.6759              0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              36.6759              0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       36.6759              0.0000     0.3315 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1276   -0.0273 @   0.3042 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0372    0.0815     0.3857 f
  core/be/be_mem/dcache/n2268 (net)             1       3.0141              0.0000     0.3857 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0372   -0.0007 &   0.3850 f
  data arrival time                                                                    0.3850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0151     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3850
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0271


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      19.5201              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0018    0.0002 @   0.1002 f
  U3223/Q (AO222X1)                                               0.1239    0.1149 @   0.2151 f
  mem_resp_li[647] (net)                        1      33.2854              0.0000     0.2151 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2151 f
  uce_1__uce/mem_resp_i[77] (net)                      33.2854              0.0000     0.2151 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1239   -0.0234 @   0.1917 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0655    0.0949     0.2866 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      14.7355              0.0000     0.2866 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2866 f
  data_mem_pkt_li[543] (net)                           14.7355              0.0000     0.2866 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2866 f
  core/data_mem_pkt_i[544] (net)                       14.7355              0.0000     0.2866 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2866 f
  core/be/data_mem_pkt_i[21] (net)                     14.7355              0.0000     0.2866 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2866 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              14.7355              0.0000     0.2866 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2866 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       14.7355              0.0000     0.2866 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0655   -0.0007 &   0.2858 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0383    0.0726     0.3584 f
  core/be/be_mem/dcache/n2298 (net)             1       3.3411              0.0000     0.3584 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0383    0.0000 &   0.3585 f
  data arrival time                                                                    0.3585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3677 r
  library hold time                                                         0.0179     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3585
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0270


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      22.4649              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0026    0.0004 @   0.1004 f
  U3213/Q (AO222X1)                                               0.0629    0.1070     0.2074 f
  mem_resp_li[638] (net)                        1      12.1771              0.0000     0.2074 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2074 f
  uce_1__uce/mem_resp_i[68] (net)                      12.1771              0.0000     0.2074 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0629   -0.0011 &   0.2063 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0671    0.0862     0.2926 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      16.1959              0.0000     0.2926 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2926 f
  data_mem_pkt_li[534] (net)                           16.1959              0.0000     0.2926 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2926 f
  core/data_mem_pkt_i[535] (net)                       16.1959              0.0000     0.2926 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2926 f
  core/be/data_mem_pkt_i[12] (net)                     16.1959              0.0000     0.2926 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2926 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              16.1959              0.0000     0.2926 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2926 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       16.1959              0.0000     0.2926 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0671   -0.0045 &   0.2880 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0368    0.0715     0.3596 f
  core/be/be_mem/dcache/n2307 (net)             1       2.7655              0.0000     0.3596 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0368   -0.0007 &   0.3589 f
  data arrival time                                                                    0.3589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0182     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3589
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0269


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2       7.8201              0.0000     0.1000 f
  U3266/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3266/Q (AO222X1)                                               0.0831    0.1212     0.2212 f
  mem_resp_li[686] (net)                        1      19.8836              0.0000     0.2212 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2212 f
  uce_1__uce/mem_resp_i[116] (net)                     19.8836              0.0000     0.2212 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0831   -0.0111 &   0.2101 f
  uce_1__uce/U164/Q (AND2X1)                                      0.1175    0.1178 @   0.3279 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      33.4366              0.0000     0.3279 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3279 f
  data_mem_pkt_li[582] (net)                           33.4366              0.0000     0.3279 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3279 f
  core/data_mem_pkt_i[583] (net)                       33.4366              0.0000     0.3279 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3279 f
  core/be/data_mem_pkt_i[60] (net)                     33.4366              0.0000     0.3279 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3279 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              33.4366              0.0000     0.3279 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3279 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       33.4366              0.0000     0.3279 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1176   -0.0330 @   0.2948 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0376    0.0803     0.3751 f
  core/be/be_mem/dcache/n2259 (net)             1       3.1690              0.0000     0.3751 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0376    0.0000 &   0.3752 f
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3861     0.3861
  clock reconvergence pessimism                                             0.0000     0.3861
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3861 r
  library hold time                                                         0.0156     0.4017
  data required time                                                                   0.4017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4017
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0265


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      19.7241              0.0000     0.1000 f
  U3211/IN4 (AO222X1)                                             0.0025    0.0010 @   0.1010 f
  U3211/Q (AO222X1)                                               0.0643    0.1087     0.2097 f
  mem_resp_li[637] (net)                        1      13.0243              0.0000     0.2097 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2097 f
  uce_1__uce/mem_resp_i[67] (net)                      13.0243              0.0000     0.2097 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.0643    0.0006 &   0.2104 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0596    0.0821     0.2924 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      13.5604              0.0000     0.2924 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2924 f
  data_mem_pkt_li[533] (net)                           13.5604              0.0000     0.2924 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2924 f
  core/data_mem_pkt_i[534] (net)                       13.5604              0.0000     0.2924 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2924 f
  core/be/data_mem_pkt_i[11] (net)                     13.5604              0.0000     0.2924 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2924 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              13.5604              0.0000     0.2924 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2924 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       13.5604              0.0000     0.2924 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0596   -0.0017 &   0.2907 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0351    0.0690     0.3597 f
  core/be/be_mem/dcache/n2308 (net)             1       2.2707              0.0000     0.3597 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0351    0.0000 &   0.3597 f
  data arrival time                                                                    0.3597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0186     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3597
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0265


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      25.4895              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0036    0.0005 @   0.1005 f
  U3204/Q (AO222X1)                                               0.0665    0.1099     0.2104 f
  mem_resp_li[630] (net)                        1      13.4902              0.0000     0.2104 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2104 f
  uce_1__uce/mem_resp_i[60] (net)                      13.4902              0.0000     0.2104 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0665   -0.0112 &   0.1992 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0739    0.0908     0.2900 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      18.4990              0.0000     0.2900 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2900 f
  data_mem_pkt_li[526] (net)                           18.4990              0.0000     0.2900 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2900 f
  core/data_mem_pkt_i[527] (net)                       18.4990              0.0000     0.2900 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2900 f
  core/be/data_mem_pkt_i[4] (net)                      18.4990              0.0000     0.2900 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2900 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               18.4990              0.0000     0.2900 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2900 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        18.4990              0.0000     0.2900 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0739   -0.0039 &   0.2860 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0380    0.0732     0.3593 f
  core/be/be_mem/dcache/n2315 (net)             1       3.0467              0.0000     0.3593 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0380    0.0000 &   0.3593 f
  data arrival time                                                                    0.3593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3675 r
  library hold time                                                         0.0179     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3593
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0262


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      19.9816              0.0000     0.1000 f
  U3227/IN4 (AO222X1)                                             0.0023    0.0007 @   0.1007 f
  U3227/Q (AO222X1)                                               0.0632    0.1073     0.2080 f
  mem_resp_li[651] (net)                        1      12.3123              0.0000     0.2080 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2080 f
  uce_1__uce/mem_resp_i[81] (net)                      12.3123              0.0000     0.2080 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.0632   -0.0038 &   0.2042 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0754    0.0910     0.2952 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      19.0512              0.0000     0.2952 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2952 f
  data_mem_pkt_li[547] (net)                           19.0512              0.0000     0.2952 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2952 f
  core/data_mem_pkt_i[548] (net)                       19.0512              0.0000     0.2952 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2952 f
  core/be/data_mem_pkt_i[25] (net)                     19.0512              0.0000     0.2952 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2952 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              19.0512              0.0000     0.2952 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2952 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       19.0512              0.0000     0.2952 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0754   -0.0070 &   0.2882 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0366    0.0722     0.3604 f
  core/be/be_mem/dcache/n2294 (net)             1       2.5165              0.0000     0.3604 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0366    0.0000 &   0.3605 f
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                             0.0000     0.3678
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3678 r
  library hold time                                                         0.0182     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0256


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      25.5083              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0035    0.0006 @   0.1006 f
  U3235/Q (AO222X1)                                               0.0573    0.1039     0.2045 f
  mem_resp_li[657] (net)                        1      10.5136              0.0000     0.2045 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2045 f
  uce_1__uce/mem_resp_i[87] (net)                      10.5136              0.0000     0.2045 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0573   -0.0020 &   0.2025 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0711    0.0873     0.2898 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      17.6304              0.0000     0.2898 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2898 f
  data_mem_pkt_li[553] (net)                           17.6304              0.0000     0.2898 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2898 f
  core/data_mem_pkt_i[554] (net)                       17.6304              0.0000     0.2898 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2898 f
  core/be/data_mem_pkt_i[31] (net)                     17.6304              0.0000     0.2898 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2898 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              17.6304              0.0000     0.2898 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2898 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       17.6304              0.0000     0.2898 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0711   -0.0004 &   0.2894 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0363    0.0716     0.3610 f
  core/be/be_mem/dcache/n2288 (net)             1       2.5032              0.0000     0.3610 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0363    0.0000 &   0.3610 f
  data arrival time                                                                    0.3610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0183     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3610
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0253


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2      14.2932              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3261/Q (AO222X1)                                               0.0961    0.0926     0.1929 r
  mem_resp_li[681] (net)                        1      25.1532              0.0000     0.1929 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1929 r
  uce_1__uce/mem_resp_i[111] (net)                     25.1532              0.0000     0.1929 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0961   -0.0244 &   0.1685 r
  uce_1__uce/U159/Q (AND2X1)                                      0.1277    0.1128 @   0.2813 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      37.1036              0.0000     0.2813 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2813 r
  data_mem_pkt_li[577] (net)                           37.1036              0.0000     0.2813 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2813 r
  core/data_mem_pkt_i[578] (net)                       37.1036              0.0000     0.2813 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2813 r
  core/be/data_mem_pkt_i[55] (net)                     37.1036              0.0000     0.2813 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2813 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              37.1036              0.0000     0.2813 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2813 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       37.1036              0.0000     0.2813 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1278   -0.0275 @   0.2538 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0356    0.0922     0.3459 r
  core/be/be_mem/dcache/n2264 (net)             1       2.8437              0.0000     0.3459 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0356    0.0000 &   0.3460 r
  data arrival time                                                                    0.3460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0259     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3460
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0249


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U249/IN2 (AND3X1)                                0.1318   -0.0036 &   0.2612 f
  core/be/be_mem/U249/Q (AND3X1)                                  0.0426    0.0995     0.3607 f
  core/be/be_mem/n46 (net)                      1       4.5128              0.0000     0.3607 f
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0426    0.0001 &   0.3607 f
  data arrival time                                                                    0.3607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3736 r
  library hold time                                                         0.0118     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.3607
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0247


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2      13.3247              0.0000     0.1000 f
  U3260/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.0898    0.1258     0.2258 f
  mem_resp_li[680] (net)                        1      22.3325              0.0000     0.2258 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2258 f
  uce_1__uce/mem_resp_i[110] (net)                     22.3325              0.0000     0.2258 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0898   -0.0130 &   0.2128 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1229    0.1218 @   0.3346 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      35.2209              0.0000     0.3346 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3346 f
  data_mem_pkt_li[576] (net)                           35.2209              0.0000     0.3346 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3346 f
  core/data_mem_pkt_i[577] (net)                       35.2209              0.0000     0.3346 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3346 f
  core/be/data_mem_pkt_i[54] (net)                     35.2209              0.0000     0.3346 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3346 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              35.2209              0.0000     0.3346 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3346 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       35.2209              0.0000     0.3346 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1229   -0.0268 @   0.3078 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0363    0.0799     0.3877 f
  core/be/be_mem/dcache/n2265 (net)             1       2.6558              0.0000     0.3877 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0363    0.0000 &   0.3877 f
  data arrival time                                                                    0.3877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3960     0.3960
  clock reconvergence pessimism                                             0.0000     0.3960
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3960 r
  library hold time                                                         0.0154     0.4113
  data required time                                                                   0.4113
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4113
  data arrival time                                                                   -0.3877
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0236


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      11.1232              0.0000     0.1000 f
  U3247/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3247/Q (AO222X1)                                               0.0970    0.1305     0.2306 f
  mem_resp_li[668] (net)                        1      24.9483              0.0000     0.2306 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2306 f
  uce_1__uce/mem_resp_i[98] (net)                      24.9483              0.0000     0.2306 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0970   -0.0181 &   0.2124 f
  uce_1__uce/U145/Q (AND2X1)                                      0.1082    0.1148     0.3272 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      29.8514              0.0000     0.3272 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3272 f
  data_mem_pkt_li[564] (net)                           29.8514              0.0000     0.3272 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3272 f
  core/data_mem_pkt_i[565] (net)                       29.8514              0.0000     0.3272 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3272 f
  core/be/data_mem_pkt_i[42] (net)                     29.8514              0.0000     0.3272 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3272 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              29.8514              0.0000     0.3272 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3272 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       29.8514              0.0000     0.3272 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1082   -0.0188 &   0.3084 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0369    0.0782     0.3866 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9088              0.0000     0.3866 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0369    0.0000 &   0.3867 f
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0152     0.4099
  data required time                                                                   0.4099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4099
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0233


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[105] (net)                          2      18.3693              0.0000     0.1000 r
  U3254/IN5 (AO222X1)                                             0.0020    0.0006 @   0.1006 r
  U3254/Q (AO222X1)                                               0.0750    0.0813     0.1819 r
  mem_resp_li[675] (net)                        1      17.2752              0.0000     0.1819 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1819 r
  uce_1__uce/mem_resp_i[105] (net)                     17.2752              0.0000     0.1819 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0750   -0.0074 &   0.1745 r
  uce_1__uce/U152/Q (AND2X1)                                      0.1181    0.1059 @   0.2804 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.9207              0.0000     0.2804 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2804 r
  data_mem_pkt_li[571] (net)                           33.9207              0.0000     0.2804 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2804 r
  core/data_mem_pkt_i[572] (net)                       33.9207              0.0000     0.2804 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2804 r
  core/be/data_mem_pkt_i[49] (net)                     33.9207              0.0000     0.2804 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2804 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.9207              0.0000     0.2804 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2804 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.9207              0.0000     0.2804 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1182   -0.0257 @   0.2547 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0368    0.0909     0.3456 r
  core/be/be_mem/dcache/n2270 (net)             1       3.2843              0.0000     0.3456 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0368    0.0000 &   0.3456 r
  data arrival time                                                                    0.3456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0262     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.3456
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0229


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      21.4186              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0026    0.0003 @   0.1003 f
  U3205/Q (AO222X1)                                               0.0672    0.1109     0.2111 f
  mem_resp_li[631] (net)                        1      14.0804              0.0000     0.2111 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2111 f
  uce_1__uce/mem_resp_i[61] (net)                      14.0804              0.0000     0.2111 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0672   -0.0022 &   0.2089 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0640    0.0852     0.2942 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      15.0716              0.0000     0.2942 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2942 f
  data_mem_pkt_li[527] (net)                           15.0716              0.0000     0.2942 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2942 f
  core/data_mem_pkt_i[528] (net)                       15.0716              0.0000     0.2942 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2942 f
  core/be/data_mem_pkt_i[5] (net)                      15.0716              0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               15.0716              0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        15.0716              0.0000     0.2942 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0640   -0.0013 &   0.2929 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0358    0.0704     0.3633 f
  core/be/be_mem/dcache/n2314 (net)             1       2.4953              0.0000     0.3633 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0358    0.0000 &   0.3633 f
  data arrival time                                                                    0.3633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                         0.0184     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3633
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0227


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      20.6095              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0025    0.0002 @   0.1002 f
  U3238/Q (AO222X1)                                               0.0844    0.1224     0.2227 f
  mem_resp_li[660] (net)                        1      20.3361              0.0000     0.2227 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2227 f
  uce_1__uce/mem_resp_i[90] (net)                      20.3361              0.0000     0.2227 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0844   -0.0158 &   0.2069 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0665    0.0893     0.2963 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      15.6831              0.0000     0.2963 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2963 f
  data_mem_pkt_li[556] (net)                           15.6831              0.0000     0.2963 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2963 f
  core/data_mem_pkt_i[557] (net)                       15.6831              0.0000     0.2963 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2963 f
  core/be/data_mem_pkt_i[34] (net)                     15.6831              0.0000     0.2963 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2963 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              15.6831              0.0000     0.2963 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2963 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       15.6831              0.0000     0.2963 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0665   -0.0048 &   0.2915 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0376    0.0722     0.3636 f
  core/be/be_mem/dcache/n2285 (net)             1       3.0750              0.0000     0.3636 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0376    0.0000 &   0.3637 f
  data arrival time                                                                    0.3637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0180     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3637
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0225


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[93] (net)                           2      12.8494              0.0000     0.1000 r
  U3241/IN6 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3241/Q (AO222X1)                                               0.0734    0.0829     0.1829 r
  mem_resp_li[663] (net)                        1      16.7236              0.0000     0.1829 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.1829 r
  uce_1__uce/mem_resp_i[93] (net)                      16.7236              0.0000     0.1829 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0734   -0.0129 &   0.1700 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1169    0.1052 @   0.2752 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      33.5052              0.0000     0.2752 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.2752 r
  data_mem_pkt_li[559] (net)                           33.5052              0.0000     0.2752 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.2752 r
  core/data_mem_pkt_i[560] (net)                       33.5052              0.0000     0.2752 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.2752 r
  core/be/data_mem_pkt_i[37] (net)                     33.5052              0.0000     0.2752 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.2752 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              33.5052              0.0000     0.2752 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.2752 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       33.5052              0.0000     0.2752 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1170   -0.0183 @   0.2569 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0356    0.0895     0.3465 r
  core/be/be_mem/dcache/n2282 (net)             1       2.7285              0.0000     0.3465 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0356    0.0000 &   0.3465 r
  data arrival time                                                                    0.3465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0259     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.3465
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0224


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      17.9019              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0017    0.0001 @   0.1001 f
  U3250/Q (AO222X1)                                               0.0783    0.1182     0.2183 f
  mem_resp_li[671] (net)                        1      18.1076              0.0000     0.2183 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2183 f
  uce_1__uce/mem_resp_i[101] (net)                     18.1076              0.0000     0.2183 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0783   -0.0061 &   0.2122 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1134    0.1147 @   0.3269 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.0855              0.0000     0.3269 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3269 f
  data_mem_pkt_li[567] (net)                           32.0855              0.0000     0.3269 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3269 f
  core/data_mem_pkt_i[568] (net)                       32.0855              0.0000     0.3269 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3269 f
  core/be/data_mem_pkt_i[45] (net)                     32.0855              0.0000     0.3269 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3269 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.0855              0.0000     0.3269 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3269 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.0855              0.0000     0.3269 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1135   -0.0176 @   0.3093 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0371    0.0792     0.3886 f
  core/be/be_mem/dcache/n2274 (net)             1       2.9829              0.0000     0.3886 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0371    0.0000 &   0.3886 f
  data arrival time                                                                    0.3886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0152     0.4109
  data required time                                                                   0.4109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4109
  data arrival time                                                                   -0.3886
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0223


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      24.0516              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0032    0.0003 @   0.1003 f
  U3233/Q (AO222X1)                                               0.0540    0.1014     0.2017 f
  mem_resp_li[656] (net)                        1       9.3350              0.0000     0.2017 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2017 f
  uce_1__uce/mem_resp_i[86] (net)                       9.3350              0.0000     0.2017 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0540    0.0003 &   0.2020 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0771    0.0899     0.2919 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.6900              0.0000     0.2919 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2919 f
  data_mem_pkt_li[552] (net)                           19.6900              0.0000     0.2919 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2919 f
  core/data_mem_pkt_i[553] (net)                       19.6900              0.0000     0.2919 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2919 f
  core/be/data_mem_pkt_i[30] (net)                     19.6900              0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2919 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.6900              0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2919 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.6900              0.0000     0.2919 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0771   -0.0030 &   0.2890 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0393    0.0746     0.3636 f
  core/be/be_mem/dcache/n2289 (net)             1       3.4170              0.0000     0.3636 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0393    0.0000 &   0.3636 f
  data arrival time                                                                    0.3636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                         0.0176     0.3858
  data required time                                                                   0.3858
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3858
  data arrival time                                                                   -0.3636
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0223


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      16.4926              0.0000     0.1000 f
  U3242/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3242/Q (AO222X1)                                               0.0708    0.1132     0.2134 f
  mem_resp_li[664] (net)                        1      15.3751              0.0000     0.2134 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2134 f
  uce_1__uce/mem_resp_i[94] (net)                      15.3751              0.0000     0.2134 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0708   -0.0100 &   0.2034 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0795    0.0946     0.2980 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.3790              0.0000     0.2980 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2980 f
  data_mem_pkt_li[560] (net)                           20.3790              0.0000     0.2980 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2980 f
  core/data_mem_pkt_i[561] (net)                       20.3790              0.0000     0.2980 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2980 f
  core/be/data_mem_pkt_i[38] (net)                     20.3790              0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.3790              0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.3790              0.0000     0.2980 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0795   -0.0057 &   0.2923 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0368    0.0728     0.3652 f
  core/be/be_mem/dcache/n2281 (net)             1       2.5054              0.0000     0.3652 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0368    0.0000 &   0.3652 f
  data arrival time                                                                    0.3652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                         0.0182     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.3652
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0213


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      14.0151              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3269/Q (AO222X1)                                               0.0905    0.1263     0.2265 f
  mem_resp_li[689] (net)                        1      22.5836              0.0000     0.2265 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2265 f
  uce_1__uce/mem_resp_i[119] (net)                     22.5836              0.0000     0.2265 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0905   -0.0166 &   0.2099 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1242    0.1227 @   0.3326 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      35.7455              0.0000     0.3326 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3326 f
  data_mem_pkt_li[585] (net)                           35.7455              0.0000     0.3326 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3326 f
  core/data_mem_pkt_i[586] (net)                       35.7455              0.0000     0.3326 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3326 f
  core/be/data_mem_pkt_i[63] (net)                     35.7455              0.0000     0.3326 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3326 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              35.7455              0.0000     0.3326 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3326 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       35.7455              0.0000     0.3326 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1243   -0.0226 @   0.3101 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0374    0.0811     0.3912 f
  core/be/be_mem/dcache/n2256 (net)             1       3.0778              0.0000     0.3912 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0374    0.0000 &   0.3912 f
  data arrival time                                                                    0.3912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0151     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0208


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2       9.7762              0.0000     0.1000 f
  U3258/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.0996    0.1322     0.2322 f
  mem_resp_li[678] (net)                        1      25.9079              0.0000     0.2322 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2322 f
  uce_1__uce/mem_resp_i[108] (net)                     25.9079              0.0000     0.2322 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0996   -0.0192 &   0.2130 f
  uce_1__uce/U156/Q (AND2X1)                                      0.0996    0.1106     0.3236 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      26.9331              0.0000     0.3236 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3236 f
  data_mem_pkt_li[574] (net)                           26.9331              0.0000     0.3236 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3236 f
  core/data_mem_pkt_i[575] (net)                       26.9331              0.0000     0.3236 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3236 f
  core/be/data_mem_pkt_i[52] (net)                     26.9331              0.0000     0.3236 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3236 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              26.9331              0.0000     0.3236 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3236 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       26.9331              0.0000     0.3236 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.0996   -0.0104 &   0.3132 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0763     0.3894 f
  core/be/be_mem/dcache/n2267 (net)             1       2.6383              0.0000     0.3894 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3895 f
  data arrival time                                                                    0.3895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0154     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.3895
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0207


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      14.1464              0.0000     0.1000 f
  U3262/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3262/Q (AO222X1)                                               0.0992    0.1315     0.2317 f
  mem_resp_li[682] (net)                        1      25.4786              0.0000     0.2317 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2317 f
  uce_1__uce/mem_resp_i[112] (net)                     25.4786              0.0000     0.2317 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0992   -0.0234 &   0.2083 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1175    0.1204 @   0.3287 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      33.2751              0.0000     0.3287 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3287 f
  data_mem_pkt_li[578] (net)                           33.2751              0.0000     0.3287 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3287 f
  core/data_mem_pkt_i[579] (net)                       33.2751              0.0000     0.3287 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3287 f
  core/be/data_mem_pkt_i[56] (net)                     33.2751              0.0000     0.3287 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3287 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              33.2751              0.0000     0.3287 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3287 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       33.2751              0.0000     0.3287 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1176   -0.0156 @   0.3131 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0358    0.0787     0.3918 f
  core/be/be_mem/dcache/n2263 (net)             1       2.5073              0.0000     0.3918 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0358    0.0000 &   0.3918 f
  data arrival time                                                                    0.3918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0155     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.3918
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0206


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2      15.8161              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3263/Q (AO222X1)                                               0.0949    0.1292     0.2296 f
  mem_resp_li[683] (net)                        1      24.1791              0.0000     0.2296 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2296 f
  uce_1__uce/mem_resp_i[113] (net)                     24.1791              0.0000     0.2296 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0949   -0.0196 &   0.2100 f
  uce_1__uce/U161/Q (AND2X1)                                      0.1263    0.1244 @   0.3344 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      36.2826              0.0000     0.3344 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3344 f
  data_mem_pkt_li[579] (net)                           36.2826              0.0000     0.3344 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3344 f
  core/data_mem_pkt_i[580] (net)                       36.2826              0.0000     0.3344 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3344 f
  core/be/data_mem_pkt_i[57] (net)                     36.2826              0.0000     0.3344 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3344 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              36.2826              0.0000     0.3344 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3344 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       36.2826              0.0000     0.3344 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1263   -0.0259 @   0.3085 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0371    0.0812     0.3897 f
  core/be/be_mem/dcache/n2262 (net)             1       2.9749              0.0000     0.3897 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0371    0.0000 &   0.3897 f
  data arrival time                                                                    0.3897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0151     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3897
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0202


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[75] (net)                           2      23.6695              0.0000     0.1000 r
  U3221/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 r
  U3221/Q (AO222X1)                                               0.0655    0.0761     0.1765 r
  mem_resp_li[645] (net)                        1      13.7745              0.0000     0.1765 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.1765 r
  uce_1__uce/mem_resp_i[75] (net)                      13.7745              0.0000     0.1765 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.0655   -0.0113 &   0.1652 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0768    0.0844     0.2496 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.9542              0.0000     0.2496 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2496 r
  data_mem_pkt_li[541] (net)                           18.9542              0.0000     0.2496 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2496 r
  core/data_mem_pkt_i[542] (net)                       18.9542              0.0000     0.2496 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2496 r
  core/be/data_mem_pkt_i[19] (net)                     18.9542              0.0000     0.2496 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2496 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.9542              0.0000     0.2496 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2496 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.9542              0.0000     0.2496 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0768   -0.0093 &   0.2403 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0350    0.0804     0.3207 r
  core/be/be_mem/dcache/n2300 (net)             1       2.6043              0.0000     0.3207 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0350    0.0000 &   0.3207 r
  data arrival time                                                                    0.3207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                        -0.0263     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3207
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0202


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2      16.3394              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 r
  U3271/Q (AO222X1)                                               0.0847    0.0864     0.1866 r
  mem_resp_li[691] (net)                        1      20.8827              0.0000     0.1866 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1866 r
  uce_1__uce/mem_resp_i[121] (net)                     20.8827              0.0000     0.1866 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0847   -0.0161 &   0.1706 r
  uce_1__uce/U170/Q (AND2X1)                                      0.1380    0.1124 @   0.2830 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      38.3568              0.0000     0.2830 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2830 r
  data_mem_pkt_li[587] (net)                           38.3568              0.0000     0.2830 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2830 r
  core/data_mem_pkt_i[588] (net)                       38.3568              0.0000     0.2830 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2830 r
  core/be/data_mem_pkt_i[65] (net)                     38.3568              0.0000     0.2830 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2830 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              38.3568              0.0000     0.2830 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2830 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       38.3568              0.0000     0.2830 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1382   -0.0262 @   0.2568 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0357    0.0940     0.3508 r
  core/be/be_mem/dcache/n2254 (net)             1       2.8790              0.0000     0.3508 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0357    0.0000 &   0.3508 r
  data arrival time                                                                    0.3508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0259     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3508
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0201


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[102] (net)                          2      21.7686              0.0000     0.1000 r
  U3251/IN6 (AO222X1)                                             0.0025    0.0008 @   0.1008 r
  U3251/Q (AO222X1)                                               0.0739    0.0834     0.1842 r
  mem_resp_li[672] (net)                        1      16.9196              0.0000     0.1842 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1842 r
  uce_1__uce/mem_resp_i[102] (net)                     16.9196              0.0000     0.1842 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0739   -0.0147 &   0.1694 r
  uce_1__uce/U149/Q (AND2X1)                                      0.1137    0.1037 @   0.2731 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      32.3540              0.0000     0.2731 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2731 r
  data_mem_pkt_li[568] (net)                           32.3540              0.0000     0.2731 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2731 r
  core/data_mem_pkt_i[569] (net)                       32.3540              0.0000     0.2731 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2731 r
  core/be/data_mem_pkt_i[46] (net)                     32.3540              0.0000     0.2731 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2731 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              32.3540              0.0000     0.2731 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2731 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       32.3540              0.0000     0.2731 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1137   -0.0127 @   0.2604 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0369    0.0899     0.3503 r
  core/be/be_mem/dcache/n2273 (net)             1       3.2767              0.0000     0.3503 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0369    0.0000 &   0.3503 r
  data arrival time                                                                    0.3503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0263     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.3503
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0191


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[115] (net)                          2      10.2939              0.0000     0.1000 r
  U3265/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3265/Q (AO222X1)                                               0.0755    0.0812     0.1814 r
  mem_resp_li[685] (net)                        1      17.4655              0.0000     0.1814 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.1814 r
  uce_1__uce/mem_resp_i[115] (net)                     17.4655              0.0000     0.1814 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0755   -0.0057 &   0.1757 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1267    0.1100 @   0.2857 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      36.9609              0.0000     0.2857 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.2857 r
  data_mem_pkt_li[581] (net)                           36.9609              0.0000     0.2857 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.2857 r
  core/data_mem_pkt_i[582] (net)                       36.9609              0.0000     0.2857 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.2857 r
  core/be/data_mem_pkt_i[59] (net)                     36.9609              0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              36.9609              0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       36.9609              0.0000     0.2857 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1267   -0.0248 @   0.2610 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0349    0.0912     0.3522 r
  core/be/be_mem/dcache/n2260 (net)             1       2.4872              0.0000     0.3522 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0349    0.0000 &   0.3522 r
  data arrival time                                                                    0.3522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0256     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.3522
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0190


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[107] (net)                          2      14.3418              0.0000     0.1000 r
  U3256/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3256/Q (AO222X1)                                               0.0997    0.0969     0.1972 r
  mem_resp_li[677] (net)                        1      26.3526              0.0000     0.1972 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.1972 r
  uce_1__uce/mem_resp_i[107] (net)                     26.3526              0.0000     0.1972 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0997   -0.0262 &   0.1710 r
  uce_1__uce/U155/Q (AND2X1)                                      0.1290    0.1139 @   0.2849 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      37.5774              0.0000     0.2849 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2849 r
  data_mem_pkt_li[573] (net)                           37.5774              0.0000     0.2849 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2849 r
  core/data_mem_pkt_i[574] (net)                       37.5774              0.0000     0.2849 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2849 r
  core/be/data_mem_pkt_i[51] (net)                     37.5774              0.0000     0.2849 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2849 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              37.5774              0.0000     0.2849 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2849 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       37.5774              0.0000     0.2849 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1291   -0.0255 @   0.2594 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0371    0.0931     0.3524 r
  core/be/be_mem/dcache/n2268 (net)             1       3.1865              0.0000     0.3524 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0371   -0.0007 &   0.3518 r
  data arrival time                                                                    0.3518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0263     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.3518
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0189


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      16.1985              0.0000     0.1000 f
  U3248/IN4 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3248/Q (AO222X1)                                               0.0716    0.1138     0.2141 f
  mem_resp_li[669] (net)                        1      15.6865              0.0000     0.2141 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2141 f
  uce_1__uce/mem_resp_i[99] (net)                      15.6865              0.0000     0.2141 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0716   -0.0032 &   0.2109 f
  uce_1__uce/U146/Q (AND2X1)                                      0.1167    0.1154 @   0.3263 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      33.2481              0.0000     0.3263 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3263 f
  data_mem_pkt_li[565] (net)                           33.2481              0.0000     0.3263 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3263 f
  core/data_mem_pkt_i[566] (net)                       33.2481              0.0000     0.3263 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3263 f
  core/be/data_mem_pkt_i[43] (net)                     33.2481              0.0000     0.3263 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3263 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              33.2481              0.0000     0.3263 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3263 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       33.2481              0.0000     0.3263 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1167   -0.0172 @   0.3091 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0401    0.0823     0.3915 f
  core/be/be_mem/dcache/n2276 (net)             1       4.0906              0.0000     0.3915 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0401    0.0001 &   0.3915 f
  data arrival time                                                                    0.3915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                         0.0144     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.3915
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0186


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      14.2657              0.0000     0.1000 f
  U3264/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.0947    0.1291     0.2293 f
  mem_resp_li[684] (net)                        1      24.1190              0.0000     0.2293 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2293 f
  uce_1__uce/mem_resp_i[114] (net)                     24.1190              0.0000     0.2293 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0947   -0.0225 &   0.2068 f
  uce_1__uce/U162/Q (AND2X1)                                      0.1216    0.1218 @   0.3287 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      34.7147              0.0000     0.3287 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3287 f
  data_mem_pkt_li[580] (net)                           34.7147              0.0000     0.3287 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3287 f
  core/data_mem_pkt_i[581] (net)                       34.7147              0.0000     0.3287 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3287 f
  core/be/data_mem_pkt_i[58] (net)                     34.7147              0.0000     0.3287 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3287 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              34.7147              0.0000     0.3287 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3287 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       34.7147              0.0000     0.3287 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1216   -0.0183 @   0.3103 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0395    0.0825     0.3928 f
  core/be/be_mem/dcache/n2261 (net)             1       3.8452              0.0000     0.3928 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0395    0.0000 &   0.3929 f
  data arrival time                                                                    0.3929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0146     0.4115
  data required time                                                                   0.4115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4115
  data arrival time                                                                   -0.3929
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0186


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[85] (net)                           2      28.8710              0.0000     0.1000 r
  U3232/IN5 (AO222X1)                                             0.0041    0.0006 @   0.1006 r
  U3232/Q (AO222X1)                                               0.0616    0.0742     0.1749 r
  mem_resp_li[655] (net)                        1      12.4104              0.0000     0.1749 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1749 r
  uce_1__uce/mem_resp_i[85] (net)                      12.4104              0.0000     0.1749 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0616   -0.0009 &   0.1739 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0644    0.0775     0.2515 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.5051              0.0000     0.2515 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2515 r
  data_mem_pkt_li[551] (net)                           14.5051              0.0000     0.2515 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2515 r
  core/data_mem_pkt_i[552] (net)                       14.5051              0.0000     0.2515 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2515 r
  core/be/data_mem_pkt_i[29] (net)                     14.5051              0.0000     0.2515 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2515 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.5051              0.0000     0.2515 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2515 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.5051              0.0000     0.2515 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0644   -0.0064 &   0.2451 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0346    0.0779     0.3229 r
  core/be/be_mem/dcache/n2290 (net)             1       2.7068              0.0000     0.3229 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0346    0.0000 &   0.3229 r
  data arrival time                                                                    0.3229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3229
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0185


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      17.0866              0.0000     0.1000 f
  U3240/IN4 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3240/Q (AO222X1)                                               0.0739    0.1147     0.2151 f
  mem_resp_li[662] (net)                        1      16.1771              0.0000     0.2151 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2151 f
  uce_1__uce/mem_resp_i[92] (net)                      16.1771              0.0000     0.2151 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0739   -0.0087 &   0.2064 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0781    0.0943     0.3007 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      19.8633              0.0000     0.3007 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3007 f
  data_mem_pkt_li[558] (net)                           19.8633              0.0000     0.3007 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3007 f
  core/data_mem_pkt_i[559] (net)                       19.8633              0.0000     0.3007 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3007 f
  core/be/data_mem_pkt_i[36] (net)                     19.8633              0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              19.8633              0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       19.8633              0.0000     0.3007 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0781   -0.0068 &   0.2939 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0386    0.0742     0.3681 f
  core/be/be_mem/dcache/n2283 (net)             1       3.1691              0.0000     0.3681 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0386    0.0000 &   0.3681 f
  data arrival time                                                                    0.3681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                         0.0178     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3681
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0179


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      11.1003              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3229/Q (AO222X1)                                               0.0763    0.1167     0.2168 f
  mem_resp_li[653] (net)                        1      17.3908              0.0000     0.2168 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2168 f
  uce_1__uce/mem_resp_i[83] (net)                      17.3908              0.0000     0.2168 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0763    0.0011 &   0.2179 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0738    0.0923     0.3102 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      18.3464              0.0000     0.3102 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3102 f
  data_mem_pkt_li[549] (net)                           18.3464              0.0000     0.3102 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3102 f
  core/data_mem_pkt_i[550] (net)                       18.3464              0.0000     0.3102 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3102 f
  core/be/data_mem_pkt_i[27] (net)                     18.3464              0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              18.3464              0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       18.3464              0.0000     0.3102 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0738   -0.0133 &   0.2969 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0361    0.0717     0.3686 f
  core/be/be_mem/dcache/n2292 (net)             1       2.3811              0.0000     0.3686 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0361    0.0000 &   0.3686 f
  data arrival time                                                                    0.3686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0184     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.3686
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0177


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2       9.5481              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3239/Q (AO222X1)                                               0.0778    0.1176     0.2177 f
  mem_resp_li[661] (net)                        1      17.9279              0.0000     0.2177 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2177 f
  uce_1__uce/mem_resp_i[91] (net)                      17.9279              0.0000     0.2177 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0778   -0.0175 &   0.2002 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0764    0.0940     0.2942 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      19.2038              0.0000     0.2942 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2942 f
  data_mem_pkt_li[557] (net)                           19.2038              0.0000     0.2942 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2942 f
  core/data_mem_pkt_i[558] (net)                       19.2038              0.0000     0.2942 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2942 f
  core/be/data_mem_pkt_i[35] (net)                     19.2038              0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2942 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              19.2038              0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2942 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       19.2038              0.0000     0.2942 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0764    0.0011 &   0.2952 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0377    0.0732     0.3685 f
  core/be/be_mem/dcache/n2284 (net)             1       2.8816              0.0000     0.3685 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0377    0.0000 &   0.3685 f
  data arrival time                                                                    0.3685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0180     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3685
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0176


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2       7.7514              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3266/Q (AO222X1)                                               0.0820    0.0847     0.1848 r
  mem_resp_li[686] (net)                        1      19.8885              0.0000     0.1848 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1848 r
  uce_1__uce/mem_resp_i[116] (net)                     19.8885              0.0000     0.1848 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0820   -0.0102 &   0.1746 r
  uce_1__uce/U164/Q (AND2X1)                                      0.1195    0.1073 @   0.2819 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      34.3381              0.0000     0.2819 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2819 r
  data_mem_pkt_li[582] (net)                           34.3381              0.0000     0.2819 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2819 r
  core/data_mem_pkt_i[583] (net)                       34.3381              0.0000     0.2819 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2819 r
  core/be/data_mem_pkt_i[60] (net)                     34.3381              0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              34.3381              0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       34.3381              0.0000     0.2819 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1196   -0.0312 @   0.2508 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0373    0.0914     0.3421 r
  core/be/be_mem/dcache/n2259 (net)             1       3.3414              0.0000     0.3421 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0373    0.0000 &   0.3421 r
  data arrival time                                                                    0.3421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3861     0.3861
  clock reconvergence pessimism                                             0.0000     0.3861
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3861 r
  library hold time                                                        -0.0265     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3421
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0175


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1534    0.0834     0.2465 r
  core/be/be_mem/n65 (net)                      5      13.4527              0.0000     0.2465 r
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1534   -0.0046 &   0.2419 r
  core/be/be_mem/U69/Q (AND2X1)                                   0.0464    0.0851     0.3270 r
  core/be/be_mem/n69 (net)                      3       8.2202              0.0000     0.3270 r
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)                       0.0464    0.0000 &   0.3270 r
  data arrival time                                                                    0.3270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3734     0.3734
  clock reconvergence pessimism                                             0.0000     0.3734
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)                               0.0000     0.3734 r
  library hold time                                                        -0.0290     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.3270
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0174


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2      19.1216              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0022    0.0003 @   0.1003 r
  U3219/Q (AO222X1)                                               0.0785    0.0832     0.1835 r
  mem_resp_li[643] (net)                        1      18.5777              0.0000     0.1835 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1835 r
  uce_1__uce/mem_resp_i[73] (net)                      18.5777              0.0000     0.1835 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0785   -0.0219 &   0.1616 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0736    0.0842     0.2458 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      17.6256              0.0000     0.2458 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2458 r
  data_mem_pkt_li[539] (net)                           17.6256              0.0000     0.2458 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2458 r
  core/data_mem_pkt_i[540] (net)                       17.6256              0.0000     0.2458 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2458 r
  core/be/data_mem_pkt_i[17] (net)                     17.6256              0.0000     0.2458 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2458 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              17.6256              0.0000     0.2458 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2458 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       17.6256              0.0000     0.2458 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0736   -0.0011 &   0.2447 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0341    0.0792     0.3239 r
  core/be/be_mem/dcache/n2302 (net)             1       2.3765              0.0000     0.3239 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0341    0.0000 &   0.3239 r
  data arrival time                                                                    0.3239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                        -0.0260     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3239
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0172


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[110] (net)                          2      13.8076              0.0000     0.1000 r
  U3260/IN5 (AO222X1)                                             0.0009   -0.0001 @   0.0999 r
  U3260/Q (AO222X1)                                               0.0886    0.0884     0.1883 r
  mem_resp_li[680] (net)                        1      22.3374              0.0000     0.1883 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1883 r
  uce_1__uce/mem_resp_i[110] (net)                     22.3374              0.0000     0.1883 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0886   -0.0123 &   0.1761 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1246    0.1105 @   0.2866 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      36.1224              0.0000     0.2866 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.2866 r
  data_mem_pkt_li[576] (net)                           36.1224              0.0000     0.2866 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.2866 r
  core/data_mem_pkt_i[577] (net)                       36.1224              0.0000     0.2866 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.2866 r
  core/be/data_mem_pkt_i[54] (net)                     36.1224              0.0000     0.2866 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.2866 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              36.1224              0.0000     0.2866 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.2866 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       36.1224              0.0000     0.2866 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1246   -0.0250 @   0.2616 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0355    0.0914     0.3530 r
  core/be/be_mem/dcache/n2265 (net)             1       2.8282              0.0000     0.3530 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0355    0.0000 &   0.3530 r
  data arrival time                                                                    0.3530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3960     0.3960
  clock reconvergence pessimism                                             0.0000     0.3960
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3960 r
  library hold time                                                        -0.0258     0.3701
  data required time                                                                   0.3701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3701
  data arrival time                                                                   -0.3530
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0171


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[98] (net)                           2      10.0536              0.0000     0.1000 r
  U3247/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3247/Q (AO222X1)                                               0.0956    0.0921     0.1921 r
  mem_resp_li[668] (net)                        1      24.9531              0.0000     0.1921 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1921 r
  uce_1__uce/mem_resp_i[98] (net)                      24.9531              0.0000     0.1921 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0956   -0.0167 &   0.1755 r
  uce_1__uce/U145/Q (AND2X1)                                      0.1108    0.1046     0.2801 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      30.7529              0.0000     0.2801 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2801 r
  data_mem_pkt_li[564] (net)                           30.7529              0.0000     0.2801 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2801 r
  core/data_mem_pkt_i[565] (net)                       30.7529              0.0000     0.2801 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2801 r
  core/be/data_mem_pkt_i[42] (net)                     30.7529              0.0000     0.2801 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2801 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              30.7529              0.0000     0.2801 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2801 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       30.7529              0.0000     0.2801 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1108   -0.0172 &   0.2628 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0362    0.0889     0.3517 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0812              0.0000     0.3517 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0362    0.0000 &   0.3518 r
  data arrival time                                                                    0.3518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0261     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.3518
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0169


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2      16.9607              0.0000     0.1000 f
  U3255/IN4 (AO222X1)                                             0.0017    0.0006 @   0.1006 f
  U3255/Q (AO222X1)                                               0.0851    0.1222     0.2228 f
  mem_resp_li[676] (net)                        1      20.2923              0.0000     0.2228 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2228 f
  uce_1__uce/mem_resp_i[106] (net)                     20.2923              0.0000     0.2228 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0851   -0.0104 &   0.2124 f
  uce_1__uce/U154/Q (AND2X1)                                      0.1232    0.1211 @   0.3335 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      35.3404              0.0000     0.3335 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3335 f
  data_mem_pkt_li[572] (net)                           35.3404              0.0000     0.3335 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3335 f
  core/data_mem_pkt_i[573] (net)                       35.3404              0.0000     0.3335 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3335 f
  core/be/data_mem_pkt_i[50] (net)                     35.3404              0.0000     0.3335 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3335 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              35.3404              0.0000     0.3335 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3335 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       35.3404              0.0000     0.3335 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1233   -0.0203 @   0.3132 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0363    0.0800     0.3932 f
  core/be/be_mem/dcache/n2269 (net)             1       2.6617              0.0000     0.3932 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0363    0.0000 &   0.3932 f
  data arrival time                                                                    0.3932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0154     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3932
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0168


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2      24.1296              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0035    0.0014 @   0.1014 r
  U3207/Q (AO222X1)                                               0.0657    0.0764     0.1778 r
  mem_resp_li[633] (net)                        1      13.8408              0.0000     0.1778 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1778 r
  uce_1__uce/mem_resp_i[63] (net)                      13.8408              0.0000     0.1778 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0657   -0.0094 &   0.1684 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0662    0.0790     0.2474 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      15.1215              0.0000     0.2474 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2474 r
  data_mem_pkt_li[529] (net)                           15.1215              0.0000     0.2474 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2474 r
  core/data_mem_pkt_i[530] (net)                       15.1215              0.0000     0.2474 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2474 r
  core/be/data_mem_pkt_i[7] (net)                      15.1215              0.0000     0.2474 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2474 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               15.1215              0.0000     0.2474 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2474 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        15.1215              0.0000     0.2474 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0662   -0.0009 &   0.2465 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0347    0.0783     0.3247 r
  core/be/be_mem/dcache/n2312 (net)             1       2.7034              0.0000     0.3247 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0347    0.0000 &   0.3248 r
  data arrival time                                                                    0.3248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3677 r
  library hold time                                                        -0.0262     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3248
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0167


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2      21.8634              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0027    0.0004 @   0.1004 r
  U3222/Q (AO222X1)                                               0.0659    0.0764     0.1768 r
  mem_resp_li[646] (net)                        1      13.9251              0.0000     0.1768 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1768 r
  uce_1__uce/mem_resp_i[76] (net)                      13.9251              0.0000     0.1768 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0659   -0.0110 &   0.1658 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0760    0.0841     0.2499 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      18.6693              0.0000     0.2499 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2499 r
  data_mem_pkt_li[542] (net)                           18.6693              0.0000     0.2499 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2499 r
  core/data_mem_pkt_i[543] (net)                       18.6693              0.0000     0.2499 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2499 r
  core/be/data_mem_pkt_i[20] (net)                     18.6693              0.0000     0.2499 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2499 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              18.6693              0.0000     0.2499 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2499 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       18.6693              0.0000     0.2499 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0760   -0.0063 &   0.2436 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0363    0.0812     0.3248 r
  core/be/be_mem/dcache/n2299 (net)             1       3.0696              0.0000     0.3248 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0363    0.0000 &   0.3248 r
  data arrival time                                                                    0.3248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3248
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0165


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[62] (net)                           2      25.8759              0.0000     0.1000 r
  U3206/IN6 (AO222X1)                                             0.0038    0.0013 @   0.1013 r
  U3206/Q (AO222X1)                                               0.0607    0.0761     0.1773 r
  mem_resp_li[632] (net)                        1      12.0871              0.0000     0.1773 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1773 r
  uce_1__uce/mem_resp_i[62] (net)                      12.0871              0.0000     0.1773 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0607   -0.0012 &   0.1762 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0607    0.0754     0.2515 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      13.1768              0.0000     0.2515 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2515 r
  data_mem_pkt_li[528] (net)                           13.1768              0.0000     0.2515 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2515 r
  core/data_mem_pkt_i[529] (net)                       13.1768              0.0000     0.2515 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2515 r
  core/be/data_mem_pkt_i[6] (net)                      13.1768              0.0000     0.2515 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2515 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               13.1768              0.0000     0.2515 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2515 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        13.1768              0.0000     0.2515 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0607   -0.0035 &   0.2480 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0347    0.0770     0.3250 r
  core/be/be_mem/dcache/n2313 (net)             1       2.7200              0.0000     0.3250 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0347    0.0000 &   0.3250 r
  data arrival time                                                                    0.3250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3250
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0164


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[65] (net)                           2      26.0957              0.0000     0.1000 r
  U3209/IN5 (AO222X1)                                             0.0040    0.0006 @   0.1006 r
  U3209/Q (AO222X1)                                               0.0616    0.0742     0.1747 r
  mem_resp_li[635] (net)                        1      12.3903              0.0000     0.1747 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1747 r
  uce_1__uce/mem_resp_i[65] (net)                      12.3903              0.0000     0.1747 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0616   -0.0049 &   0.1699 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0704    0.0807     0.2505 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      16.6860              0.0000     0.2505 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2505 r
  data_mem_pkt_li[531] (net)                           16.6860              0.0000     0.2505 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2505 r
  core/data_mem_pkt_i[532] (net)                       16.6860              0.0000     0.2505 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2505 r
  core/be/data_mem_pkt_i[9] (net)                      16.6860              0.0000     0.2505 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2505 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               16.6860              0.0000     0.2505 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2505 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        16.6860              0.0000     0.2505 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0704   -0.0063 &   0.2443 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0365    0.0803     0.3245 r
  core/be/be_mem/dcache/n2310 (net)             1       3.2444              0.0000     0.3245 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0365    0.0000 &   0.3246 r
  data arrival time                                                                    0.3246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                        -0.0267     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3246
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0162


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      14.8618              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3270/Q (AO222X1)                                               0.0882    0.1242     0.2244 f
  mem_resp_li[690] (net)                        1      21.4238              0.0000     0.2244 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2244 f
  uce_1__uce/mem_resp_i[120] (net)                     21.4238              0.0000     0.2244 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0882   -0.0102 &   0.2142 f
  uce_1__uce/U169/Q (AND2X1)                                      0.1275    0.1241 @   0.3383 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      36.8540              0.0000     0.3383 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3383 f
  data_mem_pkt_li[586] (net)                           36.8540              0.0000     0.3383 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3383 f
  core/data_mem_pkt_i[587] (net)                       36.8540              0.0000     0.3383 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3383 f
  core/be/data_mem_pkt_i[64] (net)                     36.8540              0.0000     0.3383 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3383 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              36.8540              0.0000     0.3383 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3383 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       36.8540              0.0000     0.3383 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.1276   -0.0225 @   0.3158 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0357    0.0802     0.3960 f
  core/be/be_mem/dcache/n2255 (net)             1       2.4599              0.0000     0.3960 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0357    0.0000 &   0.3960 f
  data arrival time                                                                    0.3960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3966 r
  library hold time                                                         0.0155     0.4121
  data required time                                                                   0.4121
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4121
  data arrival time                                                                   -0.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0161


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      25.3211              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0034    0.0002 @   0.1002 r
  U3202/Q (AO222X1)                                               0.0685    0.0781     0.1783 r
  mem_resp_li[628] (net)                        1      14.8716              0.0000     0.1783 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1783 r
  uce_1__uce/mem_resp_i[58] (net)                      14.8716              0.0000     0.1783 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0685   -0.0080 &   0.1703 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0642    0.0782     0.2485 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      14.3728              0.0000     0.2485 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2485 r
  data_mem_pkt_li[524] (net)                           14.3728              0.0000     0.2485 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2485 r
  core/data_mem_pkt_i[525] (net)                       14.3728              0.0000     0.2485 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2485 r
  core/be/data_mem_pkt_i[2] (net)                      14.3728              0.0000     0.2485 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2485 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               14.3728              0.0000     0.2485 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2485 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        14.3728              0.0000     0.2485 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0642   -0.0028 &   0.2458 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0791     0.3249 r
  core/be/be_mem/dcache/n2317 (net)             1       3.3402              0.0000     0.3249 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3249 r
  data arrival time                                                                    0.3249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0267     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3249
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0160


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[78] (net)                           2      23.8064              0.0000     0.1000 r
  U3224/IN5 (AO222X1)                                             0.0032    0.0004 @   0.1004 r
  U3224/Q (AO222X1)                                               0.0685    0.0780     0.1784 r
  mem_resp_li[648] (net)                        1      14.8538              0.0000     0.1784 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.1784 r
  uce_1__uce/mem_resp_i[78] (net)                      14.8538              0.0000     0.1784 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0685   -0.0115 &   0.1669 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0722    0.0824     0.2493 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      17.2678              0.0000     0.2493 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2493 r
  data_mem_pkt_li[544] (net)                           17.2678              0.0000     0.2493 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2493 r
  core/data_mem_pkt_i[545] (net)                       17.2678              0.0000     0.2493 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2493 r
  core/be/data_mem_pkt_i[22] (net)                     17.2678              0.0000     0.2493 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2493 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              17.2678              0.0000     0.2493 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2493 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       17.2678              0.0000     0.2493 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0722   -0.0033 &   0.2459 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0347    0.0793     0.3253 r
  core/be/be_mem/dcache/n2297 (net)             1       2.5799              0.0000     0.3253 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0347    0.0000 &   0.3253 r
  data arrival time                                                                    0.3253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                        -0.0262     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3253
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0159


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      16.1786              0.0000     0.1000 f
  U3253/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 f
  U3253/Q (AO222X1)                                               0.0821    0.1207     0.2211 f
  mem_resp_li[674] (net)                        1      19.5218              0.0000     0.2211 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2211 f
  uce_1__uce/mem_resp_i[104] (net)                     19.5218              0.0000     0.2211 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0821   -0.0060 &   0.2151 f
  uce_1__uce/U151/Q (AND2X1)                                      0.1146    0.1160 @   0.3311 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      32.4578              0.0000     0.3311 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3311 f
  data_mem_pkt_li[570] (net)                           32.4578              0.0000     0.3311 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3311 f
  core/data_mem_pkt_i[571] (net)                       32.4578              0.0000     0.3311 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3311 f
  core/be/data_mem_pkt_i[48] (net)                     32.4578              0.0000     0.3311 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3311 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              32.4578              0.0000     0.3311 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3311 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       32.4578              0.0000     0.3311 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1147   -0.0162 @   0.3149 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0371    0.0793     0.3943 f
  core/be/be_mem/dcache/n2271 (net)             1       2.9619              0.0000     0.3943 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0371    0.0000 &   0.3943 f
  data arrival time                                                                    0.3943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                         0.0152     0.4099
  data required time                                                                   0.4099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4099
  data arrival time                                                                   -0.3943
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0156


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[70] (net)                           2      21.6204              0.0000     0.1000 r
  U3215/IN5 (AO222X1)                                             0.0025    0.0006 @   0.1006 r
  U3215/Q (AO222X1)                                               0.0610    0.0735     0.1741 r
  mem_resp_li[640] (net)                        1      12.1841              0.0000     0.1741 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.1741 r
  uce_1__uce/mem_resp_i[70] (net)                      12.1841              0.0000     0.1741 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0610   -0.0030 &   0.1710 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0670    0.0789     0.2499 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      15.4386              0.0000     0.2499 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2499 r
  data_mem_pkt_li[536] (net)                           15.4386              0.0000     0.2499 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2499 r
  core/data_mem_pkt_i[537] (net)                       15.4386              0.0000     0.2499 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2499 r
  core/be/data_mem_pkt_i[14] (net)                     15.4386              0.0000     0.2499 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2499 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              15.4386              0.0000     0.2499 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2499 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       15.4386              0.0000     0.2499 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0670   -0.0011 &   0.2488 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0335    0.0776     0.3264 r
  core/be/be_mem/dcache/n2305 (net)             1       2.2727              0.0000     0.3264 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0335    0.0000 &   0.3264 r
  data arrival time                                                                    0.3264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0259     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.3264
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0153


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2       8.7602              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3258/Q (AO222X1)                                               0.0981    0.0935     0.1936 r
  mem_resp_li[678] (net)                        1      25.9128              0.0000     0.1936 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.1936 r
  uce_1__uce/mem_resp_i[108] (net)                     25.9128              0.0000     0.1936 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0981   -0.0178 &   0.1758 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1026    0.1010     0.2768 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      27.8345              0.0000     0.2768 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2768 r
  data_mem_pkt_li[574] (net)                           27.8345              0.0000     0.2768 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2768 r
  core/data_mem_pkt_i[575] (net)                       27.8345              0.0000     0.2768 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2768 r
  core/be/data_mem_pkt_i[52] (net)                     27.8345              0.0000     0.2768 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2768 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              27.8345              0.0000     0.2768 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2768 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       27.8345              0.0000     0.2768 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1026   -0.0097 &   0.2671 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0356    0.0865     0.3536 r
  core/be/be_mem/dcache/n2267 (net)             1       2.8107              0.0000     0.3536 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0356    0.0000 &   0.3537 r
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0259     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0153


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      22.2597              0.0000     0.1000 r
  U3203/IN5 (AO222X1)                                             0.0028    0.0007 @   0.1007 r
  U3203/Q (AO222X1)                                               0.0655    0.0762     0.1769 r
  mem_resp_li[629] (net)                        1      13.7859              0.0000     0.1769 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.1769 r
  uce_1__uce/mem_resp_i[59] (net)                      13.7859              0.0000     0.1769 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0655   -0.0021 &   0.1749 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0610    0.0761     0.2510 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      13.2553              0.0000     0.2510 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2510 r
  data_mem_pkt_li[525] (net)                           13.2553              0.0000     0.2510 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2510 r
  core/data_mem_pkt_i[526] (net)                       13.2553              0.0000     0.2510 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2510 r
  core/be/data_mem_pkt_i[3] (net)                      13.2553              0.0000     0.2510 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2510 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               13.2553              0.0000     0.2510 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2510 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        13.2553              0.0000     0.2510 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0610   -0.0013 &   0.2496 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0347    0.0771     0.3268 r
  core/be/be_mem/dcache/n2316 (net)             1       2.7332              0.0000     0.3268 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0347    0.0000 &   0.3268 r
  data arrival time                                                                    0.3268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3268
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0146


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[113] (net)                          2      16.1428              0.0000     0.1000 r
  U3263/IN5 (AO222X1)                                             0.0015    0.0002 @   0.1002 r
  U3263/Q (AO222X1)                                               0.0935    0.0912     0.1915 r
  mem_resp_li[683] (net)                        1      24.1840              0.0000     0.1915 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1915 r
  uce_1__uce/mem_resp_i[113] (net)                     24.1840              0.0000     0.1915 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0935   -0.0181 &   0.1734 r
  uce_1__uce/U161/Q (AND2X1)                                      0.1278    0.1126 @   0.2860 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      37.1841              0.0000     0.2860 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2860 r
  data_mem_pkt_li[579] (net)                           37.1841              0.0000     0.2860 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2860 r
  core/data_mem_pkt_i[580] (net)                       37.1841              0.0000     0.2860 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2860 r
  core/be/data_mem_pkt_i[57] (net)                     37.1841              0.0000     0.2860 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2860 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              37.1841              0.0000     0.2860 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2860 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       37.1841              0.0000     0.2860 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1279   -0.0245 @   0.2615 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0367    0.0928     0.3543 r
  core/be/be_mem/dcache/n2262 (net)             1       3.1473              0.0000     0.3543 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0367    0.0000 &   0.3544 r
  data arrival time                                                                    0.3544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0262     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3544
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0143


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2      21.8399              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0025    0.0006 @   0.1006 r
  U3210/Q (AO222X1)                                               0.0624    0.0743     0.1749 r
  mem_resp_li[636] (net)                        1      12.6819              0.0000     0.1749 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.1749 r
  uce_1__uce/mem_resp_i[66] (net)                      12.6819              0.0000     0.1749 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0624   -0.0013 &   0.1737 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0633    0.0770     0.2507 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      14.1089              0.0000     0.2507 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2507 r
  data_mem_pkt_li[532] (net)                           14.1089              0.0000     0.2507 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2507 r
  core/data_mem_pkt_i[533] (net)                       14.1089              0.0000     0.2507 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2507 r
  core/be/data_mem_pkt_i[10] (net)                     14.1089              0.0000     0.2507 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2507 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              14.1089              0.0000     0.2507 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2507 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       14.1089              0.0000     0.2507 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0633   -0.0006 &   0.2501 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0342    0.0773     0.3274 r
  core/be/be_mem/dcache/n2309 (net)             1       2.5721              0.0000     0.3274 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0342    0.0000 &   0.3274 r
  data arrival time                                                                    0.3274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0261     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3274
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0141


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[119] (net)                          2      13.9983              0.0000     0.1000 r
  U3269/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3269/Q (AO222X1)                                               0.0892    0.0888     0.1892 r
  mem_resp_li[689] (net)                        1      22.5884              0.0000     0.1892 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1892 r
  uce_1__uce/mem_resp_i[119] (net)                     22.5884              0.0000     0.1892 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0892   -0.0153 &   0.1739 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1261    0.1113 @   0.2852 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      36.6470              0.0000     0.2852 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2852 r
  data_mem_pkt_li[585] (net)                           36.6470              0.0000     0.2852 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2852 r
  core/data_mem_pkt_i[586] (net)                       36.6470              0.0000     0.2852 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2852 r
  core/be/data_mem_pkt_i[63] (net)                     36.6470              0.0000     0.2852 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2852 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              36.6470              0.0000     0.2852 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2852 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       36.6470              0.0000     0.2852 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1262   -0.0211 @   0.2640 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0369    0.0926     0.3567 r
  core/be/be_mem/dcache/n2256 (net)             1       3.2502              0.0000     0.3567 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0369    0.0000 &   0.3567 r
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0263     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0139


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[101] (net)                          2      16.5004              0.0000     0.1000 r
  U3250/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3250/Q (AO222X1)                                               0.0773    0.0824     0.1826 r
  mem_resp_li[671] (net)                        1      18.1125              0.0000     0.1826 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.1826 r
  uce_1__uce/mem_resp_i[101] (net)                     18.1125              0.0000     0.1826 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0773   -0.0056 &   0.1770 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1156    0.1049 @   0.2820 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.9870              0.0000     0.2820 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2820 r
  data_mem_pkt_li[567] (net)                           32.9870              0.0000     0.2820 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2820 r
  core/data_mem_pkt_i[568] (net)                       32.9870              0.0000     0.2820 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2820 r
  core/be/data_mem_pkt_i[45] (net)                     32.9870              0.0000     0.2820 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2820 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.9870              0.0000     0.2820 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2820 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.9870              0.0000     0.2820 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1156   -0.0163 @   0.2656 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0364    0.0901     0.3557 r
  core/be/be_mem/dcache/n2274 (net)             1       3.1553              0.0000     0.3557 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0364    0.0000 &   0.3557 r
  data arrival time                                                                    0.3557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0261     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.3557
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0139


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      18.1839              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3245/Q (AO222X1)                                               0.0840    0.1221     0.2225 f
  mem_resp_li[666] (net)                        1      20.2063              0.0000     0.2225 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2225 f
  uce_1__uce/mem_resp_i[96] (net)                      20.2063              0.0000     0.2225 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0840   -0.0077 &   0.2147 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0780    0.0958     0.3106 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      19.6681              0.0000     0.3106 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3106 f
  data_mem_pkt_li[562] (net)                           19.6681              0.0000     0.3106 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3106 f
  core/data_mem_pkt_i[563] (net)                       19.6681              0.0000     0.3106 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3106 f
  core/be/data_mem_pkt_i[40] (net)                     19.6681              0.0000     0.3106 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3106 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              19.6681              0.0000     0.3106 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3106 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       19.6681              0.0000     0.3106 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0780   -0.0109 &   0.2996 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0371    0.0729     0.3725 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6278              0.0000     0.3725 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0371    0.0000 &   0.3725 f
  data arrival time                                                                    0.3725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                         0.0181     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3725
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0136


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      10.5040              0.0000     0.1000 f
  U3249/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3249/Q (AO222X1)                                               0.0954    0.1294     0.2294 f
  mem_resp_li[670] (net)                        1      24.3604              0.0000     0.2294 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2294 f
  uce_1__uce/mem_resp_i[100] (net)                     24.3604              0.0000     0.2294 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0954   -0.0179 &   0.2115 f
  uce_1__uce/U147/Q (AND2X1)                                      0.1090    0.1149     0.3265 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      30.1167              0.0000     0.3265 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3265 f
  data_mem_pkt_li[566] (net)                           30.1167              0.0000     0.3265 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3265 f
  core/data_mem_pkt_i[567] (net)                       30.1167              0.0000     0.3265 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3265 f
  core/be/data_mem_pkt_i[44] (net)                     30.1167              0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3265 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              30.1167              0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3265 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       30.1167              0.0000     0.3265 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1090   -0.0081 &   0.3183 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0367    0.0782     0.3965 f
  core/be/be_mem/dcache/n2275 (net)             1       2.8275              0.0000     0.3965 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0367    0.0000 &   0.3965 f
  data arrival time                                                                    0.3965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0152     0.4100
  data required time                                                                   0.4100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4100
  data arrival time                                                                   -0.3965
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0135


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2      22.0483              0.0000     0.1000 r
  U3208/IN6 (AO222X1)                                             0.0027    0.0009 @   0.1009 r
  U3208/Q (AO222X1)                                               0.0683    0.0804     0.1813 r
  mem_resp_li[634] (net)                        1      14.8551              0.0000     0.1813 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.1813 r
  uce_1__uce/mem_resp_i[64] (net)                      14.8551              0.0000     0.1813 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0683   -0.0077 &   0.1737 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0603    0.0760     0.2497 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      12.9550              0.0000     0.2497 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2497 r
  data_mem_pkt_li[530] (net)                           12.9550              0.0000     0.2497 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2497 r
  core/data_mem_pkt_i[531] (net)                       12.9550              0.0000     0.2497 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2497 r
  core/be/data_mem_pkt_i[8] (net)                      12.9550              0.0000     0.2497 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2497 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               12.9550              0.0000     0.2497 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2497 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        12.9550              0.0000     0.2497 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0603    0.0002 &   0.2499 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0362    0.0779     0.3278 r
  core/be/be_mem/dcache/n2311 (net)             1       3.2232              0.0000     0.3278 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0362    0.0000 &   0.3278 r
  data arrival time                                                                    0.3278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                        -0.0266     0.3408
  data required time                                                                   0.3408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3408
  data arrival time                                                                   -0.3278
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0130


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      18.1173              0.0000     0.1000 f
  U3226/IN4 (AO222X1)                                             0.0021    0.0002 @   0.1002 f
  U3226/Q (AO222X1)                                               0.0732    0.1149     0.2152 f
  mem_resp_li[650] (net)                        1      16.2734              0.0000     0.2152 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2152 f
  uce_1__uce/mem_resp_i[80] (net)                      16.2734              0.0000     0.2152 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0732   -0.0030 &   0.2122 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0756    0.0928     0.3050 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      18.9975              0.0000     0.3050 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3050 f
  data_mem_pkt_li[546] (net)                           18.9975              0.0000     0.3050 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3050 f
  core/data_mem_pkt_i[547] (net)                       18.9975              0.0000     0.3050 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3050 f
  core/be/data_mem_pkt_i[24] (net)                     18.9975              0.0000     0.3050 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3050 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              18.9975              0.0000     0.3050 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3050 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       18.9975              0.0000     0.3050 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0756   -0.0038 &   0.3012 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0363    0.0720     0.3732 f
  core/be/be_mem/dcache/n2295 (net)             1       2.4000              0.0000     0.3732 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0363    0.0000 &   0.3732 f
  data arrival time                                                                    0.3732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0183     0.3862
  data required time                                                                   0.3862
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3862
  data arrival time                                                                   -0.3732
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0130


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1534    0.0834     0.2465 r
  core/be/be_mem/n65 (net)                      5      13.4527              0.0000     0.2465 r
  core/be/be_mem/U251/IN2 (AND3X1)                                0.1534   -0.0046 &   0.2419 r
  core/be/be_mem/U251/Q (AND3X1)                                  0.0417    0.0913     0.3331 r
  core/be/be_mem/n38 (net)                      1       3.3406              0.0000     0.3331 r
  core/be/be_mem/load_access_fault_mem3_reg/D (DFFX1)             0.0417    0.0000 &   0.3332 r
  data arrival time                                                                    0.3332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/load_access_fault_mem3_reg/CLK (DFFX1)                     0.0000     0.3735 r
  library hold time                                                        -0.0275     0.3460
  data required time                                                                   0.3460
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3460
  data arrival time                                                                   -0.3332
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0129


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[114] (net)                          2      12.9660              0.0000     0.1000 r
  U3264/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3264/Q (AO222X1)                                               0.0933    0.0910     0.1914 r
  mem_resp_li[684] (net)                        1      24.1238              0.0000     0.1914 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.1914 r
  uce_1__uce/mem_resp_i[114] (net)                     24.1238              0.0000     0.1914 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0933   -0.0210 &   0.1703 r
  uce_1__uce/U162/Q (AND2X1)                                      0.1233    0.1105 @   0.2808 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      35.6162              0.0000     0.2808 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2808 r
  data_mem_pkt_li[580] (net)                           35.6162              0.0000     0.2808 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2808 r
  core/data_mem_pkt_i[581] (net)                       35.6162              0.0000     0.2808 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2808 r
  core/be/data_mem_pkt_i[58] (net)                     35.6162              0.0000     0.2808 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2808 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              35.6162              0.0000     0.2808 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2808 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       35.6162              0.0000     0.2808 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1234   -0.0173 @   0.2635 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0393    0.0936     0.3570 r
  core/be/be_mem/dcache/n2261 (net)             1       4.0176              0.0000     0.3570 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0393    0.0000 &   0.3571 r
  data arrival time                                                                    0.3571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0270     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.3571
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0128


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[112] (net)                          2      13.7254              0.0000     0.1000 r
  U3262/IN6 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3262/Q (AO222X1)                                               0.0973    0.0957     0.1958 r
  mem_resp_li[682] (net)                        1      25.4835              0.0000     0.1958 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1958 r
  uce_1__uce/mem_resp_i[112] (net)                     25.4835              0.0000     0.1958 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0973   -0.0217 &   0.1741 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1195    0.1091 @   0.2832 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.1766              0.0000     0.2832 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2832 r
  data_mem_pkt_li[578] (net)                           34.1766              0.0000     0.2832 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2832 r
  core/data_mem_pkt_i[579] (net)                       34.1766              0.0000     0.2832 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2832 r
  core/be/data_mem_pkt_i[56] (net)                     34.1766              0.0000     0.2832 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2832 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.1766              0.0000     0.2832 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2832 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.1766              0.0000     0.2832 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1196   -0.0147 @   0.2685 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0352    0.0900     0.3585 r
  core/be/be_mem/dcache/n2263 (net)             1       2.6797              0.0000     0.3585 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0352    0.0000 &   0.3585 r
  data arrival time                                                                    0.3585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0257     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.3585
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0127


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2      20.6876              0.0000     0.1000 r
  U3211/IN5 (AO222X1)                                             0.0026    0.0008 @   0.1008 r
  U3211/Q (AO222X1)                                               0.0634    0.0749     0.1757 r
  mem_resp_li[637] (net)                        1      13.0291              0.0000     0.1757 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.1757 r
  uce_1__uce/mem_resp_i[67] (net)                      13.0291              0.0000     0.1757 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.0634    0.0006 &   0.1763 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0643    0.0777     0.2540 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      14.4619              0.0000     0.2540 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2540 r
  data_mem_pkt_li[533] (net)                           14.4619              0.0000     0.2540 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2540 r
  core/data_mem_pkt_i[534] (net)                       14.4619              0.0000     0.2540 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2540 r
  core/be/data_mem_pkt_i[11] (net)                     14.4619              0.0000     0.2540 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2540 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              14.4619              0.0000     0.2540 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2540 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       14.4619              0.0000     0.2540 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0643   -0.0018 &   0.2523 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0339    0.0773     0.3296 r
  core/be/be_mem/dcache/n2308 (net)             1       2.4431              0.0000     0.3296 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0339    0.0000 &   0.3296 r
  data arrival time                                                                    0.3296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0260     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3296
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0120


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[74] (net)                           2      19.6982              0.0000     0.1000 r
  U3220/IN6 (AO222X1)                                             0.0022    0.0007 @   0.1007 r
  U3220/Q (AO222X1)                                               0.0663    0.0792     0.1799 r
  mem_resp_li[644] (net)                        1      14.1437              0.0000     0.1799 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.1799 r
  uce_1__uce/mem_resp_i[74] (net)                      14.1437              0.0000     0.1799 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.0663   -0.0063 &   0.1736 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0668    0.0794     0.2530 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.3281              0.0000     0.2530 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2530 r
  data_mem_pkt_li[540] (net)                           15.3281              0.0000     0.2530 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2530 r
  core/data_mem_pkt_i[541] (net)                       15.3281              0.0000     0.2530 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2530 r
  core/be/data_mem_pkt_i[18] (net)                     15.3281              0.0000     0.2530 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2530 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.3281              0.0000     0.2530 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2530 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.3281              0.0000     0.2530 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0668   -0.0030 &   0.2500 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0366    0.0797     0.3296 r
  core/be/be_mem/dcache/n2301 (net)             1       3.3338              0.0000     0.3296 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0366    0.0000 &   0.3297 r
  data arrival time                                                                    0.3297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                        -0.0267     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3297
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0110


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      14.3151              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3267/Q (AO222X1)                                               0.0923    0.1270     0.2275 f
  mem_resp_li[687] (net)                        1      22.9295              0.0000     0.2275 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2275 f
  uce_1__uce/mem_resp_i[117] (net)                     22.9295              0.0000     0.2275 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0923   -0.0039 &   0.2236 f
  uce_1__uce/U165/Q (AND2X1)                                      0.1180    0.1195 @   0.3431 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      33.4904              0.0000     0.3431 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3431 f
  data_mem_pkt_li[583] (net)                           33.4904              0.0000     0.3431 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3431 f
  core/data_mem_pkt_i[584] (net)                       33.4904              0.0000     0.3431 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3431 f
  core/be/data_mem_pkt_i[61] (net)                     33.4904              0.0000     0.3431 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3431 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              33.4904              0.0000     0.3431 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3431 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       33.4904              0.0000     0.3431 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1180   -0.0207 @   0.3224 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0360    0.0789     0.4013 f
  core/be/be_mem/dcache/n2258 (net)             1       2.5602              0.0000     0.4013 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0360    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                         0.0154     0.4123
  data required time                                                                   0.4123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4123
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0109


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2      13.5862              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3268/Q (AO222X1)                                               0.0902    0.1261     0.2262 f
  mem_resp_li[688] (net)                        1      22.4826              0.0000     0.2262 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2262 f
  uce_1__uce/mem_resp_i[118] (net)                     22.4826              0.0000     0.2262 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0902   -0.0145 &   0.2117 f
  uce_1__uce/U167/Q (AND2X1)                                      0.1269    0.1241 @   0.3358 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      36.6284              0.0000     0.3358 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3358 f
  data_mem_pkt_li[584] (net)                           36.6284              0.0000     0.3358 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3358 f
  core/data_mem_pkt_i[585] (net)                       36.6284              0.0000     0.3358 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3358 f
  core/be/data_mem_pkt_i[62] (net)                     36.6284              0.0000     0.3358 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3358 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              36.6284              0.0000     0.3358 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3358 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       36.6284              0.0000     0.3358 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1269   -0.0164 @   0.3194 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0357    0.0800     0.3994 f
  core/be/be_mem/dcache/n2257 (net)             1       2.4364              0.0000     0.3994 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0357    0.0000 &   0.3994 f
  data arrival time                                                                    0.3994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0155     0.4103
  data required time                                                                   0.4103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4103
  data arrival time                                                                   -0.3994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0109


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[90] (net)                           2      19.2504              0.0000     0.1000 r
  U3238/IN5 (AO222X1)                                             0.0022    0.0004 @   0.1004 r
  U3238/Q (AO222X1)                                               0.0832    0.0858     0.1862 r
  mem_resp_li[660] (net)                        1      20.3409              0.0000     0.1862 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.1862 r
  uce_1__uce/mem_resp_i[90] (net)                      20.3409              0.0000     0.1862 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0832   -0.0148 &   0.1714 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0708    0.0833     0.2547 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      16.5845              0.0000     0.2547 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2547 r
  data_mem_pkt_li[556] (net)                           16.5845              0.0000     0.2547 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2547 r
  core/data_mem_pkt_i[557] (net)                       16.5845              0.0000     0.2547 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2547 r
  core/be/data_mem_pkt_i[34] (net)                     16.5845              0.0000     0.2547 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2547 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              16.5845              0.0000     0.2547 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2547 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       16.5845              0.0000     0.2547 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0708   -0.0045 &   0.2502 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0365    0.0804     0.3306 r
  core/be/be_mem/dcache/n2285 (net)             1       3.2474              0.0000     0.3306 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0365    0.0000 &   0.3306 r
  data arrival time                                                                    0.3306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0267     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3306
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0108


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[68] (net)                           2      19.9636              0.0000     0.1000 r
  U3213/IN6 (AO222X1)                                             0.0024    0.0001 @   0.1001 r
  U3213/Q (AO222X1)                                               0.0610    0.0760     0.1762 r
  mem_resp_li[638] (net)                        1      12.1819              0.0000     0.1762 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1762 r
  uce_1__uce/mem_resp_i[68] (net)                      12.1819              0.0000     0.1762 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0610   -0.0010 &   0.1752 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0715    0.0812     0.2564 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      17.0974              0.0000     0.2564 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2564 r
  data_mem_pkt_li[534] (net)                           17.0974              0.0000     0.2564 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2564 r
  core/data_mem_pkt_i[535] (net)                       17.0974              0.0000     0.2564 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2564 r
  core/be/data_mem_pkt_i[12] (net)                     17.0974              0.0000     0.2564 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2564 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              17.0974              0.0000     0.2564 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2564 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       17.0974              0.0000     0.2564 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0715   -0.0043 &   0.2521 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0357    0.0799     0.3320 r
  core/be/be_mem/dcache/n2307 (net)             1       2.9379              0.0000     0.3320 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0357   -0.0006 &   0.3314 r
  data arrival time                                                                    0.3314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0265     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3314
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0097


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[99] (net)                           2      17.6090              0.0000     0.1000 r
  U3248/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3248/Q (AO222X1)                                               0.0708    0.0789     0.1794 r
  mem_resp_li[669] (net)                        1      15.6913              0.0000     0.1794 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.1794 r
  uce_1__uce/mem_resp_i[99] (net)                      15.6913              0.0000     0.1794 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0708   -0.0030 &   0.1764 r
  uce_1__uce/U146/Q (AND2X1)                                      0.1186    0.1057 @   0.2821 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      34.1496              0.0000     0.2821 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.2821 r
  data_mem_pkt_li[565] (net)                           34.1496              0.0000     0.2821 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.2821 r
  core/data_mem_pkt_i[566] (net)                       34.1496              0.0000     0.2821 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.2821 r
  core/be/data_mem_pkt_i[43] (net)                     34.1496              0.0000     0.2821 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.2821 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              34.1496              0.0000     0.2821 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.2821 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       34.1496              0.0000     0.2821 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1187   -0.0161 @   0.2660 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0398    0.0930     0.3590 r
  core/be/be_mem/dcache/n2276 (net)             1       4.2630              0.0000     0.3590 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0398    0.0001 &   0.3590 r
  data arrival time                                                                    0.3590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0271     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3590
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0095


  Startpoint: io_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[42] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[42] (net)                           2       7.4905              0.0000     0.1000 r
  U3188/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3188/Q (AO222X1)                                               0.2089    0.1382 @   0.2382 r
  mem_resp_li[612] (net)                        1      61.9203              0.0000     0.2382 r
  uce_1__uce/mem_resp_i[42] (bp_uce_02_3)                                   0.0000     0.2382 r
  uce_1__uce/mem_resp_i[42] (net)                      61.9203              0.0000     0.2382 r
  uce_1__uce/U816/IN2 (AND2X1)                                    0.2089   -0.0818 @   0.1564 r
  uce_1__uce/U816/Q (AND2X1)                                      0.1224    0.1182 @   0.2745 r
  uce_1__uce/tag_mem_pkt_o[29] (net)            2      32.0460              0.0000     0.2745 r
  uce_1__uce/tag_mem_pkt_o[29] (bp_uce_02_3)                                0.0000     0.2745 r
  tag_mem_pkt_li[68] (net)                             32.0460              0.0000     0.2745 r
  core/tag_mem_pkt_i[72] (bp_core_minimal_02_0)                             0.0000     0.2745 r
  core/tag_mem_pkt_i[72] (net)                         32.0460              0.0000     0.2745 r
  core/be/tag_mem_pkt_i[29] (bp_be_top_02_0)                                0.0000     0.2745 r
  core/be/tag_mem_pkt_i[29] (net)                      32.0460              0.0000     0.2745 r
  core/be/be_mem/tag_mem_pkt_i[29] (bp_be_mem_top_02_0)                     0.0000     0.2745 r
  core/be/be_mem/tag_mem_pkt_i[29] (net)               32.0460              0.0000     0.2745 r
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (bp_be_dcache_02_0_0)             0.0000     0.2745 r
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (net)        32.0460              0.0000     0.2745 r
  core/be/be_mem/dcache/U1238/IN1 (AND2X1)                        0.1226   -0.0218 @   0.2527 r
  core/be/be_mem/dcache/U1238/Q (AND2X1)                          0.0695    0.0914     0.3441 r
  core/be/be_mem/dcache/tag_mem_data_li[26] (net)     2  15.1839            0.0000     0.3441 r
  core/be/be_mem/dcache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3441 r
  core/be/be_mem/dcache/tag_mem/data_i[150] (net)      15.1839              0.0000     0.3441 r
  core/be/be_mem/dcache/tag_mem/icc_place45/INP (NBUFFX2)         0.0695   -0.0088 &   0.3353 r
  core/be/be_mem/dcache/tag_mem/icc_place45/Z (NBUFFX2)           0.0253    0.0567     0.3920 r
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       2.7399              0.0000     0.3920 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[26] (saed90_248x64_1P_bit)   0.0253  -0.0006 &   0.3914 r d 
  data arrival time                                                                    0.3914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.3914
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0087


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_access_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1534    0.0834     0.2465 r
  core/be/be_mem/n65 (net)                      5      13.4527              0.0000     0.2465 r
  core/be/be_mem/U249/IN2 (AND3X1)                                0.1534   -0.0045 &   0.2419 r
  core/be/be_mem/U249/Q (AND3X1)                                  0.0458    0.0942     0.3361 r
  core/be/be_mem/n46 (net)                      1       4.6852              0.0000     0.3361 r
  core/be/be_mem/store_access_fault_mem3_reg/D (DFFX1)            0.0458    0.0001 &   0.3362 r
  data arrival time                                                                    0.3362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  core/be/be_mem/store_access_fault_mem3_reg/CLK (DFFX1)                    0.0000     0.3736 r
  library hold time                                                        -0.0288     0.3448
  data required time                                                                   0.3448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3448
  data arrival time                                                                   -0.3362
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0086


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[60] (net)                           2      22.9772              0.0000     0.1000 r
  U3204/IN6 (AO222X1)                                             0.0034    0.0014 @   0.1014 r
  U3204/Q (AO222X1)                                               0.0646    0.0783     0.1797 r
  mem_resp_li[630] (net)                        1      13.4950              0.0000     0.1797 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1797 r
  uce_1__uce/mem_resp_i[60] (net)                      13.4950              0.0000     0.1797 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0646   -0.0105 &   0.1692 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0779    0.0849     0.2541 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      19.4005              0.0000     0.2541 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2541 r
  data_mem_pkt_li[526] (net)                           19.4005              0.0000     0.2541 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2541 r
  core/data_mem_pkt_i[527] (net)                       19.4005              0.0000     0.2541 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2541 r
  core/be/data_mem_pkt_i[4] (net)                      19.4005              0.0000     0.2541 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2541 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               19.4005              0.0000     0.2541 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2541 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        19.4005              0.0000     0.2541 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0779   -0.0038 &   0.2504 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0819     0.3323 r
  core/be/be_mem/dcache/n2315 (net)             1       3.2191              0.0000     0.3323 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3323 r
  data arrival time                                                                    0.3323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3675 r
  library hold time                                                        -0.0267     0.3408
  data required time                                                                   0.3408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3408
  data arrival time                                                                   -0.3323
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0085


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2      16.7852              0.0000     0.1000 f
  U3228/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 f
  U3228/Q (AO222X1)                                               0.1028    0.1343     0.2347 f
  mem_resp_li[652] (net)                        1      27.0664              0.0000     0.2347 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2347 f
  uce_1__uce/mem_resp_i[82] (net)                      27.0664              0.0000     0.2347 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1028   -0.0200 &   0.2148 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0810    0.1006     0.3153 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      20.4823              0.0000     0.3153 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3153 f
  data_mem_pkt_li[548] (net)                           20.4823              0.0000     0.3153 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3153 f
  core/data_mem_pkt_i[549] (net)                       20.4823              0.0000     0.3153 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3153 f
  core/be/data_mem_pkt_i[26] (net)                     20.4823              0.0000     0.3153 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3153 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              20.4823              0.0000     0.3153 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3153 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       20.4823              0.0000     0.3153 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0810   -0.0105 &   0.3048 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0368    0.0729     0.3778 f
  core/be/be_mem/dcache/n2293 (net)             1       2.4516              0.0000     0.3778 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0368    0.0000 &   0.3778 f
  data arrival time                                                                    0.3778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0182     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.3778
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0083


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      21.0611              0.0000     0.1000 r
  U3227/IN6 (AO222X1)                                             0.0024    0.0004 @   0.1004 r
  U3227/Q (AO222X1)                                               0.0613    0.0762     0.1767 r
  mem_resp_li[651] (net)                        1      12.3172              0.0000     0.1767 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.1767 r
  uce_1__uce/mem_resp_i[81] (net)                      12.3172              0.0000     0.1767 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.0613   -0.0033 &   0.1734 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0794    0.0853     0.2587 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      19.9526              0.0000     0.2587 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2587 r
  data_mem_pkt_li[547] (net)                           19.9526              0.0000     0.2587 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2587 r
  core/data_mem_pkt_i[548] (net)                       19.9526              0.0000     0.2587 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2587 r
  core/be/data_mem_pkt_i[25] (net)                     19.9526              0.0000     0.2587 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2587 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              19.9526              0.0000     0.2587 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2587 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       19.9526              0.0000     0.2587 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0794   -0.0067 &   0.2520 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0354    0.0812     0.3331 r
  core/be/be_mem/dcache/n2294 (net)             1       2.6889              0.0000     0.3331 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0354    0.0000 &   0.3331 r
  data arrival time                                                                    0.3331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                             0.0000     0.3678
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3678 r
  library hold time                                                        -0.0264     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3331
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0083


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN51 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1612    0.0631 @   0.1631 f
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1534    0.0834     0.2465 r
  core/be/be_mem/n65 (net)                      5      13.4527              0.0000     0.2465 r
  core/be/be_mem/U368/IN2 (AO22X1)                                0.1534   -0.0045 &   0.2420 r
  core/be/be_mem/U368/Q (AO22X1)                                  0.0357    0.0976     0.3395 r
  core/be/be_mem/n36 (net)                      1       3.4038              0.0000     0.3395 r
  core/be/be_mem/is_store_rr_reg/D (DFFX1)                        0.0357    0.0000 &   0.3396 r
  data arrival time                                                                    0.3396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)                                0.0000     0.3731 r
  library hold time                                                        -0.0255     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.3396
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0081


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2       9.8988              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3249/Q (AO222X1)                                               0.0940    0.0913     0.1913 r
  mem_resp_li[670] (net)                        1      24.3652              0.0000     0.1913 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.1913 r
  uce_1__uce/mem_resp_i[100] (net)                     24.3652              0.0000     0.1913 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0940   -0.0166 &   0.1748 r
  uce_1__uce/U147/Q (AND2X1)                                      0.1115    0.1047     0.2795 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      31.0182              0.0000     0.2795 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2795 r
  data_mem_pkt_li[566] (net)                           31.0182              0.0000     0.2795 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2795 r
  core/data_mem_pkt_i[567] (net)                       31.0182              0.0000     0.2795 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2795 r
  core/be/data_mem_pkt_i[44] (net)                     31.0182              0.0000     0.2795 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2795 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              31.0182              0.0000     0.2795 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2795 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       31.0182              0.0000     0.2795 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1115   -0.0073 &   0.2722 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0360    0.0889     0.3611 r
  core/be/be_mem/dcache/n2275 (net)             1       2.9999              0.0000     0.3611 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0360    0.0000 &   0.3611 r
  data arrival time                                                                    0.3611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.3611
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0077


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[94] (net)                           2      15.7908              0.0000     0.1000 r
  U3242/IN5 (AO222X1)                                             0.0015    0.0005 @   0.1005 r
  U3242/Q (AO222X1)                                               0.0700    0.0784     0.1790 r
  mem_resp_li[664] (net)                        1      15.3799              0.0000     0.1790 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1790 r
  uce_1__uce/mem_resp_i[94] (net)                      15.3799              0.0000     0.1790 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0700   -0.0095 &   0.1694 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0833    0.0883     0.2577 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.2805              0.0000     0.2577 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2577 r
  data_mem_pkt_li[560] (net)                           21.2805              0.0000     0.2577 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2577 r
  core/data_mem_pkt_i[561] (net)                       21.2805              0.0000     0.2577 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2577 r
  core/be/data_mem_pkt_i[38] (net)                     21.2805              0.0000     0.2577 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2577 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.2805              0.0000     0.2577 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2577 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.2805              0.0000     0.2577 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0833   -0.0055 &   0.2522 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0355    0.0820     0.3342 r
  core/be/be_mem/dcache/n2281 (net)             1       2.6778              0.0000     0.3342 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0355    0.0000 &   0.3342 r
  data arrival time                                                                    0.3342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                        -0.0264     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.3342
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0076


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[87] (net)                           2      24.0723              0.0000     0.1000 r
  U3235/IN5 (AO222X1)                                             0.0034    0.0011 @   0.1011 r
  U3235/Q (AO222X1)                                               0.0564    0.0710     0.1721 r
  mem_resp_li[657] (net)                        1      10.5184              0.0000     0.1721 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.1721 r
  uce_1__uce/mem_resp_i[87] (net)                      10.5184              0.0000     0.1721 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0564   -0.0019 &   0.1702 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0754    0.0826     0.2529 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      18.5319              0.0000     0.2529 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2529 r
  data_mem_pkt_li[553] (net)                           18.5319              0.0000     0.2529 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2529 r
  core/data_mem_pkt_i[554] (net)                       18.5319              0.0000     0.2529 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2529 r
  core/be/data_mem_pkt_i[31] (net)                     18.5319              0.0000     0.2529 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2529 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              18.5319              0.0000     0.2529 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2529 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       18.5319              0.0000     0.2529 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0754    0.0010 &   0.2539 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0351    0.0802     0.3341 r
  core/be/be_mem/dcache/n2288 (net)             1       2.6756              0.0000     0.3341 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0351    0.0000 &   0.3341 r
  data arrival time                                                                    0.3341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0263     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3341
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0075


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      14.2088              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3259/Q (AO222X1)                                               0.0857    0.1230     0.2232 f
  mem_resp_li[679] (net)                        1      20.8129              0.0000     0.2232 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2232 f
  uce_1__uce/mem_resp_i[109] (net)                     20.8129              0.0000     0.2232 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0857   -0.0003 &   0.2230 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1235    0.1214 @   0.3444 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      35.4409              0.0000     0.3444 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3444 f
  data_mem_pkt_li[575] (net)                           35.4409              0.0000     0.3444 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3444 f
  core/data_mem_pkt_i[576] (net)                       35.4409              0.0000     0.3444 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3444 f
  core/be/data_mem_pkt_i[53] (net)                     35.4409              0.0000     0.3444 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3444 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              35.4409              0.0000     0.3444 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3444 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       35.4409              0.0000     0.3444 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1236   -0.0221 @   0.3223 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0365    0.0802     0.4025 f
  core/be/be_mem/dcache/n2266 (net)             1       2.7534              0.0000     0.4025 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0365    0.0000 &   0.4026 f
  data arrival time                                                                    0.4026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                         0.0153     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.4026
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0075


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[104] (net)                          2      16.1539              0.0000     0.1000 r
  U3253/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3253/Q (AO222X1)                                               0.0810    0.0844     0.1847 r
  mem_resp_li[674] (net)                        1      19.5266              0.0000     0.1847 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1847 r
  uce_1__uce/mem_resp_i[104] (net)                     19.5266              0.0000     0.1847 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0810   -0.0055 &   0.1792 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1167    0.1059 @   0.2851 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      33.3593              0.0000     0.2851 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2851 r
  data_mem_pkt_li[570] (net)                           33.3593              0.0000     0.2851 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2851 r
  core/data_mem_pkt_i[571] (net)                       33.3593              0.0000     0.2851 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2851 r
  core/be/data_mem_pkt_i[48] (net)                     33.3593              0.0000     0.2851 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2851 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              33.3593              0.0000     0.2851 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2851 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       33.3593              0.0000     0.2851 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1168   -0.0142 @   0.2709 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0364    0.0903     0.3612 r
  core/be/be_mem/dcache/n2271 (net)             1       3.1343              0.0000     0.3612 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0364    0.0000 &   0.3612 r
  data arrival time                                                                    0.3612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0261     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3612
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0074


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[106] (net)                          2      16.8049              0.0000     0.1000 r
  U3255/IN6 (AO222X1)                                             0.0016    0.0005 @   0.1005 r
  U3255/Q (AO222X1)                                               0.0832    0.0882     0.1887 r
  mem_resp_li[676] (net)                        1      20.2972              0.0000     0.1887 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.1887 r
  uce_1__uce/mem_resp_i[106] (net)                     20.2972              0.0000     0.1887 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0832   -0.0097 &   0.1790 r
  uce_1__uce/U154/Q (AND2X1)                                      0.1249    0.1100 @   0.2890 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      36.2418              0.0000     0.2890 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2890 r
  data_mem_pkt_li[572] (net)                           36.2418              0.0000     0.2890 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2890 r
  core/data_mem_pkt_i[573] (net)                       36.2418              0.0000     0.2890 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2890 r
  core/be/data_mem_pkt_i[50] (net)                     36.2418              0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              36.2418              0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       36.2418              0.0000     0.2890 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1249   -0.0190 @   0.2700 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0355    0.0915     0.3615 r
  core/be/be_mem/dcache/n2269 (net)             1       2.8341              0.0000     0.3615 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0355    0.0000 &   0.3615 r
  data arrival time                                                                    0.3615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0258     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.3615
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0074


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      21.8402              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0027    0.0003 @   0.1003 r
  U3205/Q (AO222X1)                                               0.0664    0.0766     0.1769 r
  mem_resp_li[631] (net)                        1      14.0852              0.0000     0.1769 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1769 r
  uce_1__uce/mem_resp_i[61] (net)                      14.0852              0.0000     0.1769 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0664   -0.0021 &   0.1749 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0686    0.0803     0.2552 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      15.9731              0.0000     0.2552 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2552 r
  data_mem_pkt_li[527] (net)                           15.9731              0.0000     0.2552 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2552 r
  core/data_mem_pkt_i[528] (net)                       15.9731              0.0000     0.2552 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2552 r
  core/be/data_mem_pkt_i[5] (net)                      15.9731              0.0000     0.2552 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2552 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               15.9731              0.0000     0.2552 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2552 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        15.9731              0.0000     0.2552 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0686    0.0004 &   0.2556 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0347    0.0787     0.3343 r
  core/be/be_mem/dcache/n2314 (net)             1       2.6677              0.0000     0.3343 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0347    0.0000 &   0.3343 r
  data arrival time                                                                    0.3343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3343
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0070


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[120] (net)                          2      14.2910              0.0000     0.1000 r
  U3270/IN6 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3270/Q (AO222X1)                                               0.0862    0.0898     0.1900 r
  mem_resp_li[690] (net)                        1      21.4287              0.0000     0.1900 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1900 r
  uce_1__uce/mem_resp_i[120] (net)                     21.4287              0.0000     0.1900 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0862   -0.0094 &   0.1806 r
  uce_1__uce/U169/Q (AND2X1)                                      0.1292    0.1124 @   0.2930 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      37.7555              0.0000     0.2930 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2930 r
  data_mem_pkt_li[586] (net)                           37.7555              0.0000     0.2930 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2930 r
  core/data_mem_pkt_i[587] (net)                       37.7555              0.0000     0.2930 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2930 r
  core/be/data_mem_pkt_i[64] (net)                     37.7555              0.0000     0.2930 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2930 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              37.7555              0.0000     0.2930 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2930 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       37.7555              0.0000     0.2930 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.1292   -0.0209 @   0.2720 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0350    0.0920     0.3640 r
  core/be/be_mem/dcache/n2255 (net)             1       2.6323              0.0000     0.3640 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0350    0.0000 &   0.3640 r
  data arrival time                                                                    0.3640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3966 r
  library hold time                                                        -0.0257     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3640
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0068


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      17.8518              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3236/Q (AO222X1)                                               0.0988    0.1319     0.2321 f
  mem_resp_li[658] (net)                        1      25.6072              0.0000     0.2321 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2321 f
  uce_1__uce/mem_resp_i[88] (net)                      25.6072              0.0000     0.2321 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0988   -0.0155 &   0.2166 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0783    0.0984     0.3150 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.5757              0.0000     0.3150 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3150 f
  data_mem_pkt_li[554] (net)                           19.5757              0.0000     0.3150 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3150 f
  core/data_mem_pkt_i[555] (net)                       19.5757              0.0000     0.3150 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3150 f
  core/be/data_mem_pkt_i[32] (net)                     19.5757              0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.5757              0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.5757              0.0000     0.3150 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0783   -0.0086 &   0.3064 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0380    0.0737     0.3801 f
  core/be/be_mem/dcache/n2287 (net)             1       2.9574              0.0000     0.3801 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0380   -0.0006 &   0.3795 f
  data arrival time                                                                    0.3795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0179     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3795
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0065


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      18.3334              0.0000     0.1000 f
  U3237/IN4 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3237/Q (AO222X1)                                               0.0974    0.1305     0.2308 f
  mem_resp_li[659] (net)                        1      24.8249              0.0000     0.2308 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2308 f
  uce_1__uce/mem_resp_i[89] (net)                      24.8249              0.0000     0.2308 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.0974   -0.0148 &   0.2161 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0897    0.1047     0.3207 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      23.5502              0.0000     0.3207 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3207 f
  data_mem_pkt_li[555] (net)                           23.5502              0.0000     0.3207 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3207 f
  core/data_mem_pkt_i[556] (net)                       23.5502              0.0000     0.3207 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3207 f
  core/be/data_mem_pkt_i[33] (net)                     23.5502              0.0000     0.3207 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3207 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              23.5502              0.0000     0.3207 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3207 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       23.5502              0.0000     0.3207 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0897   -0.0161 &   0.3046 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0382    0.0750     0.3796 f
  core/be/be_mem/dcache/n2286 (net)             1       2.7566              0.0000     0.3796 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0382    0.0000 &   0.3796 f
  data arrival time                                                                    0.3796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                         0.0179     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3796
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0063


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      16.3381              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3243/Q (AO222X1)                                               0.0797    0.1192     0.2193 f
  mem_resp_li[665] (net)                        1      18.6482              0.0000     0.2193 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2193 f
  uce_1__uce/mem_resp_i[95] (net)                      18.6482              0.0000     0.2193 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0797    0.0012 &   0.2206 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0735    0.0926     0.3132 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      18.1796              0.0000     0.3132 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3132 f
  data_mem_pkt_li[561] (net)                           18.1796              0.0000     0.3132 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3132 f
  core/data_mem_pkt_i[562] (net)                       18.1796              0.0000     0.3132 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3132 f
  core/be/data_mem_pkt_i[39] (net)                     18.1796              0.0000     0.3132 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3132 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              18.1796              0.0000     0.3132 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3132 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       18.1796              0.0000     0.3132 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0735   -0.0042 &   0.3090 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0363    0.0718     0.3808 f
  core/be/be_mem/dcache/n2280 (net)             1       2.4594              0.0000     0.3808 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0363    0.0000 &   0.3808 f
  data arrival time                                                                    0.3808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                         0.0183     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.3808
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0057


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[27] (net)                           2      16.7853              0.0000     0.1000 r
  U3171/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3171/Q (AO222X1)                                               0.2223    0.1442 @   0.2445 r
  mem_resp_li[597] (net)                        1      66.4230              0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (net)                      66.4230              0.0000     0.2445 r
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2223   -0.1056 @   0.1389 r
  uce_1__uce/U801/Q (AND2X1)                                      0.1051    0.1141 @   0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.6634              0.0000     0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2531 r
  tag_mem_pkt_li[53] (net)                             27.6634              0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (net)                         27.6634              0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (net)                      27.6634              0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1052   -0.0139 @   0.2392 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0690    0.1026 @   0.3417 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.7217            0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.7217              0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/icc_place44/INP (NBUFFX2)         0.0690   -0.0031 @   0.3386 r
  core/be/be_mem/dcache/tag_mem/icc_place44/Z (NBUFFX2)           0.0251    0.0566     0.3952 r
  core/be/be_mem/dcache/tag_mem/n192 (net)      1       2.6746              0.0000     0.3952 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[11] (saed90_248x64_1P_bit)   0.0251  -0.0005 &   0.3947 r d 
  data arrival time                                                                    0.3947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.3947
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0054


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      10.2725              0.0000     0.1000 r
  U3229/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3229/Q (AO222X1)                                               0.0754    0.0811     0.1814 r
  mem_resp_li[653] (net)                        1      17.3956              0.0000     0.1814 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1814 r
  uce_1__uce/mem_resp_i[83] (net)                      17.3956              0.0000     0.1814 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0754    0.0011 &   0.1825 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0779    0.0861     0.2685 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      19.2479              0.0000     0.2685 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2685 r
  data_mem_pkt_li[549] (net)                           19.2479              0.0000     0.2685 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2685 r
  core/data_mem_pkt_i[550] (net)                       19.2479              0.0000     0.2685 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2685 r
  core/be/data_mem_pkt_i[27] (net)                     19.2479              0.0000     0.2685 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2685 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              19.2479              0.0000     0.2685 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2685 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       19.2479              0.0000     0.2685 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0779   -0.0127 &   0.2558 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0349    0.0806     0.3364 r
  core/be/be_mem/dcache/n2292 (net)             1       2.5535              0.0000     0.3364 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0349    0.0000 &   0.3364 r
  data arrival time                                                                    0.3364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0262     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.3364
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0053


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[86] (net)                           2      23.6896              0.0000     0.1000 r
  U3233/IN5 (AO222X1)                                             0.0032    0.0009 @   0.1009 r
  U3233/Q (AO222X1)                                               0.0531    0.0690     0.1699 r
  mem_resp_li[656] (net)                        1       9.3399              0.0000     0.1699 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1699 r
  uce_1__uce/mem_resp_i[86] (net)                       9.3399              0.0000     0.1699 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0531    0.0003 &   0.1702 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0811    0.0851     0.2553 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.5915              0.0000     0.2553 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2553 r
  data_mem_pkt_li[552] (net)                           20.5915              0.0000     0.2553 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2553 r
  core/data_mem_pkt_i[553] (net)                       20.5915              0.0000     0.2553 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2553 r
  core/be/data_mem_pkt_i[30] (net)                     20.5915              0.0000     0.2553 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2553 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.5915              0.0000     0.2553 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2553 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.5915              0.0000     0.2553 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0811   -0.0028 &   0.2526 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0381    0.0833     0.3359 r
  core/be/be_mem/dcache/n2289 (net)             1       3.5894              0.0000     0.3359 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0381    0.0000 &   0.3359 r
  data arrival time                                                                    0.3359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                        -0.0271     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3359
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0052


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[118] (net)                          2      14.1644              0.0000     0.1000 r
  U3268/IN5 (AO222X1)                                             0.0010    0.0000 @   0.1000 r
  U3268/Q (AO222X1)                                               0.0890    0.0887     0.1887 r
  mem_resp_li[688] (net)                        1      22.4875              0.0000     0.1887 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.1887 r
  uce_1__uce/mem_resp_i[118] (net)                     22.4875              0.0000     0.1887 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0890   -0.0135 &   0.1752 r
  uce_1__uce/U167/Q (AND2X1)                                      0.1286    0.1125 @   0.2876 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      37.5299              0.0000     0.2876 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2876 r
  data_mem_pkt_li[584] (net)                           37.5299              0.0000     0.2876 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2876 r
  core/data_mem_pkt_i[585] (net)                       37.5299              0.0000     0.2876 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2876 r
  core/be/data_mem_pkt_i[62] (net)                     37.5299              0.0000     0.2876 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2876 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              37.5299              0.0000     0.2876 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2876 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       37.5299              0.0000     0.2876 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1287   -0.0153 @   0.2723 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0348    0.0918     0.3642 r
  core/be/be_mem/dcache/n2257 (net)             1       2.6088              0.0000     0.3642 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0348    0.0000 &   0.3642 r
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0256     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0050


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2       9.1390              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3239/Q (AO222X1)                                               0.0768    0.0819     0.1821 r
  mem_resp_li[661] (net)                        1      17.9327              0.0000     0.1821 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.1821 r
  uce_1__uce/mem_resp_i[91] (net)                      17.9327              0.0000     0.1821 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0768   -0.0162 &   0.1658 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0803    0.0875     0.2533 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      20.1053              0.0000     0.2533 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2533 r
  data_mem_pkt_li[557] (net)                           20.1053              0.0000     0.2533 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2533 r
  core/data_mem_pkt_i[558] (net)                       20.1053              0.0000     0.2533 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2533 r
  core/be/data_mem_pkt_i[35] (net)                     20.1053              0.0000     0.2533 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2533 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              20.1053              0.0000     0.2533 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2533 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       20.1053              0.0000     0.2533 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0803    0.0011 &   0.2544 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0365    0.0821     0.3365 r
  core/be/be_mem/dcache/n2284 (net)             1       3.0540              0.0000     0.3365 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0365    0.0000 &   0.3365 r
  data arrival time                                                                    0.3365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0267     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3365
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0049


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      18.4922              0.0000     0.1000 f
  U3383/IN5 (AO222X1)                                             0.0019    0.0008 @   0.1008 f
  U3383/Q (AO222X1)                                               0.1263    0.1133 @   0.2140 f
  mem_resp_li[84] (net)                         1      34.2421              0.0000     0.2140 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2140 f
  uce_0__uce/mem_resp_i[84] (net)                      34.2421              0.0000     0.2140 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1263   -0.0251 @   0.1890 f
  uce_0__uce/U182/Q (AND2X1)                                      0.2652    0.1931 @   0.3821 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      78.5738              0.0000     0.3821 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3821 f
  data_mem_pkt_li[27] (net)                            78.5738              0.0000     0.3821 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3821 f
  core/data_mem_pkt_i[28] (net)                        78.5738              0.0000     0.3821 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3821 f
  core/fe/data_mem_pkt_i[28] (net)                     78.5738              0.0000     0.3821 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3821 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 78.5738              0.0000     0.3821 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3821 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          78.5738              0.0000     0.3821 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2652   -0.0474 @   0.3347 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0361    0.0945     0.4291 f
  core/fe/mem/icache/n520 (net)                 1       2.3019              0.0000     0.4291 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0361    0.0000 &   0.4291 f
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4152 r
  library hold time                                                         0.0184     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0045


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      18.4922              0.0000     0.1000 f
  U3230/IN4 (AO222X1)                                             0.0019    0.0007 @   0.1007 f
  U3230/Q (AO222X1)                                               0.1014    0.1336     0.2343 f
  mem_resp_li[654] (net)                        1      26.5549              0.0000     0.2343 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2343 f
  uce_1__uce/mem_resp_i[84] (net)                      26.5549              0.0000     0.2343 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1014   -0.0185 &   0.2158 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0831    0.1015     0.3173 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.2224              0.0000     0.3173 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3173 f
  data_mem_pkt_li[550] (net)                           21.2224              0.0000     0.3173 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3173 f
  core/data_mem_pkt_i[551] (net)                       21.2224              0.0000     0.3173 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3173 f
  core/be/data_mem_pkt_i[28] (net)                     21.2224              0.0000     0.3173 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3173 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.2224              0.0000     0.3173 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3173 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.2224              0.0000     0.3173 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0831   -0.0092 &   0.3081 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0377    0.0739     0.3820 f
  core/be/be_mem/dcache/n2291 (net)             1       2.7238              0.0000     0.3820 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0377    0.0000 &   0.3821 f
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0180     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0039


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[117] (net)                          2      15.9654              0.0000     0.1000 r
  U3267/IN6 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3267/Q (AO222X1)                                               0.0903    0.0920     0.1922 r
  mem_resp_li[687] (net)                        1      22.9343              0.0000     0.1922 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1922 r
  uce_1__uce/mem_resp_i[117] (net)                     22.9343              0.0000     0.1922 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0903   -0.0035 &   0.1887 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1199    0.1085 @   0.2972 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      34.3919              0.0000     0.2972 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2972 r
  data_mem_pkt_li[583] (net)                           34.3919              0.0000     0.2972 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2972 r
  core/data_mem_pkt_i[584] (net)                       34.3919              0.0000     0.2972 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2972 r
  core/be/data_mem_pkt_i[61] (net)                     34.3919              0.0000     0.2972 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2972 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              34.3919              0.0000     0.2972 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2972 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       34.3919              0.0000     0.2972 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1200   -0.0194 @   0.2778 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0357    0.0902     0.3680 r
  core/be/be_mem/dcache/n2258 (net)             1       2.7326              0.0000     0.3680 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0357    0.0000 &   0.3680 r
  data arrival time                                                                    0.3680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0259     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.3680
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0030


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      20.9694              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0021    0.0005 @   0.1005 f
  U3217/Q (AO222X1)                                               0.1235    0.1426 @   0.2431 f
  mem_resp_li[642] (net)                        1      32.5511              0.0000     0.2431 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2431 f
  uce_1__uce/mem_resp_i[72] (net)                      32.5511              0.0000     0.2431 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1237   -0.0206 @   0.2226 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0657    0.0950     0.3175 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      14.8066              0.0000     0.3175 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3175 f
  data_mem_pkt_li[538] (net)                           14.8066              0.0000     0.3175 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3175 f
  core/data_mem_pkt_i[539] (net)                       14.8066              0.0000     0.3175 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3175 f
  core/be/data_mem_pkt_i[16] (net)                     14.8066              0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3175 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              14.8066              0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3175 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       14.8066              0.0000     0.3175 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0657   -0.0060 &   0.3116 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0362    0.0709     0.3824 f
  core/be/be_mem/dcache/n2303 (net)             1       2.5744              0.0000     0.3824 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0362    0.0000 &   0.3824 f
  data arrival time                                                                    0.3824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                             0.0000     0.3670
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3670 r
  library hold time                                                         0.0183     0.3853
  data required time                                                                   0.3853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3853
  data arrival time                                                                   -0.3824
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0028


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      18.6260              0.0000     0.1000 f
  U3214/IN4 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3214/Q (AO222X1)                                               0.1087    0.1379     0.2383 f
  mem_resp_li[639] (net)                        1      29.2579              0.0000     0.2383 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2383 f
  uce_1__uce/mem_resp_i[69] (net)                      29.2579              0.0000     0.2383 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1087   -0.0220 &   0.2162 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0750    0.0987     0.3150 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      18.6984              0.0000     0.3150 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3150 f
  data_mem_pkt_li[535] (net)                           18.6984              0.0000     0.3150 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3150 f
  core/data_mem_pkt_i[536] (net)                       18.6984              0.0000     0.3150 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3150 f
  core/be/data_mem_pkt_i[13] (net)                     18.6984              0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3150 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              18.6984              0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3150 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       18.6984              0.0000     0.3150 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0750   -0.0060 &   0.3090 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0389    0.0741     0.3831 f
  core/be/be_mem/dcache/n2306 (net)             1       3.3464              0.0000     0.3831 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0389   -0.0006 &   0.3825 f
  data arrival time                                                                    0.3825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  clock reconvergence pessimism                                             0.0000     0.3671
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3671 r
  library hold time                                                         0.0177     0.3848
  data required time                                                                   0.3848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3848
  data arrival time                                                                   -0.3825
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0023


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2      16.8038              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0018    0.0004 @   0.1004 r
  U3245/Q (AO222X1)                                               0.0829    0.0855     0.1859 r
  mem_resp_li[666] (net)                        1      20.2112              0.0000     0.1859 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1859 r
  uce_1__uce/mem_resp_i[96] (net)                      20.2112              0.0000     0.1859 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0829   -0.0071 &   0.1789 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0818    0.0889     0.2678 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      20.5695              0.0000     0.2678 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2678 r
  data_mem_pkt_li[562] (net)                           20.5695              0.0000     0.2678 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2678 r
  core/data_mem_pkt_i[563] (net)                       20.5695              0.0000     0.2678 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2678 r
  core/be/data_mem_pkt_i[40] (net)                     20.5695              0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              20.5695              0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       20.5695              0.0000     0.2678 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0818   -0.0104 &   0.2574 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0358    0.0819     0.3393 r
  core/be/be_mem/dcache/n2279 (net)             1       2.8002              0.0000     0.3393 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0358    0.0000 &   0.3393 r
  data arrival time                                                                    0.3393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0265     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3393
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0022


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[92] (net)                           2      16.5137              0.0000     0.1000 r
  U3240/IN6 (AO222X1)                                             0.0016    0.0004 @   0.1004 r
  U3240/Q (AO222X1)                                               0.0719    0.0822     0.1826 r
  mem_resp_li[662] (net)                        1      16.1819              0.0000     0.1826 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.1826 r
  uce_1__uce/mem_resp_i[92] (net)                      16.1819              0.0000     0.1826 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0719   -0.0079 &   0.1747 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0820    0.0878     0.2625 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      20.7647              0.0000     0.2625 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2625 r
  data_mem_pkt_li[558] (net)                           20.7647              0.0000     0.2625 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2625 r
  core/data_mem_pkt_i[559] (net)                       20.7647              0.0000     0.2625 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2625 r
  core/be/data_mem_pkt_i[36] (net)                     20.7647              0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2625 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              20.7647              0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2625 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       20.7647              0.0000     0.2625 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0820   -0.0064 &   0.2561 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0374    0.0830     0.3391 r
  core/be/be_mem/dcache/n2283 (net)             1       3.3415              0.0000     0.3391 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0374    0.0000 &   0.3391 r
  data arrival time                                                                    0.3391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                        -0.0269     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3391
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0022


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      16.7966              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3216/Q (AO222X1)                                               0.1216    0.1428 @   0.2432 f
  mem_resp_li[641] (net)                        1      32.7277              0.0000     0.2432 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2432 f
  uce_1__uce/mem_resp_i[71] (net)                      32.7277              0.0000     0.2432 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1216   -0.0216 @   0.2215 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0625    0.0927     0.3142 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      13.6907              0.0000     0.3142 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3142 f
  data_mem_pkt_li[537] (net)                           13.6907              0.0000     0.3142 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3142 f
  core/data_mem_pkt_i[538] (net)                       13.6907              0.0000     0.3142 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3142 f
  core/be/data_mem_pkt_i[15] (net)                     13.6907              0.0000     0.3142 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3142 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              13.6907              0.0000     0.3142 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3142 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       13.6907              0.0000     0.3142 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0625    0.0002 &   0.3144 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0350    0.0695     0.3839 f
  core/be/be_mem/dcache/n2304 (net)             1       2.2301              0.0000     0.3839 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0350    0.0000 &   0.3839 f
  data arrival time                                                                    0.3839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3665     0.3665
  clock reconvergence pessimism                                             0.0000     0.3665
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3665 r
  library hold time                                                         0.0186     0.3851
  data required time                                                                   0.3851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3851
  data arrival time                                                                   -0.3839
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0012


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[109] (net)                          2      14.2746              0.0000     0.1000 r
  U3259/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3259/Q (AO222X1)                                               0.0845    0.0862     0.1864 r
  mem_resp_li[679] (net)                        1      20.8178              0.0000     0.1864 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.1864 r
  uce_1__uce/mem_resp_i[109] (net)                     20.8178              0.0000     0.1864 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0845   -0.0002 &   0.1861 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1252    0.1103 @   0.2965 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      36.3424              0.0000     0.2965 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.2965 r
  data_mem_pkt_li[575] (net)                           36.3424              0.0000     0.2965 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.2965 r
  core/data_mem_pkt_i[576] (net)                       36.3424              0.0000     0.2965 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.2965 r
  core/be/data_mem_pkt_i[53] (net)                     36.3424              0.0000     0.2965 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.2965 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              36.3424              0.0000     0.2965 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.2965 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       36.3424              0.0000     0.2965 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1253   -0.0206 @   0.2758 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0360    0.0918     0.3676 r
  core/be/be_mem/dcache/n2266 (net)             1       2.9258              0.0000     0.3676 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0360    0.0000 &   0.3676 r
  data arrival time                                                                    0.3676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.3676
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0012


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[80] (net)                           2      21.0415              0.0000     0.1000 r
  U3226/IN5 (AO222X1)                                             0.0024    0.0000 @   0.1000 r
  U3226/Q (AO222X1)                                               0.0723    0.0799     0.1799 r
  mem_resp_li[650] (net)                        1      16.2782              0.0000     0.1799 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1799 r
  uce_1__uce/mem_resp_i[80] (net)                      16.2782              0.0000     0.1799 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0723   -0.0029 &   0.1770 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0796    0.0866     0.2637 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      19.8990              0.0000     0.2637 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2637 r
  data_mem_pkt_li[546] (net)                           19.8990              0.0000     0.2637 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2637 r
  core/data_mem_pkt_i[547] (net)                       19.8990              0.0000     0.2637 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2637 r
  core/be/data_mem_pkt_i[24] (net)                     19.8990              0.0000     0.2637 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2637 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              19.8990              0.0000     0.2637 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2637 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       19.8990              0.0000     0.2637 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0796   -0.0036 &   0.2600 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0350    0.0810     0.3410 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5725              0.0000     0.3410 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0350    0.0000 &   0.3410 r
  data arrival time                                                                    0.3410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0263     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3410
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0005


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      15.5853              0.0000     0.1000 f
  U3398/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3398/Q (AO222X1)                                               0.1352    0.1180 @   0.2183 f
  mem_resp_li[97] (net)                         1      37.3454              0.0000     0.2183 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2183 f
  uce_0__uce/mem_resp_i[97] (net)                      37.3454              0.0000     0.2183 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1352   -0.0300 @   0.1882 f
  uce_0__uce/U196/Q (AND2X1)                                      0.2717    0.1928 @   0.3811 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3      79.1788              0.0000     0.3811 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.3811 f
  data_mem_pkt_li[40] (net)                            79.1788              0.0000     0.3811 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.3811 f
  core/data_mem_pkt_i[41] (net)                        79.1788              0.0000     0.3811 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.3811 f
  core/fe/data_mem_pkt_i[41] (net)                     79.1788              0.0000     0.3811 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.3811 f
  core/fe/mem/data_mem_pkt_i[41] (net)                 79.1788              0.0000     0.3811 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.3811 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          79.1788              0.0000     0.3811 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.2717   -0.0453 @   0.3357 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0380    0.0968     0.4325 f
  core/fe/mem/icache/n533 (net)                 1       3.0789              0.0000     0.4325 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0380    0.0000 &   0.4325 f
  data arrival time                                                                    0.4325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0180     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.4325
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0003


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[82] (net)                           2      14.7284              0.0000     0.1000 r
  U3228/IN5 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3228/Q (AO222X1)                                               0.1014    0.0953     0.1958 r
  mem_resp_li[652] (net)                        1      27.0713              0.0000     0.1958 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.1958 r
  uce_1__uce/mem_resp_i[82] (net)                      27.0713              0.0000     0.1958 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1014   -0.0184 &   0.1774 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0848    0.0924     0.2698 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      21.3837              0.0000     0.2698 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2698 r
  data_mem_pkt_li[548] (net)                           21.3837              0.0000     0.2698 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2698 r
  core/data_mem_pkt_i[549] (net)                       21.3837              0.0000     0.2698 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2698 r
  core/be/data_mem_pkt_i[26] (net)                     21.3837              0.0000     0.2698 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2698 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              21.3837              0.0000     0.2698 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2698 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       21.3837              0.0000     0.2698 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0848   -0.0101 &   0.2597 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0354    0.0822     0.3419 r
  core/be/be_mem/dcache/n2293 (net)             1       2.6240              0.0000     0.3419 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0354    0.0000 &   0.3419 r
  data arrival time                                                                    0.3419

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0264     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0004


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      15.5853              0.0000     0.1000 f
  U3246/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 f
  U3246/Q (AO222X1)                                               0.1248    0.1445 @   0.2448 f
  mem_resp_li[667] (net)                        1      33.7978              0.0000     0.2448 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2448 f
  uce_1__uce/mem_resp_i[97] (net)                      33.7978              0.0000     0.2448 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1248   -0.0223 @   0.2225 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0676    0.0963     0.3188 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      15.4922              0.0000     0.3188 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3188 f
  data_mem_pkt_li[563] (net)                           15.4922              0.0000     0.3188 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3188 f
  core/data_mem_pkt_i[564] (net)                       15.4922              0.0000     0.3188 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3188 f
  core/be/data_mem_pkt_i[41] (net)                     15.4922              0.0000     0.3188 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3188 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              15.4922              0.0000     0.3188 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3188 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       15.4922              0.0000     0.3188 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0676   -0.0038 &   0.3150 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0374    0.0721     0.3871 f
  core/be/be_mem/dcache/n2278 (net)             1       2.9628              0.0000     0.3871 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0374    0.0000 &   0.3871 f
  data arrival time                                                                    0.3871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                         0.0181     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.3871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0012


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      16.9139              0.0000     0.1000 f
  U3225/IN4 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3225/Q (AO222X1)                                               0.1235    0.1439 @   0.2442 f
  mem_resp_li[649] (net)                        1      33.3835              0.0000     0.2442 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2442 f
  uce_1__uce/mem_resp_i[79] (net)                      33.3835              0.0000     0.2442 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1235   -0.0242 @   0.2200 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0607    0.0918     0.3117 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      12.9802              0.0000     0.3117 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3117 f
  data_mem_pkt_li[545] (net)                           12.9802              0.0000     0.3117 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3117 f
  core/data_mem_pkt_i[546] (net)                       12.9802              0.0000     0.3117 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3117 f
  core/be/data_mem_pkt_i[23] (net)                     12.9802              0.0000     0.3117 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3117 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              12.9802              0.0000     0.3117 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3117 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       12.9802              0.0000     0.3117 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0607   -0.0007 &   0.3110 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0421    0.0748     0.3858 f
  core/be/be_mem/dcache/n2296 (net)             1       4.6982              0.0000     0.3858 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0421    0.0001 &   0.3859 f
  data arrival time                                                                    0.3859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                         0.0170     0.3846
  data required time                                                                   0.3846
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3846
  data arrival time                                                                   -0.3859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0013


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      17.9968              0.0000     0.1000 f
  U3223/IN4 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3223/Q (AO222X1)                                               0.1239    0.1438 @   0.2441 f
  mem_resp_li[647] (net)                        1      33.2854              0.0000     0.2441 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2441 f
  uce_1__uce/mem_resp_i[77] (net)                      33.2854              0.0000     0.2441 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1239   -0.0234 @   0.2206 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0655    0.0949     0.3155 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      14.7355              0.0000     0.3155 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3155 f
  data_mem_pkt_li[543] (net)                           14.7355              0.0000     0.3155 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3155 f
  core/data_mem_pkt_i[544] (net)                       14.7355              0.0000     0.3155 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3155 f
  core/be/data_mem_pkt_i[21] (net)                     14.7355              0.0000     0.3155 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3155 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              14.7355              0.0000     0.3155 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3155 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       14.7355              0.0000     0.3155 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0655   -0.0007 &   0.3148 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0383    0.0726     0.3874 f
  core/be/be_mem/dcache/n2298 (net)             1       3.3411              0.0000     0.3874 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0383    0.0000 &   0.3874 f
  data arrival time                                                                    0.3874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3677 r
  library hold time                                                         0.0179     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.3874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0019


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[88] (net)                           2      18.4170              0.0000     0.1000 r
  U3236/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3236/Q (AO222X1)                                               0.0973    0.0933     0.1937 r
  mem_resp_li[658] (net)                        1      25.6120              0.0000     0.1937 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.1937 r
  uce_1__uce/mem_resp_i[88] (net)                      25.6120              0.0000     0.1937 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0973   -0.0142 &   0.1795 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0821    0.0906     0.2701 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.4772              0.0000     0.2701 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2701 r
  data_mem_pkt_li[554] (net)                           20.4772              0.0000     0.2701 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2701 r
  core/data_mem_pkt_i[555] (net)                       20.4772              0.0000     0.2701 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2701 r
  core/be/data_mem_pkt_i[32] (net)                     20.4772              0.0000     0.2701 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2701 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.4772              0.0000     0.2701 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2701 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.4772              0.0000     0.2701 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0821   -0.0080 &   0.2620 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0368    0.0826     0.3447 r
  core/be/be_mem/dcache/n2287 (net)             1       3.1298              0.0000     0.3447 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0368   -0.0005 &   0.3441 r
  data arrival time                                                                    0.3441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0268     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0029


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      18.8857              0.0000     0.1000 r
  U3365/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3365/Q (AO222X1)                                               0.1446    0.1110 @   0.2113 r
  mem_resp_li[69] (net)                         1      40.2148              0.0000     0.2113 r
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2113 r
  uce_0__uce/mem_resp_i[69] (net)                      40.2148              0.0000     0.2113 r
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1449   -0.0492 @   0.1621 r
  uce_0__uce/U165/Q (AND2X1)                                      0.2521    0.1644 @   0.3265 r
  uce_0__uce/data_mem_pkt_o[13] (net)           3      75.2218              0.0000     0.3265 r
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.3265 r
  data_mem_pkt_li[12] (net)                            75.2218              0.0000     0.3265 r
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.3265 r
  core/data_mem_pkt_i[13] (net)                        75.2218              0.0000     0.3265 r
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.3265 r
  core/fe/data_mem_pkt_i[13] (net)                     75.2218              0.0000     0.3265 r
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.3265 r
  core/fe/mem/data_mem_pkt_i[13] (net)                 75.2218              0.0000     0.3265 r
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.3265 r
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          75.2218              0.0000     0.3265 r
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2521   -0.0478 @   0.2787 r
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0366    0.1141     0.3927 r
  core/fe/mem/icache/n505 (net)                 1       3.2001              0.0000     0.3927 r
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0366    0.0000 &   0.3928 r
  data arrival time                                                                    0.3928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4150 r
  library hold time                                                        -0.0267     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.3928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[84] (net)                           2      18.6312              0.0000     0.1000 r
  U3230/IN5 (AO222X1)                                             0.0019    0.0005 @   0.1005 r
  U3230/Q (AO222X1)                                               0.1000    0.0947     0.1953 r
  mem_resp_li[654] (net)                        1      26.5598              0.0000     0.1953 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1953 r
  uce_1__uce/mem_resp_i[84] (net)                      26.5598              0.0000     0.1953 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1000   -0.0172 &   0.1781 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0868    0.0933     0.2714 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      22.1239              0.0000     0.2714 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2714 r
  data_mem_pkt_li[550] (net)                           22.1239              0.0000     0.2714 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2714 r
  core/data_mem_pkt_i[551] (net)                       22.1239              0.0000     0.2714 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2714 r
  core/be/data_mem_pkt_i[28] (net)                     22.1239              0.0000     0.2714 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2714 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              22.1239              0.0000     0.2714 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2714 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       22.1239              0.0000     0.2714 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0868   -0.0087 &   0.2627 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0363    0.0832     0.3459 r
  core/be/be_mem/dcache/n2291 (net)             1       2.8962              0.0000     0.3459 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0363    0.0000 &   0.3459 r
  data arrival time                                                                    0.3459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0046


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      17.1707              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0016    0.0006 @   0.1006 r
  U3216/Q (AO222X1)                                               0.1221    0.1022 @   0.2028 r
  mem_resp_li[641] (net)                        1      32.7325              0.0000     0.2028 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2028 r
  uce_1__uce/mem_resp_i[71] (net)                      32.7325              0.0000     0.2028 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1223   -0.0204 @   0.1824 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0667    0.0854     0.2678 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      14.5921              0.0000     0.2678 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2678 r
  data_mem_pkt_li[537] (net)                           14.5921              0.0000     0.2678 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2678 r
  core/data_mem_pkt_i[538] (net)                       14.5921              0.0000     0.2678 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2678 r
  core/be/data_mem_pkt_i[15] (net)                     14.5921              0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2678 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              14.5921              0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2678 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       14.5921              0.0000     0.2678 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0667    0.0002 &   0.2680 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0339    0.0778     0.3457 r
  core/be/be_mem/dcache/n2304 (net)             1       2.4026              0.0000     0.3457 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0339    0.0000 &   0.3457 r
  data arrival time                                                                    0.3457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3665     0.3665
  clock reconvergence pessimism                                             0.0000     0.3665
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3665 r
  library hold time                                                        -0.0260     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0052


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[69] (net)                           2      17.8606              0.0000     0.1000 r
  U3214/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3214/Q (AO222X1)                                               0.1076    0.0983     0.1986 r
  mem_resp_li[639] (net)                        1      29.2628              0.0000     0.1986 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.1986 r
  uce_1__uce/mem_resp_i[69] (net)                      29.2628              0.0000     0.1986 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1076   -0.0205 &   0.1781 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0800    0.0907     0.2687 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.5998              0.0000     0.2687 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2687 r
  data_mem_pkt_li[535] (net)                           19.5998              0.0000     0.2687 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2687 r
  core/data_mem_pkt_i[536] (net)                       19.5998              0.0000     0.2687 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2687 r
  core/be/data_mem_pkt_i[13] (net)                     19.5998              0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.5998              0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.5998              0.0000     0.2687 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0800   -0.0058 &   0.2630 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0377    0.0830     0.3459 r
  core/be/be_mem/dcache/n2306 (net)             1       3.5188              0.0000     0.3459 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0377   -0.0005 &   0.3454 r
  data arrival time                                                                    0.3454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  clock reconvergence pessimism                                             0.0000     0.3671
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3671 r
  library hold time                                                        -0.0270     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.3454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[72] (net)                           2      20.4612              0.0000     0.1000 r
  U3217/IN6 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3217/Q (AO222X1)                                               0.1220    0.1046 @   0.2048 r
  mem_resp_li[642] (net)                        1      32.5560              0.0000     0.2048 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2048 r
  uce_1__uce/mem_resp_i[72] (net)                      32.5560              0.0000     0.2048 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1222   -0.0193 @   0.1856 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0698    0.0870     0.2726 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7080              0.0000     0.2726 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2726 r
  data_mem_pkt_li[538] (net)                           15.7080              0.0000     0.2726 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2726 r
  core/data_mem_pkt_i[539] (net)                       15.7080              0.0000     0.2726 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2726 r
  core/be/data_mem_pkt_i[16] (net)                     15.7080              0.0000     0.2726 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2726 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7080              0.0000     0.2726 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2726 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7080              0.0000     0.2726 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0698   -0.0057 &   0.2669 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0350    0.0791     0.3460 r
  core/be/be_mem/dcache/n2303 (net)             1       2.7468              0.0000     0.3460 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0350    0.0000 &   0.3460 r
  data arrival time                                                                    0.3460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                             0.0000     0.3670
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3670 r
  library hold time                                                        -0.0263     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[89] (net)                           2      17.8458              0.0000     0.1000 r
  U3237/IN6 (AO222X1)                                             0.0017    0.0002 @   0.1002 r
  U3237/Q (AO222X1)                                               0.0955    0.0948     0.1950 r
  mem_resp_li[659] (net)                        1      24.8297              0.0000     0.1950 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.1950 r
  uce_1__uce/mem_resp_i[89] (net)                      24.8297              0.0000     0.1950 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.0955   -0.0133 &   0.1818 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0930    0.0960     0.2778 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      24.4517              0.0000     0.2778 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2778 r
  data_mem_pkt_li[555] (net)                           24.4517              0.0000     0.2778 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2778 r
  core/data_mem_pkt_i[556] (net)                       24.4517              0.0000     0.2778 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2778 r
  core/be/data_mem_pkt_i[33] (net)                     24.4517              0.0000     0.2778 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2778 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              24.4517              0.0000     0.2778 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2778 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       24.4517              0.0000     0.2778 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0930   -0.0154 &   0.2624 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0367    0.0846     0.3470 r
  core/be/be_mem/dcache/n2286 (net)             1       2.9290              0.0000     0.3470 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0367    0.0000 &   0.3471 r
  data arrival time                                                                    0.3471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0268     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0058


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[95] (net)                           2      17.2764              0.0000     0.1000 r
  U3243/IN5 (AO222X1)                                             0.0018    0.0005 @   0.1005 r
  U3243/Q (AO222X1)                                               0.0787    0.0832     0.1837 r
  mem_resp_li[665] (net)                        1      18.6530              0.0000     0.1837 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.1837 r
  uce_1__uce/mem_resp_i[95] (net)                      18.6530              0.0000     0.1837 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0787    0.0012 &   0.1849 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0776    0.0863     0.2712 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      19.0811              0.0000     0.2712 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2712 r
  data_mem_pkt_li[561] (net)                           19.0811              0.0000     0.2712 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2712 r
  core/data_mem_pkt_i[562] (net)                       19.0811              0.0000     0.2712 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2712 r
  core/be/data_mem_pkt_i[39] (net)                     19.0811              0.0000     0.2712 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2712 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              19.0811              0.0000     0.2712 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2712 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       19.0811              0.0000     0.2712 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0776   -0.0038 &   0.2674 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0351    0.0806     0.3480 r
  core/be/be_mem/dcache/n2280 (net)             1       2.6318              0.0000     0.3480 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0351    0.0000 &   0.3480 r
  data arrival time                                                                    0.3480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                        -0.0263     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.3480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[97] (net)                           2      14.9379              0.0000     0.1000 r
  U3246/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3246/Q (AO222X1)                                               0.1255    0.1035 @   0.2037 r
  mem_resp_li[667] (net)                        1      33.8026              0.0000     0.2037 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2037 r
  uce_1__uce/mem_resp_i[97] (net)                      33.8026              0.0000     0.2037 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1257   -0.0212 @   0.1825 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0718    0.0884     0.2709 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      16.3937              0.0000     0.2709 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2709 r
  data_mem_pkt_li[563] (net)                           16.3937              0.0000     0.2709 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2709 r
  core/data_mem_pkt_i[564] (net)                       16.3937              0.0000     0.2709 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2709 r
  core/be/data_mem_pkt_i[41] (net)                     16.3937              0.0000     0.2709 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2709 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              16.3937              0.0000     0.2709 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2709 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       16.3937              0.0000     0.2709 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0718   -0.0033 &   0.2676 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0363    0.0804     0.3480 r
  core/be/be_mem/dcache/n2278 (net)             1       3.1352              0.0000     0.3480 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0363    0.0000 &   0.3480 r
  data arrival time                                                                    0.3480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0068


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2      17.2827              0.0000     0.1000 r
  U3225/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3225/Q (AO222X1)                                               0.1241    0.1030 @   0.2033 r
  mem_resp_li[649] (net)                        1      33.3883              0.0000     0.2033 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2033 r
  uce_1__uce/mem_resp_i[79] (net)                      33.3883              0.0000     0.2033 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1243   -0.0230 @   0.1803 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0648    0.0845     0.2648 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      13.8817              0.0000     0.2648 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2648 r
  data_mem_pkt_li[545] (net)                           13.8817              0.0000     0.2648 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2648 r
  core/data_mem_pkt_i[546] (net)                       13.8817              0.0000     0.2648 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2648 r
  core/be/data_mem_pkt_i[23] (net)                     13.8817              0.0000     0.2648 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2648 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              13.8817              0.0000     0.2648 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2648 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       13.8817              0.0000     0.2648 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0648   -0.0007 &   0.2641 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0410    0.0823     0.3464 r
  core/be/be_mem/dcache/n2296 (net)             1       4.8706              0.0000     0.3464 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0410    0.0001 &   0.3465 r
  data arrival time                                                                    0.3465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0279     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.3465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0068


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[103] (net)                         2      20.0819              0.0000     0.1000 r
  U3252/IN4 (AO222X1)                                             0.0022    0.0006 @   0.1006 r
  U3252/Q (AO222X1)                                               0.0749    0.1168     0.2175 r
  mem_resp_li[673] (net)                        1      17.2378              0.0000     0.2175 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2175 r
  uce_1__uce/mem_resp_i[103] (net)                     17.2378              0.0000     0.2175 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.0749   -0.0115 &   0.2060 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1144    0.1041 @   0.3101 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      32.5890              0.0000     0.3101 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3101 r
  data_mem_pkt_li[569] (net)                           32.5890              0.0000     0.3101 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3101 r
  core/data_mem_pkt_i[570] (net)                       32.5890              0.0000     0.3101 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3101 r
  core/be/data_mem_pkt_i[47] (net)                     32.5890              0.0000     0.3101 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3101 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              32.5890              0.0000     0.3101 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3101 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       32.5890              0.0000     0.3101 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1144   -0.0232 @   0.2870 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0359    0.0894     0.3764 r
  core/be/be_mem/dcache/n2272 (net)             1       2.9443              0.0000     0.3764 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0359    0.0000 &   0.3764 r
  data arrival time                                                                    0.3764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.3764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0076


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      10.5040              0.0000     0.1000 f
  U3403/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3403/Q (AO222X1)                                               0.1927    0.1461 @   0.2460 f
  mem_resp_li[100] (net)                        1      57.1821              0.0000     0.2460 f
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                                  0.0000     0.2460 f
  uce_0__uce/mem_resp_i[100] (net)                     57.1821              0.0000     0.2460 f
  uce_0__uce/U199/IN2 (AND2X1)                                    0.1927   -0.0622 @   0.1839 f
  uce_0__uce/U199/Q (AND2X1)                                      0.2575    0.1941 @   0.3780 f
  uce_0__uce/data_mem_pkt_o[44] (net)           3      75.1045              0.0000     0.3780 f
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                               0.0000     0.3780 f
  data_mem_pkt_li[43] (net)                            75.1045              0.0000     0.3780 f
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                            0.0000     0.3780 f
  core/data_mem_pkt_i[44] (net)                        75.1045              0.0000     0.3780 f
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                               0.0000     0.3780 f
  core/fe/data_mem_pkt_i[44] (net)                     75.1045              0.0000     0.3780 f
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                           0.0000     0.3780 f
  core/fe/mem/data_mem_pkt_i[44] (net)                 75.1045              0.0000     0.3780 f
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)                 0.0000     0.3780 f
  core/fe/mem/icache/data_mem_pkt_i[44] (net)          75.1045              0.0000     0.3780 f
  core/fe/mem/icache/U1517/IN1 (MUX21X1)                          0.2575   -0.0310 @   0.3470 f
  core/fe/mem/icache/U1517/Q (MUX21X1)                            0.0352    0.0941     0.4411 f
  core/fe/mem/icache/n536 (net)                 1       2.3765              0.0000     0.4411 f
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)       0.0352    0.0000 &   0.4411 f
  data arrival time                                                                    0.4411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                             0.0000     0.4137
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)               0.0000     0.4137 r
  library hold time                                                         0.0186     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.4411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[77] (net)                           2      19.7832              0.0000     0.1000 r
  U3223/IN6 (AO222X1)                                             0.0019    0.0003 @   0.1003 r
  U3223/Q (AO222X1)                                               0.1240    0.1056 @   0.2059 r
  mem_resp_li[647] (net)                        1      33.2903              0.0000     0.2059 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2059 r
  uce_1__uce/mem_resp_i[77] (net)                      33.2903              0.0000     0.2059 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1242   -0.0223 @   0.1835 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0697    0.0872     0.2707 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.6369              0.0000     0.2707 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2707 r
  data_mem_pkt_li[543] (net)                           15.6369              0.0000     0.2707 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2707 r
  core/data_mem_pkt_i[544] (net)                       15.6369              0.0000     0.2707 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2707 r
  core/be/data_mem_pkt_i[21] (net)                     15.6369              0.0000     0.2707 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2707 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.6369              0.0000     0.2707 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2707 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.6369              0.0000     0.2707 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0697   -0.0008 &   0.2699 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0373    0.0806     0.3506 r
  core/be/be_mem/dcache/n2298 (net)             1       3.5135              0.0000     0.3506 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0373    0.0000 &   0.3506 r
  data arrival time                                                                    0.3506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3677 r
  library hold time                                                        -0.0269     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0099


  Startpoint: io_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[42] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[42] (net)                           2       7.2105              0.0000     0.1000 f
  U3188/IN5 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3188/Q (AO222X1)                                               0.2070    0.1524 @   0.2524 f
  mem_resp_li[612] (net)                        1      61.9155              0.0000     0.2524 f
  uce_1__uce/mem_resp_i[42] (bp_uce_02_3)                                   0.0000     0.2524 f
  uce_1__uce/mem_resp_i[42] (net)                      61.9155              0.0000     0.2524 f
  uce_1__uce/U816/IN2 (AND2X1)                                    0.2070   -0.0844 @   0.1680 f
  uce_1__uce/U816/Q (AND2X1)                                      0.1193    0.1327 @   0.3007 f
  uce_1__uce/tag_mem_pkt_o[29] (net)            2      31.9954              0.0000     0.3007 f
  uce_1__uce/tag_mem_pkt_o[29] (bp_uce_02_3)                                0.0000     0.3007 f
  tag_mem_pkt_li[68] (net)                             31.9954              0.0000     0.3007 f
  core/tag_mem_pkt_i[72] (bp_core_minimal_02_0)                             0.0000     0.3007 f
  core/tag_mem_pkt_i[72] (net)                         31.9954              0.0000     0.3007 f
  core/be/tag_mem_pkt_i[29] (bp_be_top_02_0)                                0.0000     0.3007 f
  core/be/tag_mem_pkt_i[29] (net)                      31.9954              0.0000     0.3007 f
  core/be/be_mem/tag_mem_pkt_i[29] (bp_be_mem_top_02_0)                     0.0000     0.3007 f
  core/be/be_mem/tag_mem_pkt_i[29] (net)               31.9954              0.0000     0.3007 f
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (bp_be_dcache_02_0_0)             0.0000     0.3007 f
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (net)        31.9954              0.0000     0.3007 f
  core/be/be_mem/dcache/U1238/IN1 (AND2X1)                        0.1193   -0.0227 @   0.2779 f
  core/be/be_mem/dcache/U1238/Q (AND2X1)                          0.0659    0.0891     0.3670 f
  core/be/be_mem/dcache/tag_mem_data_li[26] (net)     2  15.0412            0.0000     0.3670 f
  core/be/be_mem/dcache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3670 f
  core/be/be_mem/dcache/tag_mem/data_i[150] (net)      15.0412              0.0000     0.3670 f
  core/be/be_mem/dcache/tag_mem/icc_place45/INP (NBUFFX2)         0.0659   -0.0088 &   0.3583 f
  core/be/be_mem/dcache/tag_mem/icc_place45/Z (NBUFFX2)           0.0224    0.0528     0.4111 f
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       2.7399              0.0000     0.4111 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[26] (saed90_248x64_1P_bit)   0.0224  -0.0006 &   0.4105 f d 
  data arrival time                                                                    0.4105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0104


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2      12.3512              0.0000     0.1000 r
  U3241/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3241/Q (AO222X1)                                               0.0734    0.1159     0.2161 r
  mem_resp_li[663] (net)                        1      16.7236              0.0000     0.2161 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2161 r
  uce_1__uce/mem_resp_i[93] (net)                      16.7236              0.0000     0.2161 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.0734   -0.0129 &   0.2031 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1169    0.1052 @   0.3083 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      33.5052              0.0000     0.3083 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3083 r
  data_mem_pkt_li[559] (net)                           33.5052              0.0000     0.3083 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3083 r
  core/data_mem_pkt_i[560] (net)                       33.5052              0.0000     0.3083 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3083 r
  core/be/data_mem_pkt_i[37] (net)                     33.5052              0.0000     0.3083 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3083 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              33.5052              0.0000     0.3083 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3083 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       33.5052              0.0000     0.3083 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1170   -0.0183 @   0.2900 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0356    0.0895     0.3796 r
  core/be/be_mem/dcache/n2282 (net)             1       2.7285              0.0000     0.3796 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0356    0.0000 &   0.3796 r
  data arrival time                                                                    0.3796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0259     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.3796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0107


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[111] (net)                         2      14.4941              0.0000     0.1000 r
  U3261/IN4 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3261/Q (AO222X1)                                               0.0961    0.1289     0.2290 r
  mem_resp_li[681] (net)                        1      25.1532              0.0000     0.2290 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2290 r
  uce_1__uce/mem_resp_i[111] (net)                     25.1532              0.0000     0.2290 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0961   -0.0244 &   0.2046 r
  uce_1__uce/U159/Q (AND2X1)                                      0.1277    0.1128 @   0.3175 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      37.1036              0.0000     0.3175 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3175 r
  data_mem_pkt_li[577] (net)                           37.1036              0.0000     0.3175 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3175 r
  core/data_mem_pkt_i[578] (net)                       37.1036              0.0000     0.3175 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3175 r
  core/be/data_mem_pkt_i[55] (net)                     37.1036              0.0000     0.3175 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3175 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              37.1036              0.0000     0.3175 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3175 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       37.1036              0.0000     0.3175 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.1278   -0.0275 @   0.2899 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0356    0.0922     0.3821 r
  core/be/be_mem/dcache/n2264 (net)             1       2.8437              0.0000     0.3821 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0356    0.0000 &   0.3821 r
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0259     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0112


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[27] (net)                           2      16.5053              0.0000     0.1000 f
  U3171/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3171/Q (AO222X1)                                               0.2199    0.1592 @   0.2595 f
  mem_resp_li[597] (net)                        1      66.4181              0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (net)                      66.4181              0.0000     0.2595 f
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2199   -0.1081 @   0.1514 f
  uce_1__uce/U801/Q (AND2X1)                                      0.1018    0.1272 @   0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.3955              0.0000     0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2786 f
  tag_mem_pkt_li[53] (net)                             27.3955              0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (net)                         27.3955              0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (net)                      27.3955              0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1018   -0.0148 @   0.2639 f
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0637    0.0997 @   0.3636 f
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.0490            0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.0490              0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/icc_place44/INP (NBUFFX2)         0.0637   -0.0031 @   0.3605 f
  core/be/be_mem/dcache/tag_mem/icc_place44/Z (NBUFFX2)           0.0222    0.0524     0.4128 f
  core/be/be_mem/dcache/tag_mem/n192 (net)      1       2.6746              0.0000     0.4128 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[11] (saed90_248x64_1P_bit)   0.0222  -0.0004 &   0.4124 f d 
  data arrival time                                                                    0.4124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0123


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.2140     0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/U4/IN2 (AND2X1)                  0.2807    0.0011 @   0.3375 f
  core/be/be_mem/csr/mideleg_reg/U4/Q (AND2X1)                    0.0255    0.0886     0.4261 f
  core/be/be_mem/csr/mideleg_reg/n6 (net)       1       2.2612              0.0000     0.4261 f
  core/be/be_mem/csr/mideleg_reg/data_r_reg_2_/D (DFFX1)          0.0255    0.0000 &   0.4262 f
  data arrival time                                                                    0.4262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_2_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                         0.0189     0.4138
  data required time                                                                   0.4138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4138
  data arrival time                                                                   -0.4262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0124


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2      19.0114              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0019    0.0006 @   0.1006 r
  U3254/Q (AO222X1)                                               0.0750    0.1169     0.2174 r
  mem_resp_li[675] (net)                        1      17.2752              0.0000     0.2174 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2174 r
  uce_1__uce/mem_resp_i[105] (net)                     17.2752              0.0000     0.2174 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0750   -0.0074 &   0.2100 r
  uce_1__uce/U152/Q (AND2X1)                                      0.1181    0.1059 @   0.3159 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      33.9207              0.0000     0.3159 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3159 r
  data_mem_pkt_li[571] (net)                           33.9207              0.0000     0.3159 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3159 r
  core/data_mem_pkt_i[572] (net)                       33.9207              0.0000     0.3159 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3159 r
  core/be/data_mem_pkt_i[49] (net)                     33.9207              0.0000     0.3159 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3159 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              33.9207              0.0000     0.3159 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3159 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       33.9207              0.0000     0.3159 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.1182   -0.0257 @   0.2902 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0368    0.0909     0.3811 r
  core/be/be_mem/dcache/n2270 (net)             1       3.2843              0.0000     0.3811 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0368    0.0000 &   0.3812 r
  data arrival time                                                                    0.3812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0262     0.3685
  data required time                                                                   0.3685
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3685
  data arrival time                                                                   -0.3812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.3282 r
  fifo_1__mem_fifo/reset_i (net)                      237.4232              0.0000     0.3282 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.3282 r
  fifo_1__mem_fifo/dff_full/reset_i (net)             237.4232              0.0000     0.3282 r
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.3936    0.0256 @   0.3538 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0458    0.0665     0.4203 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       2.8657              0.0000     0.4203 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0458    0.0000 &   0.4203 f
  data arrival time                                                                    0.4203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  clock reconvergence pessimism                                             0.0000     0.3932
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3932 r
  library hold time                                                         0.0143     0.4075
  data required time                                                                   0.4075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4075
  data arrival time                                                                   -0.4203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[27] (net)                           2      16.7853              0.0000     0.1000 r
  U3171/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3171/Q (AO222X1)                                               0.2223    0.1442 @   0.2445 r
  mem_resp_li[597] (net)                        1      66.4230              0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (net)                      66.4230              0.0000     0.2445 r
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2223   -0.1056 @   0.1389 r
  uce_1__uce/U801/Q (AND2X1)                                      0.1051    0.1141 @   0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.6634              0.0000     0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2531 r
  tag_mem_pkt_li[53] (net)                             27.6634              0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (net)                         27.6634              0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (net)                      27.6634              0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1052   -0.0139 @   0.2392 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0690    0.1026 @   0.3417 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.7217            0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.7217              0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0690   -0.0031 @   0.3386 r
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0453    0.0815 @   0.4201 r
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4201 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)   0.0453  -0.0070 @   0.4131 r d 
  data arrival time                                                                    0.4131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0130


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/icc_place9/INP (INVX0)                                     0.1604    0.0589 @   0.1589 f
  core/icc_place9/ZN (INVX0)                                      0.3556    0.1935     0.3524 r
  core/n50 (net)                               18      54.0433              0.0000     0.3524 r
  core/fe_cmd_fifo/reset_i (bsg_fifo_1r1w_small_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.3524 r
  core/fe_cmd_fifo/reset_i (net)                       54.0433              0.0000     0.3524 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i (bsg_fifo_1r1w_small_unhardened_width_p78_els_p4_ready_THEN_valid_p1_0)   0.0000   0.3524 r
  core/fe_cmd_fifo/unhardened_fifo/reset_i (net)       54.0433              0.0000     0.3524 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i (bsg_fifo_tracker_els_p4_0)   0.0000     0.3524 r
  core/fe_cmd_fifo/unhardened_fifo/ft/reset_i (net)    54.0433              0.0000     0.3524 r
  core/fe_cmd_fifo/unhardened_fifo/ft/U12/IN2 (NAND3X0)           0.3556    0.0008 &   0.3532 r
  core/fe_cmd_fifo/unhardened_fifo/ft/U12/QN (NAND3X0)            0.0483    0.0485     0.4017 f
  core/fe_cmd_fifo/unhardened_fifo/ft/n9 (net)     1    2.8318              0.0000     0.4017 f
  core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/D (DFFX1)         0.0483    0.0000 &   0.4018 f
  data arrival time                                                                    0.4018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/CLK (DFFX1)                 0.0000     0.3750 r
  library hold time                                                         0.0134     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.4018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0134


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[27] (net)                           2      16.7853              0.0000     0.1000 r
  U3171/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3171/Q (AO222X1)                                               0.2223    0.1442 @   0.2445 r
  mem_resp_li[597] (net)                        1      66.4230              0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (net)                      66.4230              0.0000     0.2445 r
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2223   -0.1056 @   0.1389 r
  uce_1__uce/U801/Q (AND2X1)                                      0.1051    0.1141 @   0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.6634              0.0000     0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2531 r
  tag_mem_pkt_li[53] (net)                             27.6634              0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (net)                         27.6634              0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (net)                      27.6634              0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1052   -0.0139 @   0.2392 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0690    0.1026 @   0.3417 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.7217            0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.7217              0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0690   -0.0031 @   0.3386 r
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0453    0.0815 @   0.4201 r
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4201 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[197] (saed90_248x64_1P_bit)   0.0453  -0.0065 @   0.4136 r d 
  data arrival time                                                                    0.4136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0135


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2      21.5153              0.0000     0.1000 r
  U3251/IN4 (AO222X1)                                             0.0025    0.0006 @   0.1006 r
  U3251/Q (AO222X1)                                               0.0739    0.1164     0.2170 r
  mem_resp_li[672] (net)                        1      16.9196              0.0000     0.2170 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2170 r
  uce_1__uce/mem_resp_i[102] (net)                     16.9196              0.0000     0.2170 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.0739   -0.0147 &   0.2022 r
  uce_1__uce/U149/Q (AND2X1)                                      0.1137    0.1037 @   0.3059 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      32.3540              0.0000     0.3059 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3059 r
  data_mem_pkt_li[568] (net)                           32.3540              0.0000     0.3059 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3059 r
  core/data_mem_pkt_i[569] (net)                       32.3540              0.0000     0.3059 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3059 r
  core/be/data_mem_pkt_i[46] (net)                     32.3540              0.0000     0.3059 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3059 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              32.3540              0.0000     0.3059 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3059 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       32.3540              0.0000     0.3059 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.1137   -0.0127 @   0.2932 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0369    0.0899     0.3831 r
  core/be/be_mem/dcache/n2273 (net)             1       3.2767              0.0000     0.3831 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0369    0.0000 &   0.3831 r
  data arrival time                                                                    0.3831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0263     0.3695
  data required time                                                                   0.3695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3695
  data arrival time                                                                   -0.3831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.2140     0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/U6/IN2 (AND2X1)                  0.2807    0.0015 @   0.3379 f
  core/be/be_mem/csr/mideleg_reg/U6/Q (AND2X1)                    0.0265    0.0893     0.4272 f
  core/be/be_mem/csr/mideleg_reg/n2 (net)       1       2.5575              0.0000     0.4272 f
  core/be/be_mem/csr/mideleg_reg/data_r_reg_0_/D (DFFX1)          0.0265    0.0000 &   0.4272 f
  data arrival time                                                                    0.4272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                         0.0187     0.4136
  data required time                                                                   0.4136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4136
  data arrival time                                                                   -0.4272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0137


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[27] (net)                           2      16.7853              0.0000     0.1000 r
  U3171/IN5 (AO222X1)                                             0.0016    0.0003 @   0.1003 r
  U3171/Q (AO222X1)                                               0.2223    0.1442 @   0.2445 r
  mem_resp_li[597] (net)                        1      66.4230              0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2445 r
  uce_1__uce/mem_resp_i[27] (net)                      66.4230              0.0000     0.2445 r
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2223   -0.1056 @   0.1389 r
  uce_1__uce/U801/Q (AND2X1)                                      0.1051    0.1141 @   0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.6634              0.0000     0.2531 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2531 r
  tag_mem_pkt_li[53] (net)                             27.6634              0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2531 r
  core/tag_mem_pkt_i[57] (net)                         27.6634              0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2531 r
  core/be/tag_mem_pkt_i[14] (net)                      27.6634              0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2531 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2531 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.6634              0.0000     0.2531 r
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1052   -0.0139 @   0.2392 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0690    0.1026 @   0.3417 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.7217            0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3417 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.7217              0.0000     0.3417 r
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0690   -0.0031 @   0.3386 r
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0453    0.0815 @   0.4201 r
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4201 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[228] (saed90_248x64_1P_bit)   0.0453  -0.0063 @   0.4138 r d 
  data arrival time                                                                    0.4138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3364 f
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.2140     0.0000     0.3364 f
  core/be/be_mem/csr/mideleg_reg/U5/IN2 (AND2X1)                  0.2807    0.0015 @   0.3379 f
  core/be/be_mem/csr/mideleg_reg/U5/Q (AND2X1)                    0.0265    0.0894     0.4273 f
  core/be/be_mem/csr/mideleg_reg/n4 (net)       1       2.5924              0.0000     0.4273 f
  core/be/be_mem/csr/mideleg_reg/data_r_reg_1_/D (DFFX1)          0.0265    0.0000 &   0.4273 f
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_1_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                         0.0187     0.4136
  data required time                                                                   0.4136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4136
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U5/IN2 (AND2X1)                      0.2807    0.0006 @   0.3370 f
  core/be/be_mem/csr/mie_reg/U5/Q (AND2X1)                        0.0277    0.0903     0.4273 f
  core/be/be_mem/csr/mie_reg/n10 (net)          1       3.0047              0.0000     0.4273 f
  core/be/be_mem/csr/mie_reg/data_r_reg_4_/D (DFFX1)              0.0277    0.0000 &   0.4273 f
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mie_reg/data_r_reg_4_/CLK (DFFX1)                      0.0000     0.3949 r
  library hold time                                                         0.0184     0.4133
  data required time                                                                   0.4133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4133
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0140


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U7/IN2 (AND2X1)                      0.2807    0.0013 @   0.3377 f
  core/be/be_mem/csr/mie_reg/U7/Q (AND2X1)                        0.0272    0.0899     0.4276 f
  core/be/be_mem/csr/mie_reg/n6 (net)           1       2.8174              0.0000     0.4276 f
  core/be/be_mem/csr/mie_reg/data_r_reg_2_/D (DFFX1)              0.0272    0.0000 &   0.4276 f
  data arrival time                                                                    0.4276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mie_reg/data_r_reg_2_/CLK (DFFX1)                      0.0000     0.3949 r
  library hold time                                                         0.0185     0.4134
  data required time                                                                   0.4134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4134
  data arrival time                                                                   -0.4276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0142


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place48/INP (NBUFFX2)         0.0942   -0.0182 @   0.3547 r
  core/be/be_mem/dcache/tag_mem/icc_place48/Z (NBUFFX2)           0.0257    0.0605     0.4152 r
  core/be/be_mem/dcache/tag_mem/n188 (net)      1       1.6799              0.0000     0.4152 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[25] (saed90_248x64_1P_bit)   0.0257  -0.0006 &   0.4146 r d 
  data arrival time                                                                    0.4146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0145


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place74/INP (NBUFFX2)         0.0749   -0.0089 &   0.3520 r
  core/be/be_mem/dcache/tag_mem/icc_place74/Z (NBUFFX2)           0.0344    0.0639     0.4159 r
  core/be/be_mem/dcache/tag_mem/n191 (net)      2       9.1184              0.0000     0.4159 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)   0.0344  -0.0010 &   0.4149 r d 
  data arrival time                                                                    0.4149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0148


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2      22.5022              0.0000     0.1000 r
  U3221/IN4 (AO222X1)                                             0.0025    0.0004 @   0.1004 r
  U3221/Q (AO222X1)                                               0.0655    0.1113     0.2116 r
  mem_resp_li[645] (net)                        1      13.7745              0.0000     0.2116 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2116 r
  uce_1__uce/mem_resp_i[75] (net)                      13.7745              0.0000     0.2116 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.0655   -0.0113 &   0.2003 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0768    0.0844     0.2847 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.9542              0.0000     0.2847 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2847 r
  data_mem_pkt_li[541] (net)                           18.9542              0.0000     0.2847 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2847 r
  core/data_mem_pkt_i[542] (net)                       18.9542              0.0000     0.2847 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2847 r
  core/be/data_mem_pkt_i[19] (net)                     18.9542              0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.9542              0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.9542              0.0000     0.2847 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0768   -0.0093 &   0.2754 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0350    0.0804     0.3558 r
  core/be/be_mem/dcache/n2300 (net)             1       2.6043              0.0000     0.3558 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0350    0.0000 &   0.3558 r
  data arrival time                                                                    0.3558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                        -0.0263     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0148


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[107] (net)                         2      15.1560              0.0000     0.1000 r
  U3256/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3256/Q (AO222X1)                                               0.0997    0.1307     0.2309 r
  mem_resp_li[677] (net)                        1      26.3526              0.0000     0.2309 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2309 r
  uce_1__uce/mem_resp_i[107] (net)                     26.3526              0.0000     0.2309 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.0997   -0.0262 &   0.2047 r
  uce_1__uce/U155/Q (AND2X1)                                      0.1290    0.1139 @   0.3186 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      37.5774              0.0000     0.3186 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3186 r
  data_mem_pkt_li[573] (net)                           37.5774              0.0000     0.3186 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3186 r
  core/data_mem_pkt_i[574] (net)                       37.5774              0.0000     0.3186 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3186 r
  core/be/data_mem_pkt_i[51] (net)                     37.5774              0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3186 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              37.5774              0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3186 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       37.5774              0.0000     0.3186 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.1291   -0.0255 @   0.2931 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0371    0.0931     0.3862 r
  core/be/be_mem/dcache/n2268 (net)             1       3.1865              0.0000     0.3862 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0371   -0.0007 &   0.3855 r
  data arrival time                                                                    0.3855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0263     0.3706
  data required time                                                                   0.3706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3706
  data arrival time                                                                   -0.3855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0149


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place74/INP (NBUFFX2)         0.0749   -0.0089 &   0.3520 r
  core/be/be_mem/dcache/tag_mem/icc_place74/Z (NBUFFX2)           0.0344    0.0639     0.4159 r
  core/be/be_mem/dcache/tag_mem/n191 (net)      2       9.1184              0.0000     0.4159 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)   0.0344  -0.0008 &   0.4150 r d 
  data arrival time                                                                    0.4150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0149


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      20.2801              0.0000     0.1000 f
  U3362/IN5 (AO222X1)                                             0.0024    0.0009 @   0.1009 f
  U3362/Q (AO222X1)                                               0.2031    0.1514 @   0.2523 f
  mem_resp_li[66] (net)                         1      60.7115              0.0000     0.2523 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2523 f
  uce_0__uce/mem_resp_i[66] (net)                      60.7115              0.0000     0.2523 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.2031   -0.0746 @   0.1777 f
  uce_0__uce/U162/Q (AND2X1)                                      0.2608    0.1969 @   0.3746 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      76.1269              0.0000     0.3746 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3746 f
  data_mem_pkt_li[9] (net)                             76.1269              0.0000     0.3746 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3746 f
  core/data_mem_pkt_i[10] (net)                        76.1269              0.0000     0.3746 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3746 f
  core/fe/data_mem_pkt_i[10] (net)                     76.1269              0.0000     0.3746 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3746 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 76.1269              0.0000     0.3746 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3746 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          76.1269              0.0000     0.3746 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.2608   -0.0202 @   0.3544 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0358    0.0941     0.4485 f
  core/fe/mem/icache/n502 (net)                 1       2.2779              0.0000     0.4485 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0358    0.0000 &   0.4485 f
  data arrival time                                                                    0.4485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4147 r
  library hold time                                                         0.0185     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0153


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcounteren_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/reset_i (bsg_dff_reset_width_p2_5)      0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/reset_i (net)      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/U5/IN2 (AND2X1)               0.2807    0.0019 @   0.3384 f
  core/be/be_mem/csr/mcounteren_reg/U5/Q (AND2X1)                 0.0283    0.0906     0.4290 f
  core/be/be_mem/csr/mcounteren_reg/n4 (net)     1      3.1574              0.0000     0.4290 f
  core/be/be_mem/csr/mcounteren_reg/data_r_reg_0_/D (DFFX1)       0.0283    0.0000 &   0.4290 f
  data arrival time                                                                    0.4290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/mcounteren_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3950 r
  library hold time                                                         0.0183     0.4133
  data required time                                                                   0.4133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4133
  data arrival time                                                                   -0.4290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0157


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[121] (net)                         2      16.5372              0.0000     0.1000 r
  U3271/IN4 (AO222X1)                                             0.0015    0.0001 @   0.1001 r
  U3271/Q (AO222X1)                                               0.0847    0.1224     0.2225 r
  mem_resp_li[691] (net)                        1      20.8827              0.0000     0.2225 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2225 r
  uce_1__uce/mem_resp_i[121] (net)                     20.8827              0.0000     0.2225 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0847   -0.0161 &   0.2065 r
  uce_1__uce/U170/Q (AND2X1)                                      0.1380    0.1124 @   0.3189 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      38.3568              0.0000     0.3189 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3189 r
  data_mem_pkt_li[587] (net)                           38.3568              0.0000     0.3189 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3189 r
  core/data_mem_pkt_i[588] (net)                       38.3568              0.0000     0.3189 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3189 r
  core/be/data_mem_pkt_i[65] (net)                     38.3568              0.0000     0.3189 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3189 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              38.3568              0.0000     0.3189 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3189 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       38.3568              0.0000     0.3189 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.1382   -0.0262 @   0.2927 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0357    0.0940     0.3867 r
  core/be/be_mem/dcache/n2254 (net)             1       2.8790              0.0000     0.3867 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0357    0.0000 &   0.3867 r
  data arrival time                                                                    0.3867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0259     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0158


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scounteren_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/reset_i (bsg_dff_reset_width_p2_3)      0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/reset_i (net)      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/U5/IN2 (AND2X1)               0.2807    0.0019 @   0.3384 f
  core/be/be_mem/csr/scounteren_reg/U5/Q (AND2X1)                 0.0283    0.0907     0.4291 f
  core/be/be_mem/csr/scounteren_reg/n2 (net)     1      3.1981              0.0000     0.4291 f
  core/be/be_mem/csr/scounteren_reg/data_r_reg_0_/D (DFFX1)       0.0283    0.0000 &   0.4291 f
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3950     0.3950
  clock reconvergence pessimism                                             0.0000     0.3950
  core/be/be_mem/csr/scounteren_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.3950 r
  library hold time                                                         0.0183     0.4133
  data required time                                                                   0.4133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4133
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0158


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[62] (net)                          2      26.6677              0.0000     0.1000 r
  U3206/IN4 (AO222X1)                                             0.0041    0.0013 @   0.1013 r
  U3206/Q (AO222X1)                                               0.0607    0.1084     0.2098 r
  mem_resp_li[632] (net)                        1      12.0871              0.0000     0.2098 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2098 r
  uce_1__uce/mem_resp_i[62] (net)                      12.0871              0.0000     0.2098 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0607   -0.0012 &   0.2086 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0607    0.0754     0.2840 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      13.1768              0.0000     0.2840 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2840 r
  data_mem_pkt_li[528] (net)                           13.1768              0.0000     0.2840 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2840 r
  core/data_mem_pkt_i[529] (net)                       13.1768              0.0000     0.2840 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2840 r
  core/be/data_mem_pkt_i[6] (net)                      13.1768              0.0000     0.2840 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2840 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               13.1768              0.0000     0.2840 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2840 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        13.1768              0.0000     0.2840 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0607   -0.0035 &   0.2804 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0347    0.0770     0.3574 r
  core/be/be_mem/dcache/n2313 (net)             1       2.7200              0.0000     0.3574 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0347    0.0000 &   0.3575 r
  data arrival time                                                                    0.3575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0160


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      28.7726              0.0000     0.1000 r
  U3232/IN4 (AO222X1)                                             0.0042    0.0004 @   0.1004 r
  U3232/Q (AO222X1)                                               0.0616    0.1090     0.2094 r
  mem_resp_li[655] (net)                        1      12.4104              0.0000     0.2094 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2094 r
  uce_1__uce/mem_resp_i[85] (net)                      12.4104              0.0000     0.2094 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0616   -0.0009 &   0.2085 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0644    0.0775     0.2860 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.5051              0.0000     0.2860 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2860 r
  data_mem_pkt_li[551] (net)                           14.5051              0.0000     0.2860 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2860 r
  core/data_mem_pkt_i[552] (net)                       14.5051              0.0000     0.2860 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2860 r
  core/be/data_mem_pkt_i[29] (net)                     14.5051              0.0000     0.2860 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2860 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.5051              0.0000     0.2860 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2860 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.5051              0.0000     0.2860 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0644   -0.0064 &   0.2796 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0346    0.0779     0.3575 r
  core/be/be_mem/dcache/n2290 (net)             1       2.7068              0.0000     0.3575 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0346    0.0000 &   0.3575 r
  data arrival time                                                                    0.3575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3575
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0161


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      17.5805              0.0000     0.1000 f
  U3365/IN1 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3365/Q (AO222X1)                                               0.1435    0.1705 @   0.2708 f
  mem_resp_li[69] (net)                         1      40.2099              0.0000     0.2708 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2708 f
  uce_0__uce/mem_resp_i[69] (net)                      40.2099              0.0000     0.2708 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1435   -0.0519 @   0.2188 f
  uce_0__uce/U165/Q (AND2X1)                                      0.2543    0.1875 @   0.4063 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      74.3203              0.0000     0.4063 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.4063 f
  data_mem_pkt_li[12] (net)                            74.3203              0.0000     0.4063 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.4063 f
  core/data_mem_pkt_i[13] (net)                        74.3203              0.0000     0.4063 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.4063 f
  core/fe/data_mem_pkt_i[13] (net)                     74.3203              0.0000     0.4063 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.4063 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 74.3203              0.0000     0.4063 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.4063 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          74.3203              0.0000     0.4063 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.2543   -0.0524 @   0.3539 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0380    0.0954     0.4493 f
  core/fe/mem/icache/n505 (net)                 1       3.0277              0.0000     0.4493 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0380    0.0000 &   0.4493 f
  data arrival time                                                                    0.4493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4150 r
  library hold time                                                         0.0180     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.4493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0163


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2       8.9440              0.0000     0.1000 r
  U3265/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3265/Q (AO222X1)                                               0.0755    0.1170     0.2171 r
  mem_resp_li[685] (net)                        1      17.4655              0.0000     0.2171 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2171 r
  uce_1__uce/mem_resp_i[115] (net)                     17.4655              0.0000     0.2171 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.0755   -0.0057 &   0.2114 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1267    0.1100 @   0.3214 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      36.9609              0.0000     0.3214 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3214 r
  data_mem_pkt_li[581] (net)                           36.9609              0.0000     0.3214 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3214 r
  core/data_mem_pkt_i[582] (net)                       36.9609              0.0000     0.3214 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3214 r
  core/be/data_mem_pkt_i[59] (net)                     36.9609              0.0000     0.3214 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3214 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              36.9609              0.0000     0.3214 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3214 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       36.9609              0.0000     0.3214 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1267   -0.0248 @   0.2967 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0349    0.0912     0.3879 r
  core/be/be_mem/dcache/n2260 (net)             1       2.4872              0.0000     0.3879 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0349    0.0000 &   0.3879 r
  data arrival time                                                                    0.3879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                             0.0000     0.3968
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3968 r
  library hold time                                                        -0.0256     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.3879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0167


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      16.7966              0.0000     0.1000 f
  U3367/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3367/Q (AO222X1)                                               0.1419    0.1217 @   0.2221 f
  mem_resp_li[71] (net)                         1      39.7319              0.0000     0.2221 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2221 f
  uce_0__uce/mem_resp_i[71] (net)                      39.7319              0.0000     0.2221 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1419   -0.0504 @   0.1716 f
  uce_0__uce/U167/Q (AND2X1)                                      0.2839    0.1995 @   0.3711 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      82.9375              0.0000     0.3711 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3711 f
  data_mem_pkt_li[14] (net)                            82.9375              0.0000     0.3711 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3711 f
  core/data_mem_pkt_i[15] (net)                        82.9375              0.0000     0.3711 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3711 f
  core/fe/data_mem_pkt_i[15] (net)                     82.9375              0.0000     0.3711 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3711 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 82.9375              0.0000     0.3711 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3711 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          82.9375              0.0000     0.3711 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.2839   -0.0244 @   0.3467 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0377    0.0974     0.4441 f
  core/fe/mem/icache/n507 (net)                 1       2.9739              0.0000     0.4441 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0377    0.0000 &   0.4441 f
  data arrival time                                                                    0.4441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4074     0.4074
  clock reconvergence pessimism                                             0.0000     0.4074
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4074 r
  library hold time                                                         0.0194     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.4441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0173


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      26.6739              0.0000     0.1000 r
  U3207/IN4 (AO222X1)                                             0.0039    0.0008 @   0.1008 r
  U3207/Q (AO222X1)                                               0.0657    0.1115     0.2124 r
  mem_resp_li[633] (net)                        1      13.8408              0.0000     0.2124 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2124 r
  uce_1__uce/mem_resp_i[63] (net)                      13.8408              0.0000     0.2124 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0657   -0.0094 &   0.2030 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0662    0.0790     0.2819 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      15.1215              0.0000     0.2819 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2819 r
  data_mem_pkt_li[529] (net)                           15.1215              0.0000     0.2819 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2819 r
  core/data_mem_pkt_i[530] (net)                       15.1215              0.0000     0.2819 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2819 r
  core/be/data_mem_pkt_i[7] (net)                      15.1215              0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2819 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               15.1215              0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2819 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        15.1215              0.0000     0.2819 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0662   -0.0009 &   0.2810 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0347    0.0783     0.3593 r
  core/be/be_mem/dcache/n2312 (net)             1       2.7034              0.0000     0.3593 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0347    0.0000 &   0.3593 r
  data arrival time                                                                    0.3593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.3677 r
  library hold time                                                        -0.0262     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0178


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[116] (net)                         2       8.0798              0.0000     0.1000 r
  U3266/IN4 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3266/Q (AO222X1)                                               0.0820    0.1207     0.2208 r
  mem_resp_li[686] (net)                        1      19.8885              0.0000     0.2208 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2208 r
  uce_1__uce/mem_resp_i[116] (net)                     19.8885              0.0000     0.2208 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0820   -0.0102 &   0.2106 r
  uce_1__uce/U164/Q (AND2X1)                                      0.1195    0.1073 @   0.3179 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      34.3381              0.0000     0.3179 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.3179 r
  data_mem_pkt_li[582] (net)                           34.3381              0.0000     0.3179 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.3179 r
  core/data_mem_pkt_i[583] (net)                       34.3381              0.0000     0.3179 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.3179 r
  core/be/data_mem_pkt_i[60] (net)                     34.3381              0.0000     0.3179 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.3179 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              34.3381              0.0000     0.3179 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.3179 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       34.3381              0.0000     0.3179 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.1196   -0.0312 @   0.2867 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0373    0.0914     0.3781 r
  core/be/be_mem/dcache/n2259 (net)             1       3.3414              0.0000     0.3781 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0373    0.0000 &   0.3781 r
  data arrival time                                                                    0.3781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3861     0.3861
  clock reconvergence pessimism                                             0.0000     0.3861
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.3861 r
  library hold time                                                        -0.0265     0.3596
  data required time                                                                   0.3596
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3596
  data arrival time                                                                   -0.3781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0185


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2      18.9529              0.0000     0.1000 r
  U3219/IN4 (AO222X1)                                             0.0021    0.0003 @   0.1003 r
  U3219/Q (AO222X1)                                               0.0785    0.1189     0.2192 r
  mem_resp_li[643] (net)                        1      18.5777              0.0000     0.2192 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2192 r
  uce_1__uce/mem_resp_i[73] (net)                      18.5777              0.0000     0.2192 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.0785   -0.0219 &   0.1974 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0736    0.0842     0.2815 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      17.6256              0.0000     0.2815 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2815 r
  data_mem_pkt_li[539] (net)                           17.6256              0.0000     0.2815 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2815 r
  core/data_mem_pkt_i[540] (net)                       17.6256              0.0000     0.2815 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2815 r
  core/be/data_mem_pkt_i[17] (net)                     17.6256              0.0000     0.2815 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2815 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              17.6256              0.0000     0.2815 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2815 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       17.6256              0.0000     0.2815 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0736   -0.0011 &   0.2804 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0341    0.0792     0.3597 r
  core/be/be_mem/dcache/n2302 (net)             1       2.3765              0.0000     0.3597 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0341    0.0000 &   0.3597 r
  data arrival time                                                                    0.3597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3672     0.3672
  clock reconvergence pessimism                                             0.0000     0.3672
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.3672 r
  library hold time                                                        -0.0260     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0185


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2      23.7667              0.0000     0.1000 r
  U3222/IN4 (AO222X1)                                             0.0030    0.0005 @   0.1005 r
  U3222/Q (AO222X1)                                               0.0659    0.1116     0.2121 r
  mem_resp_li[646] (net)                        1      13.9251              0.0000     0.2121 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2121 r
  uce_1__uce/mem_resp_i[76] (net)                      13.9251              0.0000     0.2121 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0659   -0.0110 &   0.2011 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0760    0.0841     0.2851 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      18.6693              0.0000     0.2851 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2851 r
  data_mem_pkt_li[542] (net)                           18.6693              0.0000     0.2851 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2851 r
  core/data_mem_pkt_i[543] (net)                       18.6693              0.0000     0.2851 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2851 r
  core/be/data_mem_pkt_i[20] (net)                     18.6693              0.0000     0.2851 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2851 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              18.6693              0.0000     0.2851 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2851 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       18.6693              0.0000     0.2851 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0760   -0.0063 &   0.2789 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0363    0.0812     0.3600 r
  core/be/be_mem/dcache/n2299 (net)             1       3.0696              0.0000     0.3600 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0363    0.0000 &   0.3600 r
  data arrival time                                                                    0.3600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0188


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      19.7241              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0025    0.0010 @   0.1010 f
  U3363/Q (AO222X1)                                               0.2219    0.1598 @   0.2608 f
  mem_resp_li[67] (net)                         1      66.9124              0.0000     0.2608 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2608 f
  uce_0__uce/mem_resp_i[67] (net)                      66.9124              0.0000     0.2608 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.2219   -0.0803 @   0.1805 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2342    0.1865 @   0.3670 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      67.7654              0.0000     0.3670 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3670 f
  data_mem_pkt_li[10] (net)                            67.7654              0.0000     0.3670 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3670 f
  core/data_mem_pkt_i[11] (net)                        67.7654              0.0000     0.3670 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3670 f
  core/fe/data_mem_pkt_i[11] (net)                     67.7654              0.0000     0.3670 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3670 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 67.7654              0.0000     0.3670 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3670 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          67.7654              0.0000     0.3670 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2342   -0.0131 @   0.3539 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0366    0.0921     0.4460 f
  core/fe/mem/icache/n503 (net)                 1       2.5608              0.0000     0.4460 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0366    0.0000 &   0.4460 f
  data arrival time                                                                    0.4460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4076     0.4076
  clock reconvergence pessimism                                             0.0000     0.4076
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4076 r
  library hold time                                                         0.0197     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0188


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place184/INP (NBUFFX2)        0.0806   -0.0143 @   0.3603 r
  core/be/be_mem/dcache/tag_mem/icc_place184/Z (NBUFFX2)          0.0257    0.0586     0.4190 r
  core/be/be_mem/dcache/tag_mem/n184 (net)      1       2.4732              0.0000     0.4190 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[19] (saed90_248x64_1P_bit)   0.0257   0.0000 &   0.4190 r d 
  data arrival time                                                                    0.4190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0189


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2       8.6844              0.0000     0.1000 f
  U3419/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3419/Q (AO222X1)                                               0.2265    0.1601 @   0.2603 f
  mem_resp_li[115] (net)                        1      67.8904              0.0000     0.2603 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2603 f
  uce_0__uce/mem_resp_i[115] (net)                     67.8904              0.0000     0.2603 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.2265   -0.0473 @   0.2130 f
  uce_0__uce/U216/Q (AND2X1)                                      0.2446    0.1925 @   0.4054 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3      71.0559              0.0000     0.4054 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.4054 f
  data_mem_pkt_li[58] (net)                            71.0559              0.0000     0.4054 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.4054 f
  core/data_mem_pkt_i[59] (net)                        71.0559              0.0000     0.4054 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.4054 f
  core/fe/data_mem_pkt_i[59] (net)                     71.0559              0.0000     0.4054 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.4054 f
  core/fe/mem/data_mem_pkt_i[59] (net)                 71.0559              0.0000     0.4054 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.4054 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          71.0559              0.0000     0.4054 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.2446   -0.0479 @   0.3575 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0376    0.0949     0.4525 f
  core/fe/mem/icache/n551 (net)                 1       3.2799              0.0000     0.4525 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0376    0.0000 &   0.4525 f
  data arrival time                                                                    0.4525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  clock reconvergence pessimism                                             0.0000     0.4155
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.4155 r
  library hold time                                                         0.0181     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.4525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0189


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[25] (net)                           2      15.4638              0.0000     0.1000 r
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3168/Q (AO222X1)                                               0.1936    0.1348 @   0.2353 r
  mem_resp_li[595] (net)                        1      56.8152              0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (net)                      56.8152              0.0000     0.2353 r
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1936   -0.0543 @   0.1810 r
  uce_1__uce/U799/Q (AND2X1)                                      0.1262    0.1184 @   0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.4278              0.0000     0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.2994 r
  tag_mem_pkt_li[51] (net)                             33.4278              0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (net)                         33.4278              0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (net)                      33.4278              0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1263   -0.0293 @   0.2701 r
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0851    0.1000     0.3702 r
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.8083             0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.8083              0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/icc_place56/INP (NBUFFX2)         0.0851   -0.0103 &   0.3599 r
  core/be/be_mem/dcache/tag_mem/icc_place56/Z (NBUFFX2)           0.0259    0.0593     0.4192 r
  core/be/be_mem/dcache/tag_mem/n174 (net)      1       2.2991              0.0000     0.4192 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[9] (saed90_248x64_1P_bit)   0.0259   0.0000 &   0.4192 r d 
  data arrival time                                                                    0.4192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0191


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[110] (net)                         2      13.5844              0.0000     0.1000 r
  U3260/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3260/Q (AO222X1)                                               0.0886    0.1246     0.2246 r
  mem_resp_li[680] (net)                        1      22.3374              0.0000     0.2246 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2246 r
  uce_1__uce/mem_resp_i[110] (net)                     22.3374              0.0000     0.2246 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0886   -0.0123 &   0.2123 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1246    0.1105 @   0.3228 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      36.1224              0.0000     0.3228 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3228 r
  data_mem_pkt_li[576] (net)                           36.1224              0.0000     0.3228 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3228 r
  core/data_mem_pkt_i[577] (net)                       36.1224              0.0000     0.3228 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3228 r
  core/be/data_mem_pkt_i[54] (net)                     36.1224              0.0000     0.3228 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3228 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              36.1224              0.0000     0.3228 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3228 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       36.1224              0.0000     0.3228 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1246   -0.0250 @   0.2978 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0355    0.0914     0.3893 r
  core/be/be_mem/dcache/n2265 (net)             1       2.8282              0.0000     0.3893 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0355    0.0000 &   0.3893 r
  data arrival time                                                                    0.3893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3960     0.3960
  clock reconvergence pessimism                                             0.0000     0.3960
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3960 r
  library hold time                                                        -0.0258     0.3701
  data required time                                                                   0.3701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3701
  data arrival time                                                                   -0.3893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0192


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2      26.4266              0.0000     0.1000 r
  U3209/IN4 (AO222X1)                                             0.0041    0.0011 @   0.1011 r
  U3209/Q (AO222X1)                                               0.0616    0.1090     0.2101 r
  mem_resp_li[635] (net)                        1      12.3903              0.0000     0.2101 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2101 r
  uce_1__uce/mem_resp_i[65] (net)                      12.3903              0.0000     0.2101 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0616   -0.0049 &   0.2052 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0704    0.0807     0.2859 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      16.6860              0.0000     0.2859 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2859 r
  data_mem_pkt_li[531] (net)                           16.6860              0.0000     0.2859 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2859 r
  core/data_mem_pkt_i[532] (net)                       16.6860              0.0000     0.2859 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2859 r
  core/be/data_mem_pkt_i[9] (net)                      16.6860              0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               16.6860              0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        16.6860              0.0000     0.2859 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0704   -0.0063 &   0.2796 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0365    0.0803     0.3599 r
  core/be/be_mem/dcache/n2310 (net)             1       3.2444              0.0000     0.3599 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0365    0.0000 &   0.3599 r
  data arrival time                                                                    0.3599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                        -0.0267     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0192


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      25.4094              0.0000     0.1000 r
  U3224/IN4 (AO222X1)                                             0.0035    0.0005 @   0.1005 r
  U3224/Q (AO222X1)                                               0.0685    0.1133     0.2138 r
  mem_resp_li[648] (net)                        1      14.8538              0.0000     0.2138 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2138 r
  uce_1__uce/mem_resp_i[78] (net)                      14.8538              0.0000     0.2138 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.0685   -0.0115 &   0.2023 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0722    0.0824     0.2847 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      17.2678              0.0000     0.2847 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2847 r
  data_mem_pkt_li[544] (net)                           17.2678              0.0000     0.2847 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2847 r
  core/data_mem_pkt_i[545] (net)                       17.2678              0.0000     0.2847 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2847 r
  core/be/data_mem_pkt_i[22] (net)                     17.2678              0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              17.2678              0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       17.2678              0.0000     0.2847 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0722   -0.0033 &   0.2814 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0347    0.0793     0.3607 r
  core/be/be_mem/dcache/n2297 (net)             1       2.5799              0.0000     0.3607 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0347    0.0000 &   0.3607 r
  data arrival time                                                                    0.3607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                        -0.0262     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0195


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      22.9837              0.0000     0.1000 r
  U3215/IN4 (AO222X1)                                             0.0029    0.0005 @   0.1005 r
  U3215/Q (AO222X1)                                               0.0610    0.1085     0.2089 r
  mem_resp_li[640] (net)                        1      12.1841              0.0000     0.2089 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2089 r
  uce_1__uce/mem_resp_i[70] (net)                      12.1841              0.0000     0.2089 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.0610   -0.0030 &   0.2059 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0670    0.0789     0.2847 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      15.4386              0.0000     0.2847 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2847 r
  data_mem_pkt_li[536] (net)                           15.4386              0.0000     0.2847 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2847 r
  core/data_mem_pkt_i[537] (net)                       15.4386              0.0000     0.2847 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2847 r
  core/be/data_mem_pkt_i[14] (net)                     15.4386              0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2847 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              15.4386              0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2847 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       15.4386              0.0000     0.2847 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0670   -0.0011 &   0.2837 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0335    0.0776     0.3612 r
  core/be/be_mem/dcache/n2305 (net)             1       2.2727              0.0000     0.3612 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0335    0.0000 &   0.3612 r
  data arrival time                                                                    0.3612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0259     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.3612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0195


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[98] (net)                          2      11.3829              0.0000     0.1000 r
  U3247/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3247/Q (AO222X1)                                               0.0956    0.1286     0.2286 r
  mem_resp_li[668] (net)                        1      24.9531              0.0000     0.2286 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2286 r
  uce_1__uce/mem_resp_i[98] (net)                      24.9531              0.0000     0.2286 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0956   -0.0167 &   0.2120 r
  uce_1__uce/U145/Q (AND2X1)                                      0.1108    0.1046     0.3166 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      30.7529              0.0000     0.3166 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3166 r
  data_mem_pkt_li[564] (net)                           30.7529              0.0000     0.3166 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3166 r
  core/data_mem_pkt_i[565] (net)                       30.7529              0.0000     0.3166 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3166 r
  core/be/data_mem_pkt_i[42] (net)                     30.7529              0.0000     0.3166 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3166 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              30.7529              0.0000     0.3166 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3166 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       30.7529              0.0000     0.3166 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.1108   -0.0172 &   0.2994 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0362    0.0889     0.3882 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0812              0.0000     0.3882 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0362    0.0000 &   0.3883 r
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0261     0.3687
  data required time                                                                   0.3687
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3687
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0196


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2      22.2888              0.0000     0.1000 r
  U3208/IN4 (AO222X1)                                             0.0029    0.0008 @   0.1008 r
  U3208/Q (AO222X1)                                               0.0683    0.1132     0.2140 r
  mem_resp_li[634] (net)                        1      14.8551              0.0000     0.2140 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2140 r
  uce_1__uce/mem_resp_i[64] (net)                      14.8551              0.0000     0.2140 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.0683   -0.0077 &   0.2064 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0603    0.0760     0.2824 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      12.9550              0.0000     0.2824 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2824 r
  data_mem_pkt_li[530] (net)                           12.9550              0.0000     0.2824 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2824 r
  core/data_mem_pkt_i[531] (net)                       12.9550              0.0000     0.2824 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2824 r
  core/be/data_mem_pkt_i[8] (net)                      12.9550              0.0000     0.2824 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2824 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               12.9550              0.0000     0.2824 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2824 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        12.9550              0.0000     0.2824 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0603    0.0002 &   0.2825 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0362    0.0779     0.3605 r
  core/be/be_mem/dcache/n2311 (net)             1       3.2232              0.0000     0.3605 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0362    0.0000 &   0.3605 r
  data arrival time                                                                    0.3605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.3674 r
  library hold time                                                        -0.0266     0.3408
  data required time                                                                   0.3408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3408
  data arrival time                                                                   -0.3605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0197


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      25.1048              0.0000     0.1000 r
  U3202/IN4 (AO222X1)                                             0.0037    0.0008 @   0.1008 r
  U3202/Q (AO222X1)                                               0.0685    0.1133     0.2141 r
  mem_resp_li[628] (net)                        1      14.8716              0.0000     0.2141 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2141 r
  uce_1__uce/mem_resp_i[58] (net)                      14.8716              0.0000     0.2141 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0685   -0.0080 &   0.2061 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0642    0.0782     0.2844 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      14.3728              0.0000     0.2844 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2844 r
  data_mem_pkt_li[524] (net)                           14.3728              0.0000     0.2844 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2844 r
  core/data_mem_pkt_i[525] (net)                       14.3728              0.0000     0.2844 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2844 r
  core/be/data_mem_pkt_i[2] (net)                      14.3728              0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2844 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               14.3728              0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2844 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        14.3728              0.0000     0.2844 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0642   -0.0028 &   0.2816 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0791     0.3607 r
  core/be/be_mem/dcache/n2317 (net)             1       3.3402              0.0000     0.3607 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3607 r
  data arrival time                                                                    0.3607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0267     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0198


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      24.9728              0.0000     0.1000 r
  U3203/IN4 (AO222X1)                                             0.0031    0.0003 @   0.1003 r
  U3203/Q (AO222X1)                                               0.0655    0.1113     0.2117 r
  mem_resp_li[629] (net)                        1      13.7859              0.0000     0.2117 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2117 r
  uce_1__uce/mem_resp_i[59] (net)                      13.7859              0.0000     0.2117 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.0655   -0.0021 &   0.2096 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0610    0.0761     0.2857 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      13.2553              0.0000     0.2857 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2857 r
  data_mem_pkt_li[525] (net)                           13.2553              0.0000     0.2857 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2857 r
  core/data_mem_pkt_i[526] (net)                       13.2553              0.0000     0.2857 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2857 r
  core/be/data_mem_pkt_i[3] (net)                      13.2553              0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2857 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               13.2553              0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2857 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        13.2553              0.0000     0.2857 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0610   -0.0013 &   0.2844 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0347    0.0771     0.3615 r
  core/be/be_mem/dcache/n2316 (net)             1       2.7332              0.0000     0.3615 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0347    0.0000 &   0.3615 r
  data arrival time                                                                    0.3615

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3615
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0201


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/store_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1318   -0.0037 &   0.2611 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0427    0.0783     0.3394 f
  core/be/be_mem/n69 (net)                      3       7.9070              0.0000     0.3394 f
  core/be/be_mem/U90/IN1 (AND3X1)                                 0.0427    0.0001 &   0.3395 f
  core/be/be_mem/U90/Q (AND3X1)                                   0.0339    0.0690     0.4085 f
  core/be/be_mem/n40 (net)                      1       2.3022              0.0000     0.4085 f
  core/be/be_mem/store_page_fault_mem3_reg/D (DFFX1)              0.0339    0.0000 &   0.4085 f
  data arrival time                                                                    0.4085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3735     0.3735
  clock reconvergence pessimism                                             0.0000     0.3735
  core/be/be_mem/store_page_fault_mem3_reg/CLK (DFFX1)                      0.0000     0.3735 r
  library hold time                                                         0.0139     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.4085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[108] (net)                         2      10.0359              0.0000     0.1000 r
  U3258/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.0981    0.1300     0.2300 r
  mem_resp_li[678] (net)                        1      25.9128              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2300 r
  uce_1__uce/mem_resp_i[108] (net)                     25.9128              0.0000     0.2300 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.0981   -0.0178 &   0.2122 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1026    0.1010     0.3132 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      27.8345              0.0000     0.3132 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3132 r
  data_mem_pkt_li[574] (net)                           27.8345              0.0000     0.3132 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3132 r
  core/data_mem_pkt_i[575] (net)                       27.8345              0.0000     0.3132 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3132 r
  core/be/data_mem_pkt_i[52] (net)                     27.8345              0.0000     0.3132 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3132 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              27.8345              0.0000     0.3132 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3132 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       27.8345              0.0000     0.3132 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1026   -0.0097 &   0.3035 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0356    0.0865     0.3900 r
  core/be/be_mem/dcache/n2267 (net)             1       2.8107              0.0000     0.3900 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0356    0.0000 &   0.3901 r
  data arrival time                                                                    0.3901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0259     0.3690
  data required time                                                                   0.3690
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3690
  data arrival time                                                                   -0.3901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      20.5398              0.0000     0.1000 r
  U3210/IN4 (AO222X1)                                             0.0025    0.0009 @   0.1009 r
  U3210/Q (AO222X1)                                               0.0624    0.1093     0.2102 r
  mem_resp_li[636] (net)                        1      12.6819              0.0000     0.2102 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2102 r
  uce_1__uce/mem_resp_i[66] (net)                      12.6819              0.0000     0.2102 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.0624   -0.0013 &   0.2089 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0633    0.0770     0.2859 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      14.1089              0.0000     0.2859 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2859 r
  data_mem_pkt_li[532] (net)                           14.1089              0.0000     0.2859 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2859 r
  core/data_mem_pkt_i[533] (net)                       14.1089              0.0000     0.2859 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2859 r
  core/be/data_mem_pkt_i[10] (net)                     14.1089              0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              14.1089              0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       14.1089              0.0000     0.2859 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0633   -0.0006 &   0.2853 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0342    0.0773     0.3627 r
  core/be/be_mem/dcache/n2309 (net)             1       2.5721              0.0000     0.3627 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0342    0.0000 &   0.3627 r
  data arrival time                                                                    0.3627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0261     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0211


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[112] (net)                         2      14.3680              0.0000     0.1000 r
  U3262/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3262/Q (AO222X1)                                               0.0973    0.1294     0.2296 r
  mem_resp_li[682] (net)                        1      25.4835              0.0000     0.2296 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2296 r
  uce_1__uce/mem_resp_i[112] (net)                     25.4835              0.0000     0.2296 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0973   -0.0217 &   0.2079 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1195    0.1091 @   0.3170 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.1766              0.0000     0.3170 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3170 r
  data_mem_pkt_li[578] (net)                           34.1766              0.0000     0.3170 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3170 r
  core/data_mem_pkt_i[579] (net)                       34.1766              0.0000     0.3170 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3170 r
  core/be/data_mem_pkt_i[56] (net)                     34.1766              0.0000     0.3170 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3170 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.1766              0.0000     0.3170 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3170 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.1766              0.0000     0.3170 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1196   -0.0147 @   0.3023 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0352    0.0900     0.3924 r
  core/be/be_mem/dcache/n2263 (net)             1       2.6797              0.0000     0.3924 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0352    0.0000 &   0.3924 r
  data arrival time                                                                    0.3924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0257     0.3712
  data required time                                                                   0.3712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3712
  data arrival time                                                                   -0.3924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0212


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      12.8950              0.0000     0.1000 r
  U3177/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3177/Q (AO222X1)                                               0.1930    0.1349 @   0.2352 r
  mem_resp_li[603] (net)                        1      56.8081              0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                                   0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (net)                      56.8081              0.0000     0.2352 r
  uce_1__uce/U807/IN2 (AND2X1)                                    0.1930   -0.0655 @   0.1697 r
  uce_1__uce/U807/Q (AND2X1)                                      0.1188    0.1149 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2      30.8515              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[59] (net)                             30.8515              0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (net)                         30.8515              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (net)                      30.8515              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)               30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)        30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/U1229/IN1 (AND2X2)                        0.1190   -0.0147 @   0.2699 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                          0.0677    0.1044 @   0.3743 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     3  26.1599            0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)      26.1599              0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/icc_place42/INP (NBUFFX2)         0.0677   -0.0065 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place42/Z (NBUFFX2)           0.0249    0.0562     0.4239 r
  core/be/be_mem/dcache/tag_mem/n197 (net)      1       2.5600              0.0000     0.4239 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[17] (saed90_248x64_1P_bit)   0.0249  -0.0027 &   0.4213 r d 
  data arrival time                                                                    0.4213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0212


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      21.4186              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0026    0.0003 @   0.1003 f
  U3355/Q (AO222X1)                                               0.2048    0.1519 @   0.2522 f
  mem_resp_li[61] (net)                         1      61.1739              0.0000     0.2522 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2522 f
  uce_0__uce/mem_resp_i[61] (net)                      61.1739              0.0000     0.2522 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.2048   -0.0457 @   0.2065 f
  uce_0__uce/U156/Q (AND2X1)                                      0.2439    0.1896 @   0.3961 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      70.9530              0.0000     0.3961 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3961 f
  data_mem_pkt_li[4] (net)                             70.9530              0.0000     0.3961 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3961 f
  core/data_mem_pkt_i[5] (net)                         70.9530              0.0000     0.3961 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3961 f
  core/fe/data_mem_pkt_i[5] (net)                      70.9530              0.0000     0.3961 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3961 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  70.9530              0.0000     0.3961 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3961 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           70.9530              0.0000     0.3961 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2439   -0.0354 @   0.3607 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0376    0.0938     0.4545 f
  core/fe/mem/icache/n497 (net)                 1       2.8322              0.0000     0.4545 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0376    0.0000 &   0.4546 f
  data arrival time                                                                    0.4546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4151     0.4151
  clock reconvergence pessimism                                             0.0000     0.4151
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4151 r
  library hold time                                                         0.0181     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0213


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[22] (net)                           2      14.4668              0.0000     0.1000 r
  U3163/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3163/Q (AO222X1)                                               0.2170    0.1448 @   0.2450 r
  mem_resp_li[592] (net)                        1      64.7858              0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (net)                      64.7858              0.0000     0.2450 r
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2170   -0.0844 @   0.1606 r
  uce_1__uce/U796/Q (AND2X1)                                      0.1037    0.1129 @   0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2347              0.0000     0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2735 r
  tag_mem_pkt_li[48] (net)                             27.2347              0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (net)                         27.2347              0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (net)                       27.2347              0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1037   -0.0102 @   0.2633 r
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0700    0.1030 @   0.3663 r
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  28.5961             0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      28.5961              0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/icc_place20/INP (NBUFFX2)         0.0701   -0.0007 @   0.3656 r
  core/be/be_mem/dcache/tag_mem/icc_place20/Z (NBUFFX2)           0.0241    0.0560     0.4215 r
  core/be/be_mem/dcache/tag_mem/n203 (net)      1       1.8226              0.0000     0.4215 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[6] (saed90_248x64_1P_bit)   0.0241   0.0000 &   0.4215 r d 
  data arrival time                                                                    0.4215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0214


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[74] (net)                          2      19.6969              0.0000     0.1000 r
  U3220/IN4 (AO222X1)                                             0.0024    0.0008 @   0.1008 r
  U3220/Q (AO222X1)                                               0.0663    0.1119     0.2127 r
  mem_resp_li[644] (net)                        1      14.1437              0.0000     0.2127 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2127 r
  uce_1__uce/mem_resp_i[74] (net)                      14.1437              0.0000     0.2127 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.0663   -0.0063 &   0.2064 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0668    0.0794     0.2858 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.3281              0.0000     0.2858 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2858 r
  data_mem_pkt_li[540] (net)                           15.3281              0.0000     0.2858 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2858 r
  core/data_mem_pkt_i[541] (net)                       15.3281              0.0000     0.2858 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2858 r
  core/be/data_mem_pkt_i[18] (net)                     15.3281              0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2858 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.3281              0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2858 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.3281              0.0000     0.2858 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0668   -0.0030 &   0.2828 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0366    0.0797     0.3624 r
  core/be/be_mem/dcache/n2301 (net)             1       3.3338              0.0000     0.3624 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0366    0.0000 &   0.3625 r
  data arrival time                                                                    0.3625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3674     0.3674
  clock reconvergence pessimism                                             0.0000     0.3674
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.3674 r
  library hold time                                                        -0.0267     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2      18.1616              0.0000     0.1000 r
  U3250/IN4 (AO222X1)                                             0.0018    0.0001 @   0.1001 r
  U3250/Q (AO222X1)                                               0.0773    0.1181     0.2183 r
  mem_resp_li[671] (net)                        1      18.1125              0.0000     0.2183 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2183 r
  uce_1__uce/mem_resp_i[101] (net)                     18.1125              0.0000     0.2183 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.0773   -0.0056 &   0.2126 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1156    0.1049 @   0.3176 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.9870              0.0000     0.3176 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3176 r
  data_mem_pkt_li[567] (net)                           32.9870              0.0000     0.3176 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3176 r
  core/data_mem_pkt_i[568] (net)                       32.9870              0.0000     0.3176 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3176 r
  core/be/data_mem_pkt_i[45] (net)                     32.9870              0.0000     0.3176 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3176 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.9870              0.0000     0.3176 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3176 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.9870              0.0000     0.3176 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1156   -0.0163 @   0.3012 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0364    0.0901     0.3913 r
  core/be/be_mem/dcache/n2274 (net)             1       3.1553              0.0000     0.3913 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0364    0.0000 &   0.3913 r
  data arrival time                                                                    0.3913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0261     0.3696
  data required time                                                                   0.3696
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3696
  data arrival time                                                                   -0.3913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0218


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[113] (net)                         2      16.0758              0.0000     0.1000 r
  U3263/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3263/Q (AO222X1)                                               0.0935    0.1275     0.2278 r
  mem_resp_li[683] (net)                        1      24.1840              0.0000     0.2278 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2278 r
  uce_1__uce/mem_resp_i[113] (net)                     24.1840              0.0000     0.2278 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0935   -0.0181 &   0.2097 r
  uce_1__uce/U161/Q (AND2X1)                                      0.1278    0.1126 @   0.3223 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      37.1841              0.0000     0.3223 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.3223 r
  data_mem_pkt_li[579] (net)                           37.1841              0.0000     0.3223 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.3223 r
  core/data_mem_pkt_i[580] (net)                       37.1841              0.0000     0.3223 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.3223 r
  core/be/data_mem_pkt_i[57] (net)                     37.1841              0.0000     0.3223 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.3223 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              37.1841              0.0000     0.3223 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.3223 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       37.1841              0.0000     0.3223 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.1279   -0.0245 @   0.2979 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0367    0.0928     0.3907 r
  core/be/be_mem/dcache/n2262 (net)             1       3.1473              0.0000     0.3907 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0367    0.0000 &   0.3907 r
  data arrival time                                                                    0.3907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0262     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2      14.2748              0.0000     0.1000 r
  U3269/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3269/Q (AO222X1)                                               0.0892    0.1250     0.2252 r
  mem_resp_li[689] (net)                        1      22.5884              0.0000     0.2252 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2252 r
  uce_1__uce/mem_resp_i[119] (net)                     22.5884              0.0000     0.2252 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0892   -0.0153 &   0.2098 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1261    0.1113 @   0.3211 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      36.6470              0.0000     0.3211 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3211 r
  data_mem_pkt_li[585] (net)                           36.6470              0.0000     0.3211 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3211 r
  core/data_mem_pkt_i[586] (net)                       36.6470              0.0000     0.3211 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3211 r
  core/be/data_mem_pkt_i[63] (net)                     36.6470              0.0000     0.3211 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3211 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              36.6470              0.0000     0.3211 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3211 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       36.6470              0.0000     0.3211 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1262   -0.0211 @   0.3000 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0369    0.0926     0.3927 r
  core/be/be_mem/dcache/n2256 (net)             1       3.2502              0.0000     0.3927 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0369    0.0000 &   0.3927 r
  data arrival time                                                                    0.3927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0263     0.3707
  data required time                                                                   0.3707
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3707
  data arrival time                                                                   -0.3927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      18.7517              0.0000     0.1000 f
  U3408/IN5 (AO222X1)                                             0.0019    0.0006 @   0.1006 f
  U3408/Q (AO222X1)                                               0.2112    0.1548 @   0.2553 f
  mem_resp_li[105] (net)                        1      63.3378              0.0000     0.2553 f
  uce_0__uce/mem_resp_i[105] (bp_uce_02_2)                                  0.0000     0.2553 f
  uce_0__uce/mem_resp_i[105] (net)                     63.3378              0.0000     0.2553 f
  uce_0__uce/U205/IN2 (AND2X1)                                    0.2112   -0.0633 @   0.1921 f
  uce_0__uce/U205/Q (AND2X1)                                      0.2770    0.2045 @   0.3965 f
  uce_0__uce/data_mem_pkt_o[49] (net)           3      80.8716              0.0000     0.3965 f
  uce_0__uce/data_mem_pkt_o[49] (bp_uce_02_2)                               0.0000     0.3965 f
  data_mem_pkt_li[48] (net)                            80.8716              0.0000     0.3965 f
  core/data_mem_pkt_i[49] (bp_core_minimal_02_0)                            0.0000     0.3965 f
  core/data_mem_pkt_i[49] (net)                        80.8716              0.0000     0.3965 f
  core/fe/data_mem_pkt_i[49] (bp_fe_top_02_0)                               0.0000     0.3965 f
  core/fe/data_mem_pkt_i[49] (net)                     80.8716              0.0000     0.3965 f
  core/fe/mem/data_mem_pkt_i[49] (bp_fe_mem_02_0)                           0.0000     0.3965 f
  core/fe/mem/data_mem_pkt_i[49] (net)                 80.8716              0.0000     0.3965 f
  core/fe/mem/icache/data_mem_pkt_i[49] (bp_fe_icache_02_0)                 0.0000     0.3965 f
  core/fe/mem/icache/data_mem_pkt_i[49] (net)          80.8716              0.0000     0.3965 f
  core/fe/mem/icache/U1512/IN1 (MUX21X1)                          0.2770   -0.0394 @   0.3572 f
  core/fe/mem/icache/U1512/Q (MUX21X1)                            0.0371    0.0971     0.4543 f
  core/fe/mem/icache/n541 (net)                 1       3.0707              0.0000     0.4543 f
  core/fe/mem/icache/uncached_load_data_r_reg_47_/D (DFFX1)       0.0371    0.0000 &   0.4543 f
  data arrival time                                                                    0.4543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  clock reconvergence pessimism                                             0.0000     0.4140
  core/fe/mem/icache/uncached_load_data_r_reg_47_/CLK (DFFX1)               0.0000     0.4140 r
  library hold time                                                         0.0182     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0221


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2       7.8201              0.0000     0.1000 f
  U3420/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3420/Q (AO222X1)                                               0.2229    0.1589 @   0.2590 f
  mem_resp_li[116] (net)                        1      66.8340              0.0000     0.2590 f
  uce_0__uce/mem_resp_i[116] (bp_uce_02_2)                                  0.0000     0.2590 f
  uce_0__uce/mem_resp_i[116] (net)                     66.8340              0.0000     0.2590 f
  uce_0__uce/U217/IN2 (AND2X1)                                    0.2229   -0.0499 @   0.2091 f
  uce_0__uce/U217/Q (AND2X1)                                      0.2476    0.1940 @   0.4031 f
  uce_0__uce/data_mem_pkt_o[60] (net)           3      72.3277              0.0000     0.4031 f
  uce_0__uce/data_mem_pkt_o[60] (bp_uce_02_2)                               0.0000     0.4031 f
  data_mem_pkt_li[59] (net)                            72.3277              0.0000     0.4031 f
  core/data_mem_pkt_i[60] (bp_core_minimal_02_0)                            0.0000     0.4031 f
  core/data_mem_pkt_i[60] (net)                        72.3277              0.0000     0.4031 f
  core/fe/data_mem_pkt_i[60] (bp_fe_top_02_0)                               0.0000     0.4031 f
  core/fe/data_mem_pkt_i[60] (net)                     72.3277              0.0000     0.4031 f
  core/fe/mem/data_mem_pkt_i[60] (bp_fe_mem_02_0)                           0.0000     0.4031 f
  core/fe/mem/data_mem_pkt_i[60] (net)                 72.3277              0.0000     0.4031 f
  core/fe/mem/icache/data_mem_pkt_i[60] (bp_fe_icache_02_0)                 0.0000     0.4031 f
  core/fe/mem/icache/data_mem_pkt_i[60] (net)          72.3277              0.0000     0.4031 f
  core/fe/mem/icache/U1500/IN1 (MUX21X1)                          0.2476   -0.0420 @   0.3611 f
  core/fe/mem/icache/U1500/Q (MUX21X1)                            0.0367    0.0945     0.4555 f
  core/fe/mem/icache/n552 (net)                 1       2.9471              0.0000     0.4555 f
  core/fe/mem/icache/uncached_load_data_r_reg_58_/D (DFFX1)       0.0367    0.0000 &   0.4556 f
  data arrival time                                                                    0.4556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  core/fe/mem/icache/uncached_load_data_r_reg_58_/CLK (DFFX1)               0.0000     0.4146 r
  library hold time                                                         0.0183     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0227


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1      14.2592              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0012    0.0005 @   0.1005 r
  U3121/Q (AND3X1)                                                0.2240    0.1518 @   0.2523 r
  arb_ready_li (net)                            2      64.1549              0.0000     0.2523 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2523 r
  mem_arbiter/ready_i (net)                            64.1549              0.0000     0.2523 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2240   -0.0498 @   0.2025 r
  mem_arbiter/U1/Q (AND2X1)                                       0.0504    0.0914     0.2939 r
  mem_arbiter/grants_o[1] (net)                 2       6.2557              0.0000     0.2939 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.2939 r
  fifo_yumi_li[1] (net)                                 6.2557              0.0000     0.2939 r
  fifo_1__mem_fifo/yumi_i (bsg_one_fifo_width_p570_3)                       0.0000     0.2939 r
  fifo_1__mem_fifo/yumi_i (net)                         6.2557              0.0000     0.2939 r
  fifo_1__mem_fifo/U5/IN1 (NOR2X0)                                0.0504    0.0000 &   0.2939 r
  fifo_1__mem_fifo/U5/QN (NOR2X0)                                 0.0377    0.0323     0.3262 f
  fifo_1__mem_fifo/n1 (net)                     1       2.4269              0.0000     0.3262 f
  fifo_1__mem_fifo/U6/IN1 (OR2X1)                                 0.0377    0.0000 &   0.3262 f
  fifo_1__mem_fifo/U6/Q (OR2X1)                                   0.0245    0.0480     0.3742 f
  fifo_1__mem_fifo/n_0_net_ (net)               1       2.0718              0.0000     0.3742 f
  fifo_1__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_21)           0.0000     0.3742 f
  fifo_1__mem_fifo/dff_full/data_i[0] (net)             2.0718              0.0000     0.3742 f
  fifo_1__mem_fifo/dff_full/U3/INP (INVX0)                        0.0245    0.0000 &   0.3742 f
  fifo_1__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0324    0.0203     0.3945 r
  fifo_1__mem_fifo/dff_full/n1 (net)            1       2.7149              0.0000     0.3945 r
  fifo_1__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0324    0.0000 &   0.3945 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0458    0.0358     0.4303 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       2.8657              0.0000     0.4303 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0458    0.0000 &   0.4303 f
  data arrival time                                                                    0.4303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  clock reconvergence pessimism                                             0.0000     0.3932
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3932 r
  library hold time                                                         0.0143     0.4075
  data required time                                                                   0.4075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4075
  data arrival time                                                                   -0.4303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0228


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2      22.6865              0.0000     0.1000 r
  U3213/IN4 (AO222X1)                                             0.0027    0.0004 @   0.1004 r
  U3213/Q (AO222X1)                                               0.0610    0.1084     0.2088 r
  mem_resp_li[638] (net)                        1      12.1819              0.0000     0.2088 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2088 r
  uce_1__uce/mem_resp_i[68] (net)                      12.1819              0.0000     0.2088 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0610   -0.0010 &   0.2078 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0715    0.0812     0.2890 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      17.0974              0.0000     0.2890 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2890 r
  data_mem_pkt_li[534] (net)                           17.0974              0.0000     0.2890 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2890 r
  core/data_mem_pkt_i[535] (net)                       17.0974              0.0000     0.2890 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2890 r
  core/be/data_mem_pkt_i[12] (net)                     17.0974              0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              17.0974              0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       17.0974              0.0000     0.2890 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0715   -0.0043 &   0.2848 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0357    0.0799     0.3647 r
  core/be/be_mem/dcache/n2307 (net)             1       2.9379              0.0000     0.3647 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0357   -0.0006 &   0.3641 r
  data arrival time                                                                    0.3641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0265     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0230


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)                      0.0000     0.3282 r
  fifo_0__mem_fifo/reset_i (net)                      237.4232              0.0000     0.3282 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)             0.0000     0.3282 r
  fifo_0__mem_fifo/dff_full/reset_i (net)             237.4232              0.0000     0.3282 r
  fifo_0__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.3936    0.0257 @   0.3539 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0543    0.0769     0.4308 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       4.3795              0.0000     0.4308 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0543   -0.0015 &   0.4293 f
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3939     0.3939
  clock reconvergence pessimism                                             0.0000     0.3939
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3939 r
  library hold time                                                         0.0124     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0230


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      19.9838              0.0000     0.1000 r
  U3211/IN4 (AO222X1)                                             0.0026    0.0010 @   0.1010 r
  U3211/Q (AO222X1)                                               0.0634    0.1099     0.2109 r
  mem_resp_li[637] (net)                        1      13.0291              0.0000     0.2109 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2109 r
  uce_1__uce/mem_resp_i[67] (net)                      13.0291              0.0000     0.2109 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.0634    0.0006 &   0.2116 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0643    0.0777     0.2893 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      14.4619              0.0000     0.2893 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2893 r
  data_mem_pkt_li[533] (net)                           14.4619              0.0000     0.2893 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2893 r
  core/data_mem_pkt_i[534] (net)                       14.4619              0.0000     0.2893 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2893 r
  core/be/data_mem_pkt_i[11] (net)                     14.4619              0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2893 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              14.4619              0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2893 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       14.4619              0.0000     0.2893 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0643   -0.0018 &   0.2875 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0339    0.0773     0.3648 r
  core/be/be_mem/dcache/n2308 (net)             1       2.4431              0.0000     0.3648 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0339    0.0000 &   0.3648 r
  data arrival time                                                                    0.3648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0260     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3648
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0232


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[60] (net)                          2      25.7111              0.0000     0.1000 r
  U3204/IN4 (AO222X1)                                             0.0036    0.0006 @   0.1006 r
  U3204/Q (AO222X1)                                               0.0646    0.1109     0.2114 r
  mem_resp_li[630] (net)                        1      13.4950              0.0000     0.2114 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2114 r
  uce_1__uce/mem_resp_i[60] (net)                      13.4950              0.0000     0.2114 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0646   -0.0105 &   0.2010 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0779    0.0849     0.2859 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      19.4005              0.0000     0.2859 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2859 r
  data_mem_pkt_li[526] (net)                           19.4005              0.0000     0.2859 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2859 r
  core/data_mem_pkt_i[527] (net)                       19.4005              0.0000     0.2859 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2859 r
  core/be/data_mem_pkt_i[4] (net)                      19.4005              0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2859 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               19.4005              0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2859 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        19.4005              0.0000     0.2859 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0779   -0.0038 &   0.2821 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0819     0.3640 r
  core/be/be_mem/dcache/n2315 (net)             1       3.2191              0.0000     0.3640 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3641 r
  data arrival time                                                                    0.3641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3675     0.3675
  clock reconvergence pessimism                                             0.0000     0.3675
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.3675 r
  library hold time                                                        -0.0267     0.3408
  data required time                                                                   0.3408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3408
  data arrival time                                                                   -0.3641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0233


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place28/INP (NBUFFX2)         0.0738   -0.0043 @   0.3661 r
  core/be/be_mem/dcache/tag_mem/icc_place28/Z (NBUFFX2)           0.0252    0.0573     0.4234 r
  core/be/be_mem/dcache/tag_mem/n195 (net)      1       2.4116              0.0000     0.4234 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)   0.0252   0.0000 &   0.4234 r d 
  data arrival time                                                                    0.4234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0233


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[114] (net)                         2      14.5254              0.0000     0.1000 r
  U3264/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3264/Q (AO222X1)                                               0.0933    0.1273     0.2276 r
  mem_resp_li[684] (net)                        1      24.1238              0.0000     0.2276 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2276 r
  uce_1__uce/mem_resp_i[114] (net)                     24.1238              0.0000     0.2276 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.0933   -0.0210 &   0.2065 r
  uce_1__uce/U162/Q (AND2X1)                                      0.1233    0.1105 @   0.3170 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      35.6162              0.0000     0.3170 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3170 r
  data_mem_pkt_li[580] (net)                           35.6162              0.0000     0.3170 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3170 r
  core/data_mem_pkt_i[581] (net)                       35.6162              0.0000     0.3170 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3170 r
  core/be/data_mem_pkt_i[58] (net)                     35.6162              0.0000     0.3170 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3170 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              35.6162              0.0000     0.3170 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3170 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       35.6162              0.0000     0.3170 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.1234   -0.0173 @   0.2997 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0393    0.0936     0.3932 r
  core/be/be_mem/dcache/n2261 (net)             1       4.0176              0.0000     0.3932 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0393    0.0000 &   0.3933 r
  data arrival time                                                                    0.3933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0270     0.3699
  data required time                                                                   0.3699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3699
  data arrival time                                                                   -0.3933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0234


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[26] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[26] (net)                           2      14.1883              0.0000     0.1000 r
  U3169/IN5 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3169/Q (AO222X1)                                               0.2339    0.1485 @   0.2488 r
  mem_resp_li[596] (net)                        1      70.1084              0.0000     0.2488 r
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                                   0.0000     0.2488 r
  uce_1__uce/mem_resp_i[26] (net)                      70.1084              0.0000     0.2488 r
  uce_1__uce/U800/IN2 (AND2X1)                                    0.2339   -0.0817 @   0.1671 r
  uce_1__uce/U800/Q (AND2X1)                                      0.0974    0.1113     0.2784 r
  uce_1__uce/tag_mem_pkt_o[13] (net)            2      24.5653              0.0000     0.2784 r
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                                0.0000     0.2784 r
  tag_mem_pkt_li[52] (net)                             24.5653              0.0000     0.2784 r
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                             0.0000     0.2784 r
  core/tag_mem_pkt_i[56] (net)                         24.5653              0.0000     0.2784 r
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                                0.0000     0.2784 r
  core/be/tag_mem_pkt_i[13] (net)                      24.5653              0.0000     0.2784 r
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)                     0.0000     0.2784 r
  core/be/be_mem/tag_mem_pkt_i[13] (net)               24.5653              0.0000     0.2784 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)             0.0000     0.2784 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)        24.5653              0.0000     0.2784 r
  core/be/be_mem/dcache/U1221/IN1 (AND2X2)                        0.0974   -0.0028 &   0.2757 r
  core/be/be_mem/dcache/U1221/Q (AND2X2)                          0.0717    0.1027 @   0.3784 r
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     3  29.9650            0.0000     0.3784 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3784 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (net)      29.9650              0.0000     0.3784 r
  core/be/be_mem/dcache/tag_mem/icc_place9/INP (NBUFFX2)          0.0717   -0.0100 @   0.3684 r
  core/be/be_mem/dcache/tag_mem/icc_place9/Z (NBUFFX2)            0.0240    0.0561     0.4245 r
  core/be/be_mem/dcache/tag_mem/n205 (net)      1       1.6743              0.0000     0.4245 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[10] (saed90_248x64_1P_bit)   0.0240  -0.0005 &   0.4241 r d 
  data arrival time                                                                    0.4241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0240


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      20.2032              0.0000     0.1000 r
  U3227/IN4 (AO222X1)                                             0.0023    0.0007 @   0.1007 r
  U3227/Q (AO222X1)                                               0.0613    0.1086     0.2094 r
  mem_resp_li[651] (net)                        1      12.3172              0.0000     0.2094 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2094 r
  uce_1__uce/mem_resp_i[81] (net)                      12.3172              0.0000     0.2094 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.0613   -0.0033 &   0.2061 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0794    0.0853     0.2914 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      19.9526              0.0000     0.2914 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2914 r
  data_mem_pkt_li[547] (net)                           19.9526              0.0000     0.2914 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2914 r
  core/data_mem_pkt_i[548] (net)                       19.9526              0.0000     0.2914 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2914 r
  core/be/data_mem_pkt_i[25] (net)                     19.9526              0.0000     0.2914 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2914 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              19.9526              0.0000     0.2914 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2914 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       19.9526              0.0000     0.2914 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0794   -0.0067 &   0.2847 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0354    0.0812     0.3658 r
  core/be/be_mem/dcache/n2294 (net)             1       2.6889              0.0000     0.3658 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0354    0.0000 &   0.3658 r
  data arrival time                                                                    0.3658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3678     0.3678
  clock reconvergence pessimism                                             0.0000     0.3678
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.3678 r
  library hold time                                                        -0.0264     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0244


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      20.8692              0.0000     0.1000 r
  U3238/IN4 (AO222X1)                                             0.0026    0.0002 @   0.1002 r
  U3238/Q (AO222X1)                                               0.0832    0.1217     0.2219 r
  mem_resp_li[660] (net)                        1      20.3409              0.0000     0.2219 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2219 r
  uce_1__uce/mem_resp_i[90] (net)                      20.3409              0.0000     0.2219 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.0832   -0.0148 &   0.2071 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0708    0.0833     0.2904 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      16.5845              0.0000     0.2904 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2904 r
  data_mem_pkt_li[556] (net)                           16.5845              0.0000     0.2904 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2904 r
  core/data_mem_pkt_i[557] (net)                       16.5845              0.0000     0.2904 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2904 r
  core/be/data_mem_pkt_i[34] (net)                     16.5845              0.0000     0.2904 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2904 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              16.5845              0.0000     0.2904 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2904 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       16.5845              0.0000     0.2904 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0708   -0.0045 &   0.2859 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0365    0.0804     0.3663 r
  core/be/be_mem/dcache/n2285 (net)             1       3.2474              0.0000     0.3663 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0365    0.0000 &   0.3663 r
  data arrival time                                                                    0.3663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0267     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0249


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[99] (net)                          2      16.4582              0.0000     0.1000 r
  U3248/IN4 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3248/Q (AO222X1)                                               0.0708    0.1144     0.2148 r
  mem_resp_li[669] (net)                        1      15.6913              0.0000     0.2148 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2148 r
  uce_1__uce/mem_resp_i[99] (net)                      15.6913              0.0000     0.2148 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.0708   -0.0030 &   0.2118 r
  uce_1__uce/U146/Q (AND2X1)                                      0.1186    0.1057 @   0.3175 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      34.1496              0.0000     0.3175 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3175 r
  data_mem_pkt_li[565] (net)                           34.1496              0.0000     0.3175 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3175 r
  core/data_mem_pkt_i[566] (net)                       34.1496              0.0000     0.3175 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3175 r
  core/be/data_mem_pkt_i[43] (net)                     34.1496              0.0000     0.3175 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3175 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              34.1496              0.0000     0.3175 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3175 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       34.1496              0.0000     0.3175 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1187   -0.0161 @   0.3014 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0398    0.0930     0.3944 r
  core/be/be_mem/dcache/n2276 (net)             1       4.2630              0.0000     0.3944 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0398    0.0001 &   0.3945 r
  data arrival time                                                                    0.3945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3957     0.3957
  clock reconvergence pessimism                                             0.0000     0.3957
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.3957 r
  library hold time                                                        -0.0271     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0259


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[106] (net)                         2      17.1823              0.0000     0.1000 r
  U3255/IN4 (AO222X1)                                             0.0018    0.0006 @   0.1006 r
  U3255/Q (AO222X1)                                               0.0832    0.1215     0.2221 r
  mem_resp_li[676] (net)                        1      20.2972              0.0000     0.2221 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2221 r
  uce_1__uce/mem_resp_i[106] (net)                     20.2972              0.0000     0.2221 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.0832   -0.0097 &   0.2124 r
  uce_1__uce/U154/Q (AND2X1)                                      0.1249    0.1100 @   0.3224 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      36.2418              0.0000     0.3224 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3224 r
  data_mem_pkt_li[572] (net)                           36.2418              0.0000     0.3224 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3224 r
  core/data_mem_pkt_i[573] (net)                       36.2418              0.0000     0.3224 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3224 r
  core/be/data_mem_pkt_i[50] (net)                     36.2418              0.0000     0.3224 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3224 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              36.2418              0.0000     0.3224 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3224 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       36.2418              0.0000     0.3224 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.1249   -0.0190 @   0.3033 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0355    0.0915     0.3948 r
  core/be/be_mem/dcache/n2269 (net)             1       2.8341              0.0000     0.3948 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0355    0.0000 &   0.3949 r
  data arrival time                                                                    0.3949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0258     0.3689
  data required time                                                                   0.3689
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3689
  data arrival time                                                                   -0.3949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0260


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2      16.7852              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0014    0.0004 @   0.1004 f
  U3381/Q (AO222X1)                                               0.1493    0.1256 @   0.2260 f
  mem_resp_li[82] (net)                         1      42.2187              0.0000     0.2260 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2260 f
  uce_0__uce/mem_resp_i[82] (net)                      42.2187              0.0000     0.2260 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1493   -0.0436 @   0.1824 f
  uce_0__uce/U180/Q (AND2X1)                                      0.2583    0.1885 @   0.3709 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3      75.0233              0.0000     0.3709 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.3709 f
  data_mem_pkt_li[25] (net)                            75.0233              0.0000     0.3709 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.3709 f
  core/data_mem_pkt_i[26] (net)                        75.0233              0.0000     0.3709 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.3709 f
  core/fe/data_mem_pkt_i[26] (net)                     75.0233              0.0000     0.3709 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.3709 f
  core/fe/mem/data_mem_pkt_i[26] (net)                 75.0233              0.0000     0.3709 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.3709 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)          75.0233              0.0000     0.3709 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.2583   -0.0120 @   0.3590 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0368    0.0946     0.4536 f
  core/fe/mem/icache/n518 (net)                 1       2.5619              0.0000     0.4536 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0368    0.0000 &   0.4536 f
  data arrival time                                                                    0.4536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.4075 r
  library hold time                                                         0.0196     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.4536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0264


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      15.0834              0.0000     0.1000 r
  U3270/IN4 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3270/Q (AO222X1)                                               0.0862    0.1232     0.2234 r
  mem_resp_li[690] (net)                        1      21.4287              0.0000     0.2234 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2234 r
  uce_1__uce/mem_resp_i[120] (net)                     21.4287              0.0000     0.2234 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0862   -0.0094 &   0.2140 r
  uce_1__uce/U169/Q (AND2X1)                                      0.1292    0.1124 @   0.3264 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      37.7555              0.0000     0.3264 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.3264 r
  data_mem_pkt_li[586] (net)                           37.7555              0.0000     0.3264 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.3264 r
  core/data_mem_pkt_i[587] (net)                       37.7555              0.0000     0.3264 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.3264 r
  core/be/data_mem_pkt_i[64] (net)                     37.7555              0.0000     0.3264 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.3264 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              37.7555              0.0000     0.3264 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.3264 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       37.7555              0.0000     0.3264 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.1292   -0.0209 @   0.3055 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0350    0.0920     0.3975 r
  core/be/be_mem/dcache/n2255 (net)             1       2.6323              0.0000     0.3975 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0350    0.0000 &   0.3975 r
  data arrival time                                                                    0.3975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                             0.0000     0.3966
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.3966 r
  library hold time                                                        -0.0257     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.3975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2      25.7680              0.0000     0.1000 r
  U3235/IN4 (AO222X1)                                             0.0036    0.0007 @   0.1007 r
  U3235/Q (AO222X1)                                               0.0564    0.1056     0.2062 r
  mem_resp_li[657] (net)                        1      10.5184              0.0000     0.2062 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2062 r
  uce_1__uce/mem_resp_i[87] (net)                      10.5184              0.0000     0.2062 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.0564   -0.0019 &   0.2044 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0754    0.0826     0.2870 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      18.5319              0.0000     0.2870 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2870 r
  data_mem_pkt_li[553] (net)                           18.5319              0.0000     0.2870 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2870 r
  core/data_mem_pkt_i[554] (net)                       18.5319              0.0000     0.2870 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2870 r
  core/be/data_mem_pkt_i[31] (net)                     18.5319              0.0000     0.2870 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2870 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              18.5319              0.0000     0.2870 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2870 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       18.5319              0.0000     0.2870 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0754    0.0010 &   0.2880 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0351    0.0802     0.3682 r
  core/be/be_mem/dcache/n2288 (net)             1       2.6756              0.0000     0.3682 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0351    0.0000 &   0.3682 r
  data arrival time                                                                    0.3682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0263     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0266


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mip_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (bsg_dff_reset_width_p6_3)             0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (net)             99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/U7/IN2 (AND2X1)                      0.2807    0.0016 @   0.3380 f
  core/be/be_mem/csr/mip_reg/U7/Q (AND2X1)                        0.0264    0.0892     0.4272 f
  core/be/be_mem/csr/mip_reg/n8 (net)           1       2.5203              0.0000     0.4272 f
  core/be/be_mem/csr/mip_reg/data_r_reg_2_/D (DFFX1)              0.0264    0.0000 &   0.4273 f
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                             0.0000     0.3832
  core/be/be_mem/csr/mip_reg/data_r_reg_2_/CLK (DFFX1)                      0.0000     0.3832 r
  library hold time                                                         0.0174     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0267


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[25] (net)                           2      15.4638              0.0000     0.1000 r
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3168/Q (AO222X1)                                               0.1936    0.1348 @   0.2353 r
  mem_resp_li[595] (net)                        1      56.8152              0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (net)                      56.8152              0.0000     0.2353 r
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1936   -0.0543 @   0.1810 r
  uce_1__uce/U799/Q (AND2X1)                                      0.1262    0.1184 @   0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.4278              0.0000     0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.2994 r
  tag_mem_pkt_li[51] (net)                             33.4278              0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (net)                         33.4278              0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (net)                      33.4278              0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1263   -0.0293 @   0.2701 r
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0851    0.1000     0.3702 r
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.8083             0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.8083              0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0851   -0.0099 &   0.3602 r
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0456    0.0731     0.4333 r
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4333 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[40] (saed90_248x64_1P_bit)   0.0456  -0.0060 &   0.4273 r d 
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0272


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      16.1786              0.0000     0.1000 f
  U3407/IN5 (AO222X1)                                             0.0014    0.0004 @   0.1004 f
  U3407/Q (AO222X1)                                               0.2004    0.1489 @   0.2492 f
  mem_resp_li[104] (net)                        1      59.4753              0.0000     0.2492 f
  uce_0__uce/mem_resp_i[104] (bp_uce_02_2)                                  0.0000     0.2492 f
  uce_0__uce/mem_resp_i[104] (net)                     59.4753              0.0000     0.2492 f
  uce_0__uce/U204/IN2 (AND2X1)                                    0.2004   -0.0285 @   0.2207 f
  uce_0__uce/U204/Q (AND2X1)                                      0.2724    0.2021 @   0.4228 f
  uce_0__uce/data_mem_pkt_o[48] (net)           3      79.6989              0.0000     0.4228 f
  uce_0__uce/data_mem_pkt_o[48] (bp_uce_02_2)                               0.0000     0.4228 f
  data_mem_pkt_li[47] (net)                            79.6989              0.0000     0.4228 f
  core/data_mem_pkt_i[48] (bp_core_minimal_02_0)                            0.0000     0.4228 f
  core/data_mem_pkt_i[48] (net)                        79.6989              0.0000     0.4228 f
  core/fe/data_mem_pkt_i[48] (bp_fe_top_02_0)                               0.0000     0.4228 f
  core/fe/data_mem_pkt_i[48] (net)                     79.6989              0.0000     0.4228 f
  core/fe/mem/data_mem_pkt_i[48] (bp_fe_mem_02_0)                           0.0000     0.4228 f
  core/fe/mem/data_mem_pkt_i[48] (net)                 79.6989              0.0000     0.4228 f
  core/fe/mem/icache/data_mem_pkt_i[48] (bp_fe_icache_02_0)                 0.0000     0.4228 f
  core/fe/mem/icache/data_mem_pkt_i[48] (net)          79.6989              0.0000     0.4228 f
  core/fe/mem/icache/U1513/IN1 (MUX21X1)                          0.2724   -0.0588 @   0.3640 f
  core/fe/mem/icache/U1513/Q (MUX21X1)                            0.0353    0.0952     0.4592 f
  core/fe/mem/icache/n540 (net)                 1       2.4209              0.0000     0.4592 f
  core/fe/mem/icache/uncached_load_data_r_reg_46_/D (DFFX1)       0.0353    0.0000 &   0.4593 f
  data arrival time                                                                    0.4593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/mem/icache/uncached_load_data_r_reg_46_/CLK (DFFX1)               0.0000     0.4133 r
  library hold time                                                         0.0186     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.4593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0274


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scounteren_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/reset_i (bsg_dff_reset_width_p2_3)      0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/reset_i (net)      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scounteren_reg/U4/IN2 (AND2X1)               0.2807    0.0035 @   0.3399 f
  core/be/be_mem/csr/scounteren_reg/U4/Q (AND2X1)                 0.0256    0.0886     0.4286 f
  core/be/be_mem/csr/scounteren_reg/n4 (net)     1      2.2537              0.0000     0.4286 f
  core/be/be_mem/csr/scounteren_reg/data_r_reg_1_/D (DFFX1)       0.0256    0.0000 &   0.4286 f
  data arrival time                                                                    0.4286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/scounteren_reg/data_r_reg_1_/CLK (DFFX1)               0.0000     0.3836 r
  library hold time                                                         0.0176     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0274


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[25] (net)                           2      15.4638              0.0000     0.1000 r
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3168/Q (AO222X1)                                               0.1936    0.1348 @   0.2353 r
  mem_resp_li[595] (net)                        1      56.8152              0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (net)                      56.8152              0.0000     0.2353 r
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1936   -0.0543 @   0.1810 r
  uce_1__uce/U799/Q (AND2X1)                                      0.1262    0.1184 @   0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.4278              0.0000     0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.2994 r
  tag_mem_pkt_li[51] (net)                             33.4278              0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (net)                         33.4278              0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (net)                      33.4278              0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1263   -0.0293 @   0.2701 r
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0851    0.1000     0.3702 r
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.8083             0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.8083              0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0851   -0.0099 &   0.3602 r
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0456    0.0731     0.4333 r
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4333 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[71] (saed90_248x64_1P_bit)   0.0456  -0.0058 &   0.4275 r d 
  data arrival time                                                                    0.4275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0274


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcause_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (bsg_dff_reset_width_p5_3)          0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/U6/IN2 (AND2X1)                   0.2807    0.0035 @   0.3400 f
  core/be/be_mem/csr/mcause_reg/U6/Q (AND2X1)                     0.0258    0.0886     0.4286 f
  core/be/be_mem/csr/mcause_reg/n7 (net)        1       2.2476              0.0000     0.4286 f
  core/be/be_mem/csr/mcause_reg/data_r_reg_2_/D (DFFX1)           0.0258    0.0000 &   0.4286 f
  data arrival time                                                                    0.4286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/mcause_reg/data_r_reg_2_/CLK (DFFX1)                   0.0000     0.3836 r
  library hold time                                                         0.0176     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0274


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[25] (net)                           2      15.4638              0.0000     0.1000 r
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3168/Q (AO222X1)                                               0.1936    0.1348 @   0.2353 r
  mem_resp_li[595] (net)                        1      56.8152              0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2353 r
  uce_1__uce/mem_resp_i[25] (net)                      56.8152              0.0000     0.2353 r
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1936   -0.0543 @   0.1810 r
  uce_1__uce/U799/Q (AND2X1)                                      0.1262    0.1184 @   0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.4278              0.0000     0.2994 r
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.2994 r
  tag_mem_pkt_li[51] (net)                             33.4278              0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.2994 r
  core/tag_mem_pkt_i[55] (net)                         33.4278              0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.2994 r
  core/be/tag_mem_pkt_i[12] (net)                      33.4278              0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.2994 r
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.2994 r
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.4278              0.0000     0.2994 r
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1263   -0.0293 @   0.2701 r
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0851    0.1000     0.3702 r
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.8083             0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3702 r
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.8083              0.0000     0.3702 r
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0851   -0.0099 &   0.3602 r
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0456    0.0731     0.4333 r
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4333 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[102] (saed90_248x64_1P_bit)   0.0456  -0.0057 &   0.4276 r d 
  data arrival time                                                                    0.4276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0275


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2      16.7523              0.0000     0.1000 r
  U3242/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3242/Q (AO222X1)                                               0.0700    0.1139     0.2141 r
  mem_resp_li[664] (net)                        1      15.3799              0.0000     0.2141 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2141 r
  uce_1__uce/mem_resp_i[94] (net)                      15.3799              0.0000     0.2141 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.0700   -0.0095 &   0.2046 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0833    0.0883     0.2929 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.2805              0.0000     0.2929 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2929 r
  data_mem_pkt_li[560] (net)                           21.2805              0.0000     0.2929 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2929 r
  core/data_mem_pkt_i[561] (net)                       21.2805              0.0000     0.2929 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2929 r
  core/be/data_mem_pkt_i[38] (net)                     21.2805              0.0000     0.2929 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2929 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.2805              0.0000     0.2929 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2929 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.2805              0.0000     0.2929 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0833   -0.0055 &   0.2874 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0355    0.0820     0.3694 r
  core/be/be_mem/dcache/n2281 (net)             1       2.6778              0.0000     0.3694 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0355    0.0000 &   0.3694 r
  data arrival time                                                                    0.3694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                        -0.0264     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.3694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcause_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (bsg_dff_reset_width_p5_3)          0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/U7/IN2 (AND2X1)                   0.2807    0.0033 @   0.3397 f
  core/be/be_mem/csr/mcause_reg/U7/Q (AND2X1)                     0.0258    0.0888     0.4286 f
  core/be/be_mem/csr/mcause_reg/n8 (net)        1       2.3507              0.0000     0.4286 f
  core/be/be_mem/csr/mcause_reg/data_r_reg_1_/D (DFFX1)           0.0258    0.0000 &   0.4286 f
  data arrival time                                                                    0.4286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                             0.0000     0.3835
  core/be/be_mem/csr/mcause_reg/data_r_reg_1_/CLK (DFFX1)                   0.0000     0.3835 r
  library hold time                                                         0.0176     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U9/IN2 (AND2X1)                      0.2807    0.0016 @   0.3380 f
  core/be/be_mem/csr/mie_reg/U9/Q (AND2X1)                        0.0274    0.0899     0.4280 f
  core/be/be_mem/csr/mie_reg/n2 (net)           1       2.8514              0.0000     0.4280 f
  core/be/be_mem/csr/mie_reg/data_r_reg_0_/D (DFFX1)              0.0274    0.0000 &   0.4280 f
  data arrival time                                                                    0.4280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                             0.0000     0.3832
  core/be/be_mem/csr/mie_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.3832 r
  library hold time                                                         0.0172     0.4003
  data required time                                                                   0.4003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4003
  data arrival time                                                                   -0.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      16.1985              0.0000     0.1000 f
  U3402/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3402/Q (AO222X1)                                               0.2015    0.1503 @   0.2507 f
  mem_resp_li[99] (net)                         1      60.1010              0.0000     0.2507 f
  uce_0__uce/mem_resp_i[99] (bp_uce_02_2)                                   0.0000     0.2507 f
  uce_0__uce/mem_resp_i[99] (net)                      60.1010              0.0000     0.2507 f
  uce_0__uce/U198/IN2 (AND2X1)                                    0.2015   -0.0688 @   0.1819 f
  uce_0__uce/U198/Q (AND2X1)                                      0.2734    0.2015 @   0.3834 f
  uce_0__uce/data_mem_pkt_o[43] (net)           3      79.7092              0.0000     0.3834 f
  uce_0__uce/data_mem_pkt_o[43] (bp_uce_02_2)                               0.0000     0.3834 f
  data_mem_pkt_li[42] (net)                            79.7092              0.0000     0.3834 f
  core/data_mem_pkt_i[43] (bp_core_minimal_02_0)                            0.0000     0.3834 f
  core/data_mem_pkt_i[43] (net)                        79.7092              0.0000     0.3834 f
  core/fe/data_mem_pkt_i[43] (bp_fe_top_02_0)                               0.0000     0.3834 f
  core/fe/data_mem_pkt_i[43] (net)                     79.7092              0.0000     0.3834 f
  core/fe/mem/data_mem_pkt_i[43] (bp_fe_mem_02_0)                           0.0000     0.3834 f
  core/fe/mem/data_mem_pkt_i[43] (net)                 79.7092              0.0000     0.3834 f
  core/fe/mem/icache/data_mem_pkt_i[43] (bp_fe_icache_02_0)                 0.0000     0.3834 f
  core/fe/mem/icache/data_mem_pkt_i[43] (net)          79.7092              0.0000     0.3834 f
  core/fe/mem/icache/U1519/IN1 (MUX21X1)                          0.2734   -0.0168 @   0.3666 f
  core/fe/mem/icache/U1519/Q (MUX21X1)                            0.0355    0.0946     0.4612 f
  core/fe/mem/icache/n535 (net)                 1       2.1269              0.0000     0.4612 f
  core/fe/mem/icache/uncached_load_data_r_reg_41_/D (DFFX1)       0.0355    0.0000 &   0.4612 f
  data arrival time                                                                    0.4612

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_41_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0186     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.4612
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0278


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[39] (net)                           2      13.6115              0.0000     0.1000 r
  U3184/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3184/Q (AO222X1)                                               0.2198    0.1428 @   0.2429 r
  mem_resp_li[609] (net)                        1      65.5140              0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (net)                      65.5140              0.0000     0.2429 r
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2198   -0.0727 @   0.1702 r
  uce_1__uce/U813/Q (AND2X1)                                      0.1062    0.1145 @   0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1506              0.0000     0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.2847 r
  tag_mem_pkt_li[65] (net)                             28.1506              0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (net)                         28.1506              0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (net)                      28.1506              0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1063   -0.0116 @   0.2730 r
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0611    0.0841     0.3571 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.4181            0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.4181              0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0611   -0.0105 &   0.3465 r
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0441    0.0816 @   0.4281 r
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      25.2369              0.0000     0.4281 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0319  -0.0001 @   0.4280 r d 
  data arrival time                                                                    0.4280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0279


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      24.8451              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0036    0.0008 @   0.1008 f
  U3352/Q (AO222X1)                                               0.1946    0.1474 @   0.2482 f
  mem_resp_li[58] (net)                         1      57.7468              0.0000     0.2482 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2482 f
  uce_0__uce/mem_resp_i[58] (net)                      57.7468              0.0000     0.2482 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1946   -0.0392 @   0.2090 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2551    0.1938 @   0.4028 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      74.5003              0.0000     0.4028 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.4028 f
  data_mem_pkt_li[1] (net)                             74.5003              0.0000     0.4028 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.4028 f
  core/data_mem_pkt_i[2] (net)                         74.5003              0.0000     0.4028 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.4028 f
  core/fe/data_mem_pkt_i[2] (net)                      74.5003              0.0000     0.4028 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.4028 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  74.5003              0.0000     0.4028 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.4028 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           74.5003              0.0000     0.4028 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2551   -0.0369 @   0.3659 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0382    0.0953     0.4611 f
  core/fe/mem/icache/n494 (net)                 1       2.9391              0.0000     0.4611 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0382    0.0000 &   0.4611 f
  data arrival time                                                                    0.4611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4151     0.4151
  clock reconvergence pessimism                                             0.0000     0.4151
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4151 r
  library hold time                                                         0.0180     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.4611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0281


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      21.6783              0.0000     0.1000 r
  U3205/IN4 (AO222X1)                                             0.0027    0.0003 @   0.1003 r
  U3205/Q (AO222X1)                                               0.0664    0.1118     0.2121 r
  mem_resp_li[631] (net)                        1      14.0852              0.0000     0.2121 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2121 r
  uce_1__uce/mem_resp_i[61] (net)                      14.0852              0.0000     0.2121 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0664   -0.0021 &   0.2100 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0686    0.0803     0.2903 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      15.9731              0.0000     0.2903 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2903 r
  data_mem_pkt_li[527] (net)                           15.9731              0.0000     0.2903 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2903 r
  core/data_mem_pkt_i[528] (net)                       15.9731              0.0000     0.2903 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2903 r
  core/be/data_mem_pkt_i[5] (net)                      15.9731              0.0000     0.2903 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2903 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               15.9731              0.0000     0.2903 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2903 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        15.9731              0.0000     0.2903 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0686    0.0004 &   0.2908 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0347    0.0787     0.3695 r
  core/be/be_mem/dcache/n2314 (net)             1       2.6677              0.0000     0.3695 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0347    0.0000 &   0.3695 r
  data arrival time                                                                    0.3695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.3676 r
  library hold time                                                        -0.0262     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0281


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcause_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (bsg_dff_reset_width_p5_3)          0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/U8/IN2 (AND2X1)                   0.2807    0.0044 @   0.3408 f
  core/be/be_mem/csr/mcause_reg/U8/Q (AND2X1)                     0.0258    0.0888     0.4296 f
  core/be/be_mem/csr/mcause_reg/n9 (net)        1       2.3370              0.0000     0.4296 f
  core/be/be_mem/csr/mcause_reg/data_r_reg_0_/D (DFFX1)           0.0258    0.0000 &   0.4296 f
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/mcause_reg/data_r_reg_0_/CLK (DFFX1)                   0.0000     0.3837 r
  library hold time                                                         0.0176     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0284


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      20.9694              0.0000     0.1000 f
  U3368/IN3 (AO222X1)                                             0.0021    0.0005 @   0.1005 f
  U3368/Q (AO222X1)                                               0.1350    0.1460 @   0.2465 f
  mem_resp_li[72] (net)                         1      37.1681              0.0000     0.2465 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2465 f
  uce_0__uce/mem_resp_i[72] (net)                      37.1681              0.0000     0.2465 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.1350   -0.0306 @   0.2158 f
  uce_0__uce/U168/Q (AND2X1)                                      0.2410    0.1812 @   0.3970 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      70.5822              0.0000     0.3970 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.3970 f
  data_mem_pkt_li[15] (net)                            70.5822              0.0000     0.3970 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.3970 f
  core/data_mem_pkt_i[16] (net)                        70.5822              0.0000     0.3970 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.3970 f
  core/fe/data_mem_pkt_i[16] (net)                     70.5822              0.0000     0.3970 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.3970 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 70.5822              0.0000     0.3970 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.3970 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          70.5822              0.0000     0.3970 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.2410   -0.0288 @   0.3682 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0374    0.0933     0.4615 f
  core/fe/mem/icache/n508 (net)                 1       2.7726              0.0000     0.4615 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0374    0.0000 &   0.4616 f
  data arrival time                                                                    0.4616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.4150 r
  library hold time                                                         0.0181     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0284


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcounteren_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/reset_i (bsg_dff_reset_width_p2_5)      0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/reset_i (net)      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcounteren_reg/U4/IN2 (AND2X1)               0.2807    0.0035 @   0.3400 f
  core/be/be_mem/csr/mcounteren_reg/U4/Q (AND2X1)                 0.0267    0.0894     0.4294 f
  core/be/be_mem/csr/mcounteren_reg/n3 (net)     1      2.6013              0.0000     0.4294 f
  core/be/be_mem/csr/mcounteren_reg/data_r_reg_1_/D (DFFX1)       0.0267    0.0000 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/mcounteren_reg/data_r_reg_1_/CLK (DFFX1)               0.0000     0.3836 r
  library hold time                                                         0.0174     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0284


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mip_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (bsg_dff_reset_width_p6_3)             0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (net)             99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/U9/IN2 (AND2X1)                      0.2807    0.0033 @   0.3397 f
  core/be/be_mem/csr/mip_reg/U9/Q (AND2X1)                        0.0267    0.0895     0.4293 f
  core/be/be_mem/csr/mip_reg/n10 (net)          1       2.6722              0.0000     0.4293 f
  core/be/be_mem/csr/mip_reg/data_r_reg_0_/D (DFFX1)              0.0267    0.0000 &   0.4293 f
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                             0.0000     0.3835
  core/be/be_mem/csr/mip_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.3835 r
  library hold time                                                         0.0173     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0285


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      16.4383              0.0000     0.1000 r
  U3253/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3253/Q (AO222X1)                                               0.0810    0.1203     0.2207 r
  mem_resp_li[674] (net)                        1      19.5266              0.0000     0.2207 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2207 r
  uce_1__uce/mem_resp_i[104] (net)                     19.5266              0.0000     0.2207 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.0810   -0.0055 &   0.2151 r
  uce_1__uce/U151/Q (AND2X1)                                      0.1167    0.1059 @   0.3211 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      33.3593              0.0000     0.3211 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3211 r
  data_mem_pkt_li[570] (net)                           33.3593              0.0000     0.3211 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3211 r
  core/data_mem_pkt_i[571] (net)                       33.3593              0.0000     0.3211 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3211 r
  core/be/data_mem_pkt_i[48] (net)                     33.3593              0.0000     0.3211 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3211 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              33.3593              0.0000     0.3211 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3211 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       33.3593              0.0000     0.3211 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.1168   -0.0142 @   0.3068 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0364    0.0903     0.3972 r
  core/be/be_mem/dcache/n2271 (net)             1       3.1343              0.0000     0.3972 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0364    0.0000 &   0.3972 r
  data arrival time                                                                    0.3972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3947     0.3947
  clock reconvergence pessimism                                             0.0000     0.3947
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.3947 r
  library hold time                                                        -0.0261     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.3972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0285


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mip_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (bsg_dff_reset_width_p6_3)             0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/reset_i (net)             99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mip_reg/U5/IN2 (AND2X1)                      0.2807    0.0016 @   0.3380 f
  core/be/be_mem/csr/mip_reg/U5/Q (AND2X1)                        0.0283    0.0907     0.4287 f
  core/be/be_mem/csr/mip_reg/n5 (net)           1       3.1933              0.0000     0.4287 f
  core/be/be_mem/csr/mip_reg/data_r_reg_4_/D (DFFX1)              0.0283    0.0000 &   0.4287 f
  data arrival time                                                                    0.4287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                             0.0000     0.3832
  core/be/be_mem/csr/mip_reg/data_r_reg_4_/CLK (DFFX1)                      0.0000     0.3832 r
  library hold time                                                         0.0170     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0285


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1      14.6544              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0012    0.0003 @   0.1003 r
  U3121/Q (AND3X1)                                                0.2240    0.1578 @   0.2581 r
  arb_ready_li (net)                            2      64.1549              0.0000     0.2581 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2581 r
  mem_arbiter/ready_i (net)                            64.1549              0.0000     0.2581 r
  mem_arbiter/U1/IN1 (AND2X1)                                     0.2240   -0.0498 @   0.2083 r
  mem_arbiter/U1/Q (AND2X1)                                       0.0504    0.0914     0.2997 r
  mem_arbiter/grants_o[1] (net)                 2       6.2557              0.0000     0.2997 r
  mem_arbiter/grants_o[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.2997 r
  fifo_yumi_li[1] (net)                                 6.2557              0.0000     0.2997 r
  fifo_1__mem_fifo/yumi_i (bsg_one_fifo_width_p570_3)                       0.0000     0.2997 r
  fifo_1__mem_fifo/yumi_i (net)                         6.2557              0.0000     0.2997 r
  fifo_1__mem_fifo/U5/IN1 (NOR2X0)                                0.0504    0.0000 &   0.2997 r
  fifo_1__mem_fifo/U5/QN (NOR2X0)                                 0.0377    0.0323     0.3320 f
  fifo_1__mem_fifo/n1 (net)                     1       2.4269              0.0000     0.3320 f
  fifo_1__mem_fifo/U6/IN1 (OR2X1)                                 0.0377    0.0000 &   0.3320 f
  fifo_1__mem_fifo/U6/Q (OR2X1)                                   0.0245    0.0480     0.3800 f
  fifo_1__mem_fifo/n_0_net_ (net)               1       2.0718              0.0000     0.3800 f
  fifo_1__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_21)           0.0000     0.3800 f
  fifo_1__mem_fifo/dff_full/data_i[0] (net)             2.0718              0.0000     0.3800 f
  fifo_1__mem_fifo/dff_full/U3/INP (INVX0)                        0.0245    0.0000 &   0.3800 f
  fifo_1__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0324    0.0203     0.4003 r
  fifo_1__mem_fifo/dff_full/n1 (net)            1       2.7149              0.0000     0.4003 r
  fifo_1__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0324    0.0000 &   0.4003 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0458    0.0358     0.4361 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       2.8657              0.0000     0.4361 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0458    0.0000 &   0.4361 f
  data arrival time                                                                    0.4361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  clock reconvergence pessimism                                             0.0000     0.3932
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3932 r
  library hold time                                                         0.0143     0.4075
  data required time                                                                   0.4075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4075
  data arrival time                                                                   -0.4361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[100] (net)                         2      10.7637              0.0000     0.1000 r
  U3249/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3249/Q (AO222X1)                                               0.0940    0.1276     0.2276 r
  mem_resp_li[670] (net)                        1      24.3652              0.0000     0.2276 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2276 r
  uce_1__uce/mem_resp_i[100] (net)                     24.3652              0.0000     0.2276 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.0940   -0.0166 &   0.2110 r
  uce_1__uce/U147/Q (AND2X1)                                      0.1115    0.1047     0.3158 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      31.0182              0.0000     0.3158 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3158 r
  data_mem_pkt_li[566] (net)                           31.0182              0.0000     0.3158 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3158 r
  core/data_mem_pkt_i[567] (net)                       31.0182              0.0000     0.3158 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3158 r
  core/be/data_mem_pkt_i[44] (net)                     31.0182              0.0000     0.3158 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3158 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              31.0182              0.0000     0.3158 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3158 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       31.0182              0.0000     0.3158 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.1115   -0.0073 &   0.3085 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0360    0.0889     0.3974 r
  core/be/be_mem/dcache/n2275 (net)             1       2.9999              0.0000     0.3974 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0360    0.0000 &   0.3974 r
  data arrival time                                                                    0.3974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.3974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      24.3113              0.0000     0.1000 r
  U3233/IN4 (AO222X1)                                             0.0033    0.0003 @   0.1003 r
  U3233/Q (AO222X1)                                               0.0531    0.1035     0.2037 r
  mem_resp_li[656] (net)                        1       9.3399              0.0000     0.2037 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2037 r
  uce_1__uce/mem_resp_i[86] (net)                       9.3399              0.0000     0.2037 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0531    0.0003 &   0.2040 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0811    0.0851     0.2892 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.5915              0.0000     0.2892 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2892 r
  data_mem_pkt_li[552] (net)                           20.5915              0.0000     0.2892 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2892 r
  core/data_mem_pkt_i[553] (net)                       20.5915              0.0000     0.2892 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2892 r
  core/be/data_mem_pkt_i[30] (net)                     20.5915              0.0000     0.2892 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2892 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.5915              0.0000     0.2892 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2892 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.5915              0.0000     0.2892 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0811   -0.0028 &   0.2864 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0381    0.0833     0.3697 r
  core/be/be_mem/dcache/n2289 (net)             1       3.5894              0.0000     0.3697 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0381    0.0000 &   0.3697 r
  data arrival time                                                                    0.3697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                        -0.0271     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.3697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[39] (net)                           2      13.6115              0.0000     0.1000 r
  U3184/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3184/Q (AO222X1)                                               0.2198    0.1428 @   0.2429 r
  mem_resp_li[609] (net)                        1      65.5140              0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (net)                      65.5140              0.0000     0.2429 r
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2198   -0.0727 @   0.1702 r
  uce_1__uce/U813/Q (AND2X1)                                      0.1062    0.1145 @   0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1506              0.0000     0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.2847 r
  tag_mem_pkt_li[65] (net)                             28.1506              0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (net)                         28.1506              0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (net)                      28.1506              0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1063   -0.0116 @   0.2730 r
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0611    0.0841     0.3571 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.4181            0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.4181              0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0611   -0.0105 &   0.3465 r
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0441    0.0816 @   0.4281 r
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      25.2369              0.0000     0.4281 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[54] (saed90_248x64_1P_bit)   0.0320   0.0006 @   0.4288 r d 
  data arrival time                                                                    0.4288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scause_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (bsg_dff_reset_width_p5_2)          0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/U6/IN2 (AND2X1)                   0.2807    0.0033 @   0.3398 f
  core/be/be_mem/csr/scause_reg/U6/Q (AND2X1)                     0.0271    0.0897     0.4295 f
  core/be/be_mem/csr/scause_reg/n6 (net)        1       2.7372              0.0000     0.4295 f
  core/be/be_mem/csr/scause_reg/data_r_reg_2_/D (DFFX1)           0.0271    0.0000 &   0.4295 f
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/scause_reg/data_r_reg_2_/CLK (DFFX1)                   0.0000     0.3836 r
  library hold time                                                         0.0173     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0287


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[34] (net)                           2      12.0884              0.0000     0.1000 r
  U3178/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3178/Q (AO222X1)                                               0.1919    0.1315 @   0.2317 r
  mem_resp_li[604] (net)                        1      56.3536              0.0000     0.2317 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                                   0.0000     0.2317 r
  uce_1__uce/mem_resp_i[34] (net)                      56.3536              0.0000     0.2317 r
  uce_1__uce/U808/IN2 (AND2X1)                                    0.1919   -0.0433 @   0.1884 r
  uce_1__uce/U808/Q (AND2X1)                                      0.1128    0.1149 @   0.3034 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2      30.6968              0.0000     0.3034 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                                0.0000     0.3034 r
  tag_mem_pkt_li[60] (net)                             30.6968              0.0000     0.3034 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                             0.0000     0.3034 r
  core/tag_mem_pkt_i[64] (net)                         30.6968              0.0000     0.3034 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                                0.0000     0.3034 r
  core/be/tag_mem_pkt_i[21] (net)                      30.6968              0.0000     0.3034 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)                     0.0000     0.3034 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)               30.6968              0.0000     0.3034 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)             0.0000     0.3034 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)        30.6968              0.0000     0.3034 r
  core/be/be_mem/dcache/U1230/IN1 (AND2X2)                        0.1128   -0.0294 @   0.2740 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                          0.0759    0.1081 @   0.3821 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     3  32.5979            0.0000     0.3821 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3821 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)      32.5979              0.0000     0.3821 r
  core/be/be_mem/dcache/tag_mem/icc_place55/INP (NBUFFX2)         0.0760   -0.0104 @   0.3717 r
  core/be/be_mem/dcache/tag_mem/icc_place55/Z (NBUFFX2)           0.0244    0.0571     0.4288 r
  core/be/be_mem/dcache/tag_mem/n173 (net)      1       1.7768              0.0000     0.4288 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0244   0.0000 &   0.4288 r d 
  data arrival time                                                                    0.4288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0287


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[42] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[42] (net)                          2       8.5460              0.0000     0.1000 r
  U3188/IN4 (AO222X1)                                             0.0003    0.0001 @   0.1001 r
  U3188/Q (AO222X1)                                               0.2089    0.1758 @   0.2758 r
  mem_resp_li[612] (net)                        1      61.9203              0.0000     0.2758 r
  uce_1__uce/mem_resp_i[42] (bp_uce_02_3)                                   0.0000     0.2758 r
  uce_1__uce/mem_resp_i[42] (net)                      61.9203              0.0000     0.2758 r
  uce_1__uce/U816/IN2 (AND2X1)                                    0.2089   -0.0818 @   0.1940 r
  uce_1__uce/U816/Q (AND2X1)                                      0.1224    0.1182 @   0.3122 r
  uce_1__uce/tag_mem_pkt_o[29] (net)            2      32.0460              0.0000     0.3122 r
  uce_1__uce/tag_mem_pkt_o[29] (bp_uce_02_3)                                0.0000     0.3122 r
  tag_mem_pkt_li[68] (net)                             32.0460              0.0000     0.3122 r
  core/tag_mem_pkt_i[72] (bp_core_minimal_02_0)                             0.0000     0.3122 r
  core/tag_mem_pkt_i[72] (net)                         32.0460              0.0000     0.3122 r
  core/be/tag_mem_pkt_i[29] (bp_be_top_02_0)                                0.0000     0.3122 r
  core/be/tag_mem_pkt_i[29] (net)                      32.0460              0.0000     0.3122 r
  core/be/be_mem/tag_mem_pkt_i[29] (bp_be_mem_top_02_0)                     0.0000     0.3122 r
  core/be/be_mem/tag_mem_pkt_i[29] (net)               32.0460              0.0000     0.3122 r
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (bp_be_dcache_02_0_0)             0.0000     0.3122 r
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (net)        32.0460              0.0000     0.3122 r
  core/be/be_mem/dcache/U1238/IN1 (AND2X1)                        0.1226   -0.0218 @   0.2904 r
  core/be/be_mem/dcache/U1238/Q (AND2X1)                          0.0695    0.0914     0.3818 r
  core/be/be_mem/dcache/tag_mem_data_li[26] (net)     2  15.1839            0.0000     0.3818 r
  core/be/be_mem/dcache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3818 r
  core/be/be_mem/dcache/tag_mem/data_i[150] (net)      15.1839              0.0000     0.3818 r
  core/be/be_mem/dcache/tag_mem/icc_place45/INP (NBUFFX2)         0.0695   -0.0088 &   0.3730 r
  core/be/be_mem/dcache/tag_mem/icc_place45/Z (NBUFFX2)           0.0253    0.0567     0.4297 r
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       2.7399              0.0000     0.4297 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[26] (saed90_248x64_1P_bit)   0.0253  -0.0006 &   0.4291 r d 
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U8/IN2 (AND2X1)                      0.2807    0.0042 @   0.3407 f
  core/be/be_mem/csr/mie_reg/U8/Q (AND2X1)                        0.0275    0.0899     0.4306 f
  core/be/be_mem/csr/mie_reg/n4 (net)           1       2.8359              0.0000     0.4306 f
  core/be/be_mem/csr/mie_reg/data_r_reg_1_/D (DFFX1)              0.0275   -0.0012 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                             0.0000     0.3832
  core/be/be_mem/csr/mie_reg/data_r_reg_1_/CLK (DFFX1)                      0.0000     0.3832 r
  library hold time                                                         0.0172     0.4004
  data required time                                                                   0.4004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4004
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0290


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[39] (net)                           2      13.6115              0.0000     0.1000 r
  U3184/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3184/Q (AO222X1)                                               0.2198    0.1428 @   0.2429 r
  mem_resp_li[609] (net)                        1      65.5140              0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2429 r
  uce_1__uce/mem_resp_i[39] (net)                      65.5140              0.0000     0.2429 r
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2198   -0.0727 @   0.1702 r
  uce_1__uce/U813/Q (AND2X1)                                      0.1062    0.1145 @   0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1506              0.0000     0.2847 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.2847 r
  tag_mem_pkt_li[65] (net)                             28.1506              0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.2847 r
  core/tag_mem_pkt_i[69] (net)                         28.1506              0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.2847 r
  core/be/tag_mem_pkt_i[26] (net)                      28.1506              0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.2847 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.2847 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1506              0.0000     0.2847 r
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1063   -0.0116 @   0.2730 r
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0611    0.0841     0.3571 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.4181            0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3571 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.4181              0.0000     0.3571 r
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0611   -0.0105 &   0.3465 r
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0441    0.0816 @   0.4281 r
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      25.2369              0.0000     0.4281 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[85] (saed90_248x64_1P_bit)   0.0320   0.0011 @   0.4292 r d 
  data arrival time                                                                    0.4292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0291


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scause_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (bsg_dff_reset_width_p5_2)          0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/U4/IN2 (AND2X1)                   0.2807    0.0046 @   0.3410 f
  core/be/be_mem/csr/scause_reg/U4/Q (AND2X1)                     0.0265    0.0893     0.4303 f
  core/be/be_mem/csr/scause_reg/n10 (net)       1       2.5721              0.0000     0.4303 f
  core/be/be_mem/csr/scause_reg/data_r_reg_4_/D (DFFX1)           0.0265    0.0000 &   0.4303 f
  data arrival time                                                                    0.4303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/scause_reg/data_r_reg_4_/CLK (DFFX1)                   0.0000     0.3837 r
  library hold time                                                         0.0174     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.4303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0292


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcause_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (bsg_dff_reset_width_p5_3)          0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/U4/IN2 (AND2X1)                   0.2807    0.0046 @   0.3410 f
  core/be/be_mem/csr/mcause_reg/U4/Q (AND2X1)                     0.0265    0.0893     0.4303 f
  core/be/be_mem/csr/mcause_reg/n3 (net)        1       2.5697              0.0000     0.4303 f
  core/be/be_mem/csr/mcause_reg/data_r_reg_4_/D (DFFX1)           0.0265    0.0000 &   0.4303 f
  data arrival time                                                                    0.4303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/mcause_reg/data_r_reg_4_/CLK (DFFX1)                   0.0000     0.3837 r
  library hold time                                                         0.0174     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.4303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0293


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/load_page_fault_mem3_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN51 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN51 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/U68/IN2 (NOR2X0)                                 0.1652    0.0644 @   0.1644 r
  core/be/be_mem/U68/QN (NOR2X0)                                  0.1318    0.1004     0.2648 f
  core/be/be_mem/n65 (net)                      5      13.1287              0.0000     0.2648 f
  core/be/be_mem/U69/IN1 (AND2X1)                                 0.1318   -0.0037 &   0.2611 f
  core/be/be_mem/U69/Q (AND2X1)                                   0.0427    0.0783     0.3394 f
  core/be/be_mem/n69 (net)                      3       7.9070              0.0000     0.3394 f
  core/be/be_mem/U74/INP (INVX0)                                  0.0427    0.0001 &   0.3395 f
  core/be/be_mem/U74/ZN (INVX0)                                   0.0429    0.0271     0.3666 r
  core/be/be_mem/n17 (net)                      1       3.7055              0.0000     0.3666 r
  core/be/be_mem/U76/IN2 (NOR4X0)                                 0.0429   -0.0008 &   0.3658 r
  core/be/be_mem/U76/QN (NOR4X0)                                  0.0435    0.0486     0.4145 f
  core/be/be_mem/n42 (net)                      1       2.3900              0.0000     0.4145 f
  core/be/be_mem/load_page_fault_mem3_reg/D (DFFX1)               0.0435    0.0000 &   0.4145 f
  data arrival time                                                                    0.4145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  core/be/be_mem/load_page_fault_mem3_reg/CLK (DFFX1)                       0.0000     0.3736 r
  library hold time                                                         0.0116     0.3852
  data required time                                                                   0.3852
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3852
  data arrival time                                                                   -0.4145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0293


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place27/INP (NBUFFX2)         0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place27/Z (NBUFFX2)           0.0364    0.0654     0.4331 r
  core/be/be_mem/dcache/tag_mem/n200 (net)      2      10.5405              0.0000     0.4331 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[16] (saed90_248x64_1P_bit)   0.0364  -0.0036 &   0.4295 r d 
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0294


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place27/INP (NBUFFX2)         0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place27/Z (NBUFFX2)           0.0364    0.0654     0.4331 r
  core/be/be_mem/dcache/tag_mem/n200 (net)      2      10.5405              0.0000     0.4331 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[47] (saed90_248x64_1P_bit)   0.0364  -0.0036 &   0.4296 r d 
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0295


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[20] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[20] (net)                           2      13.7898              0.0000     0.1000 r
  U3161/IN6 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3161/Q (AO222X1)                                               0.1722    0.1256 @   0.2257 r
  mem_resp_li[590] (net)                        1      49.6039              0.0000     0.2257 r
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                                   0.0000     0.2257 r
  uce_1__uce/mem_resp_i[20] (net)                      49.6039              0.0000     0.2257 r
  uce_1__uce/U794/IN2 (AND2X1)                                    0.1722   -0.0412 @   0.1845 r
  uce_1__uce/U794/Q (AND2X1)                                      0.1153    0.1144 @   0.2989 r
  uce_1__uce/tag_mem_pkt_o[7] (net)             3      31.7820              0.0000     0.2989 r
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                                 0.0000     0.2989 r
  tag_mem_pkt_li[46] (net)                             31.7820              0.0000     0.2989 r
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                             0.0000     0.2989 r
  core/tag_mem_pkt_i[50] (net)                         31.7820              0.0000     0.2989 r
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                                 0.0000     0.2989 r
  core/be/tag_mem_pkt_i[7] (net)                       31.7820              0.0000     0.2989 r
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)                      0.0000     0.2989 r
  core/be/be_mem/tag_mem_pkt_i[7] (net)                31.7820              0.0000     0.2989 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)              0.0000     0.2989 r
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)         31.7820              0.0000     0.2989 r
  core/be/be_mem/dcache/U1215/IN1 (AND2X2)                        0.1154   -0.0192 @   0.2797 r
  core/be/be_mem/dcache/U1215/Q (AND2X2)                          0.0719    0.1063 @   0.3860 r
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     3  29.4718             0.0000     0.3860 r
  core/be/be_mem/dcache/tag_mem/data_i[128] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3860 r
  core/be/be_mem/dcache/tag_mem/data_i[128] (net)      29.4718              0.0000     0.3860 r
  core/be/be_mem/dcache/tag_mem/icc_place46/INP (NBUFFX2)         0.0720   -0.0117 @   0.3743 r
  core/be/be_mem/dcache/tag_mem/icc_place46/Z (NBUFFX2)           0.0253    0.0571     0.4314 r
  core/be/be_mem/dcache/tag_mem/n186 (net)      1       2.6410              0.0000     0.4314 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[4] (saed90_248x64_1P_bit)   0.0253  -0.0018 &   0.4296 r d 
  data arrival time                                                                    0.4296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0295


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/medeleg_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (bsg_dff_reset_width_p13_0)        0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/U9/IN2 (AND2X1)                  0.2807    0.0049 @   0.3414 f
  core/be/be_mem/csr/medeleg_reg/U9/Q (AND2X1)                    0.0265    0.0894     0.4307 f
  core/be/be_mem/csr/medeleg_reg/n16 (net)      1       2.5888              0.0000     0.4307 f
  core/be/be_mem/csr/medeleg_reg/data_r_reg_7_/D (DFFX1)          0.0265    0.0000 &   0.4307 f
  data arrival time                                                                    0.4307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/medeleg_reg/data_r_reg_7_/CLK (DFFX1)                  0.0000     0.3836 r
  library hold time                                                         0.0174     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.4307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0298


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/medeleg_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (bsg_dff_reset_width_p13_0)        0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/U13/IN2 (AND2X1)                 0.2807    0.0049 @   0.3414 f
  core/be/be_mem/csr/medeleg_reg/U13/Q (AND2X1)                   0.0272    0.0898     0.4312 f
  core/be/be_mem/csr/medeleg_reg/n8 (net)       1       2.7961              0.0000     0.4312 f
  core/be/be_mem/csr/medeleg_reg/data_r_reg_3_/D (DFFX1)          0.0272   -0.0006 &   0.4306 f
  data arrival time                                                                    0.4306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                             0.0000     0.3835
  core/be/be_mem/csr/medeleg_reg/data_r_reg_3_/CLK (DFFX1)                  0.0000     0.3835 r
  library hold time                                                         0.0172     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0298


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      28.5129              0.0000     0.1000 f
  U3384/IN5 (AO222X1)                                             0.0041    0.0004 @   0.1004 f
  U3384/Q (AO222X1)                                               0.1832    0.1491     0.2495 f
  mem_resp_li[85] (net)                         1      56.4598              0.0000     0.2495 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2495 f
  uce_0__uce/mem_resp_i[85] (net)                      56.4598              0.0000     0.2495 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1832   -0.0439 &   0.2056 f
  uce_0__uce/U183/Q (AND2X1)                                      0.2733    0.2064 @   0.4120 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      80.6360              0.0000     0.4120 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.4120 f
  data_mem_pkt_li[28] (net)                            80.6360              0.0000     0.4120 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.4120 f
  core/data_mem_pkt_i[29] (net)                        80.6360              0.0000     0.4120 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.4120 f
  core/fe/data_mem_pkt_i[29] (net)                     80.6360              0.0000     0.4120 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.4120 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 80.6360              0.0000     0.4120 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.4120 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          80.6360              0.0000     0.4120 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.2733   -0.0446 @   0.3674 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0373    0.0959     0.4633 f
  core/fe/mem/icache/n521 (net)                 1       2.6645              0.0000     0.4633 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0373    0.0000 &   0.4633 f
  data arrival time                                                                    0.4633

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                             0.0000     0.4153
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4153 r
  library hold time                                                         0.0182     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.4633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0299


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scause_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (bsg_dff_reset_width_p5_2)          0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/U8/IN2 (AND2X1)                   0.2807    0.0042 @   0.3407 f
  core/be/be_mem/csr/scause_reg/U8/Q (AND2X1)                     0.0276    0.0901     0.4308 f
  core/be/be_mem/csr/scause_reg/n2 (net)        1       2.9314              0.0000     0.4308 f
  core/be/be_mem/csr/scause_reg/data_r_reg_0_/D (DFFX1)           0.0276    0.0000 &   0.4308 f
  data arrival time                                                                    0.4308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                             0.0000     0.3833
  core/be/be_mem/csr/scause_reg/data_r_reg_0_/CLK (DFFX1)                   0.0000     0.3833 r
  library hold time                                                         0.0171     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0303


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      11.3600              0.0000     0.1000 r
  U3229/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3229/Q (AO222X1)                                               0.0754    0.1169     0.2170 r
  mem_resp_li[653] (net)                        1      17.3956              0.0000     0.2170 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2170 r
  uce_1__uce/mem_resp_i[83] (net)                      17.3956              0.0000     0.2170 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0754    0.0011 &   0.2181 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0779    0.0861     0.3042 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      19.2479              0.0000     0.3042 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.3042 r
  data_mem_pkt_li[549] (net)                           19.2479              0.0000     0.3042 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.3042 r
  core/data_mem_pkt_i[550] (net)                       19.2479              0.0000     0.3042 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.3042 r
  core/be/data_mem_pkt_i[27] (net)                     19.2479              0.0000     0.3042 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.3042 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              19.2479              0.0000     0.3042 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.3042 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       19.2479              0.0000     0.3042 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0779   -0.0127 &   0.2915 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0349    0.0806     0.3720 r
  core/be/be_mem/dcache/n2292 (net)             1       2.5535              0.0000     0.3720 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0349    0.0000 &   0.3720 r
  data arrival time                                                                    0.3720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0262     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.3720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0303


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U6/IN2 (AND2X1)                      0.2807    0.0042 @   0.3407 f
  core/be/be_mem/csr/mie_reg/U6/Q (AND2X1)                        0.0263    0.0891     0.4298 f
  core/be/be_mem/csr/mie_reg/n8 (net)           1       2.4776              0.0000     0.4298 f
  core/be/be_mem/csr/mie_reg/data_r_reg_3_/D (DFFX1)              0.0263    0.0000 &   0.4298 f
  data arrival time                                                                    0.4298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3820     0.3820
  clock reconvergence pessimism                                             0.0000     0.3820
  core/be/be_mem/csr/mie_reg/data_r_reg_3_/CLK (DFFX1)                      0.0000     0.3820 r
  library hold time                                                         0.0174     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0303


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2      17.3082              0.0000     0.1000 r
  U3240/IN4 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3240/Q (AO222X1)                                               0.0719    0.1152     0.2156 r
  mem_resp_li[662] (net)                        1      16.1819              0.0000     0.2156 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2156 r
  uce_1__uce/mem_resp_i[92] (net)                      16.1819              0.0000     0.2156 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.0719   -0.0079 &   0.2076 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0820    0.0878     0.2954 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      20.7647              0.0000     0.2954 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2954 r
  data_mem_pkt_li[558] (net)                           20.7647              0.0000     0.2954 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2954 r
  core/data_mem_pkt_i[559] (net)                       20.7647              0.0000     0.2954 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2954 r
  core/be/data_mem_pkt_i[36] (net)                     20.7647              0.0000     0.2954 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2954 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              20.7647              0.0000     0.2954 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2954 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       20.7647              0.0000     0.2954 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0820   -0.0064 &   0.2890 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0374    0.0830     0.3720 r
  core/be/be_mem/dcache/n2283 (net)             1       3.3415              0.0000     0.3720 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0374    0.0000 &   0.3721 r
  data arrival time                                                                    0.3721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.3683 r
  library hold time                                                        -0.0269     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0307


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2       9.8078              0.0000     0.1000 r
  U3239/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3239/Q (AO222X1)                                               0.0768    0.1177     0.2178 r
  mem_resp_li[661] (net)                        1      17.9327              0.0000     0.2178 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2178 r
  uce_1__uce/mem_resp_i[91] (net)                      17.9327              0.0000     0.2178 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.0768   -0.0162 &   0.2015 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0803    0.0875     0.2890 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      20.1053              0.0000     0.2890 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2890 r
  data_mem_pkt_li[557] (net)                           20.1053              0.0000     0.2890 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2890 r
  core/data_mem_pkt_i[558] (net)                       20.1053              0.0000     0.2890 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2890 r
  core/be/data_mem_pkt_i[35] (net)                     20.1053              0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2890 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              20.1053              0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2890 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       20.1053              0.0000     0.2890 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0803    0.0011 &   0.2900 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0365    0.0821     0.3721 r
  core/be/be_mem/dcache/n2284 (net)             1       3.0540              0.0000     0.3721 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0365    0.0000 &   0.3722 r
  data arrival time                                                                    0.3722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0267     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.3722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0308


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      14.5367              0.0000     0.1000 r
  U3267/IN4 (AO222X1)                                             0.0014    0.0005 @   0.1005 r
  U3267/Q (AO222X1)                                               0.0903    0.1255     0.2261 r
  mem_resp_li[687] (net)                        1      22.9343              0.0000     0.2261 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2261 r
  uce_1__uce/mem_resp_i[117] (net)                     22.9343              0.0000     0.2261 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0903   -0.0035 &   0.2225 r
  uce_1__uce/U165/Q (AND2X1)                                      0.1199    0.1085 @   0.3310 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      34.3919              0.0000     0.3310 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.3310 r
  data_mem_pkt_li[583] (net)                           34.3919              0.0000     0.3310 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.3310 r
  core/data_mem_pkt_i[584] (net)                       34.3919              0.0000     0.3310 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.3310 r
  core/be/data_mem_pkt_i[61] (net)                     34.3919              0.0000     0.3310 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.3310 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              34.3919              0.0000     0.3310 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.3310 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       34.3919              0.0000     0.3310 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.1200   -0.0194 @   0.3116 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0357    0.0902     0.4018 r
  core/be/be_mem/dcache/n2258 (net)             1       2.7326              0.0000     0.4018 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0357    0.0000 &   0.4018 r
  data arrival time                                                                    0.4018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3969     0.3969
  clock reconvergence pessimism                                             0.0000     0.3969
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.3969 r
  library hold time                                                        -0.0259     0.3710
  data required time                                                                   0.3710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3710
  data arrival time                                                                   -0.4018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0308


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mcause_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (bsg_dff_reset_width_p5_3)          0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mcause_reg/U5/IN2 (AND2X1)                   0.2807    0.0042 @   0.3407 f
  core/be/be_mem/csr/mcause_reg/U5/Q (AND2X1)                     0.0267    0.0895     0.4302 f
  core/be/be_mem/csr/mcause_reg/n5 (net)        1       2.6673              0.0000     0.4302 f
  core/be/be_mem/csr/mcause_reg/data_r_reg_3_/D (DFFX1)           0.0267    0.0000 &   0.4302 f
  data arrival time                                                                    0.4302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3820     0.3820
  clock reconvergence pessimism                                             0.0000     0.3820
  core/be/be_mem/csr/mcause_reg/data_r_reg_3_/CLK (DFFX1)                   0.0000     0.3820 r
  library hold time                                                         0.0173     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.4302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0309


  Startpoint: io_resp_i[30]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[30] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[30] (net)                           2       9.9355              0.0000     0.1000 r
  U3174/IN6 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3174/Q (AO222X1)                                               0.2144    0.1434 @   0.2436 r
  mem_resp_li[600] (net)                        1      63.8630              0.0000     0.2436 r
  uce_1__uce/mem_resp_i[30] (bp_uce_02_3)                                   0.0000     0.2436 r
  uce_1__uce/mem_resp_i[30] (net)                      63.8630              0.0000     0.2436 r
  uce_1__uce/U804/IN2 (AND2X1)                                    0.2144   -0.0651 @   0.1785 r
  uce_1__uce/U804/Q (AND2X1)                                      0.1122    0.1168 @   0.2953 r
  uce_1__uce/tag_mem_pkt_o[17] (net)            2      30.3993              0.0000     0.2953 r
  uce_1__uce/tag_mem_pkt_o[17] (bp_uce_02_3)                                0.0000     0.2953 r
  tag_mem_pkt_li[56] (net)                             30.3993              0.0000     0.2953 r
  core/tag_mem_pkt_i[60] (bp_core_minimal_02_0)                             0.0000     0.2953 r
  core/tag_mem_pkt_i[60] (net)                         30.3993              0.0000     0.2953 r
  core/be/tag_mem_pkt_i[17] (bp_be_top_02_0)                                0.0000     0.2953 r
  core/be/tag_mem_pkt_i[17] (net)                      30.3993              0.0000     0.2953 r
  core/be/be_mem/tag_mem_pkt_i[17] (bp_be_mem_top_02_0)                     0.0000     0.2953 r
  core/be/be_mem/tag_mem_pkt_i[17] (net)               30.3993              0.0000     0.2953 r
  core/be/be_mem/dcache/tag_mem_pkt_i[17] (bp_be_dcache_02_0_0)             0.0000     0.2953 r
  core/be/be_mem/dcache/tag_mem_pkt_i[17] (net)        30.3993              0.0000     0.2953 r
  core/be/be_mem/dcache/U1225/IN1 (AND2X2)                        0.1123   -0.0175 @   0.2778 r
  core/be/be_mem/dcache/U1225/Q (AND2X2)                          0.0591    0.0977     0.3755 r
  core/be/be_mem/dcache/tag_mem_data_li[14] (net)     2  19.8781            0.0000     0.3755 r
  core/be/be_mem/dcache/tag_mem/data_i[138] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3755 r
  core/be/be_mem/dcache/tag_mem/data_i[138] (net)      19.8781              0.0000     0.3755 r
  core/be/be_mem/dcache/tag_mem/icc_place52/INP (NBUFFX2)         0.0591   -0.0025 &   0.3730 r
  core/be/be_mem/dcache/tag_mem/icc_place52/Z (NBUFFX2)           0.0332    0.0604     0.4333 r
  core/be/be_mem/dcache/tag_mem/n176 (net)      2       8.9890              0.0000     0.4333 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[14] (saed90_248x64_1P_bit)   0.0332  -0.0023 &   0.4311 r d 
  data arrival time                                                                    0.4311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0310


  Startpoint: io_resp_i[30]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[30] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[30] (net)                           2       9.9355              0.0000     0.1000 r
  U3174/IN6 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3174/Q (AO222X1)                                               0.2144    0.1434 @   0.2436 r
  mem_resp_li[600] (net)                        1      63.8630              0.0000     0.2436 r
  uce_1__uce/mem_resp_i[30] (bp_uce_02_3)                                   0.0000     0.2436 r
  uce_1__uce/mem_resp_i[30] (net)                      63.8630              0.0000     0.2436 r
  uce_1__uce/U804/IN2 (AND2X1)                                    0.2144   -0.0651 @   0.1785 r
  uce_1__uce/U804/Q (AND2X1)                                      0.1122    0.1168 @   0.2953 r
  uce_1__uce/tag_mem_pkt_o[17] (net)            2      30.3993              0.0000     0.2953 r
  uce_1__uce/tag_mem_pkt_o[17] (bp_uce_02_3)                                0.0000     0.2953 r
  tag_mem_pkt_li[56] (net)                             30.3993              0.0000     0.2953 r
  core/tag_mem_pkt_i[60] (bp_core_minimal_02_0)                             0.0000     0.2953 r
  core/tag_mem_pkt_i[60] (net)                         30.3993              0.0000     0.2953 r
  core/be/tag_mem_pkt_i[17] (bp_be_top_02_0)                                0.0000     0.2953 r
  core/be/tag_mem_pkt_i[17] (net)                      30.3993              0.0000     0.2953 r
  core/be/be_mem/tag_mem_pkt_i[17] (bp_be_mem_top_02_0)                     0.0000     0.2953 r
  core/be/be_mem/tag_mem_pkt_i[17] (net)               30.3993              0.0000     0.2953 r
  core/be/be_mem/dcache/tag_mem_pkt_i[17] (bp_be_dcache_02_0_0)             0.0000     0.2953 r
  core/be/be_mem/dcache/tag_mem_pkt_i[17] (net)        30.3993              0.0000     0.2953 r
  core/be/be_mem/dcache/U1225/IN1 (AND2X2)                        0.1123   -0.0175 @   0.2778 r
  core/be/be_mem/dcache/U1225/Q (AND2X2)                          0.0591    0.0977     0.3755 r
  core/be/be_mem/dcache/tag_mem_data_li[14] (net)     2  19.8781            0.0000     0.3755 r
  core/be/be_mem/dcache/tag_mem/data_i[138] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3755 r
  core/be/be_mem/dcache/tag_mem/data_i[138] (net)      19.8781              0.0000     0.3755 r
  core/be/be_mem/dcache/tag_mem/icc_place52/INP (NBUFFX2)         0.0591   -0.0025 &   0.3730 r
  core/be/be_mem/dcache/tag_mem/icc_place52/Z (NBUFFX2)           0.0332    0.0604     0.4333 r
  core/be/be_mem/dcache/tag_mem/n176 (net)      2       8.9890              0.0000     0.4333 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[45] (saed90_248x64_1P_bit)   0.0332  -0.0022 &   0.4312 r d 
  data arrival time                                                                    0.4312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U17/IN2 (AND2X1)                 0.2807    0.0048 @   0.3412 f
  core/be/be_mem/csr/mstatus_reg/U17/Q (AND2X1)                   0.0285    0.0905     0.4317 f
  core/be/be_mem/csr/mstatus_reg/n4 (net)       1       3.1112              0.0000     0.4317 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_1_/D (DFFX1)          0.0285    0.0000 &   0.4317 f
  data arrival time                                                                    0.4317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                             0.0000     0.3837
  core/be/be_mem/csr/mstatus_reg/data_r_reg_1_/CLK (DFFX1)                  0.0000     0.3837 r
  library hold time                                                         0.0169     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[27] (net)                           2      16.5053              0.0000     0.1000 f
  U3171/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3171/Q (AO222X1)                                               0.2199    0.1592 @   0.2595 f
  mem_resp_li[597] (net)                        1      66.4181              0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (net)                      66.4181              0.0000     0.2595 f
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2199   -0.1081 @   0.1514 f
  uce_1__uce/U801/Q (AND2X1)                                      0.1018    0.1272 @   0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.3955              0.0000     0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2786 f
  tag_mem_pkt_li[53] (net)                             27.3955              0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (net)                         27.3955              0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (net)                      27.3955              0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1018   -0.0148 @   0.2639 f
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0637    0.0997 @   0.3636 f
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.0490            0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.0490              0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0637   -0.0031 @   0.3605 f
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0415    0.0771 @   0.4375 f
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4375 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)   0.0415  -0.0063 @   0.4312 f d 
  data arrival time                                                                    0.4312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0311


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      11.1232              0.0000     0.1000 f
  U3401/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3401/Q (AO222X1)                                               0.2238    0.1634 @   0.2635 f
  mem_resp_li[98] (net)                         1      67.5451              0.0000     0.2635 f
  uce_0__uce/mem_resp_i[98] (bp_uce_02_2)                                   0.0000     0.2635 f
  uce_0__uce/mem_resp_i[98] (net)                      67.5451              0.0000     0.2635 f
  uce_0__uce/U197/IN2 (AND2X1)                                    0.2238   -0.0702 @   0.1933 f
  uce_0__uce/U197/Q (AND2X1)                                      0.2394    0.1892 @   0.3825 f
  uce_0__uce/data_mem_pkt_o[42] (net)           3      69.4389              0.0000     0.3825 f
  uce_0__uce/data_mem_pkt_o[42] (bp_uce_02_2)                               0.0000     0.3825 f
  data_mem_pkt_li[41] (net)                            69.4389              0.0000     0.3825 f
  core/data_mem_pkt_i[42] (bp_core_minimal_02_0)                            0.0000     0.3825 f
  core/data_mem_pkt_i[42] (net)                        69.4389              0.0000     0.3825 f
  core/fe/data_mem_pkt_i[42] (bp_fe_top_02_0)                               0.0000     0.3825 f
  core/fe/data_mem_pkt_i[42] (net)                     69.4389              0.0000     0.3825 f
  core/fe/mem/data_mem_pkt_i[42] (bp_fe_mem_02_0)                           0.0000     0.3825 f
  core/fe/mem/data_mem_pkt_i[42] (net)                 69.4389              0.0000     0.3825 f
  core/fe/mem/icache/data_mem_pkt_i[42] (bp_fe_icache_02_0)                 0.0000     0.3825 f
  core/fe/mem/icache/data_mem_pkt_i[42] (net)          69.4389              0.0000     0.3825 f
  core/fe/mem/icache/U1520/IN1 (MUX21X1)                          0.2394   -0.0122 @   0.3703 f
  core/fe/mem/icache/U1520/Q (MUX21X1)                            0.0357    0.0927     0.4630 f
  core/fe/mem/icache/n534 (net)                 1       2.5765              0.0000     0.4630 f
  core/fe/mem/icache/uncached_load_data_r_reg_40_/D (DFFX1)       0.0357    0.0000 &   0.4630 f
  data arrival time                                                                    0.4630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/mem/icache/uncached_load_data_r_reg_40_/CLK (DFFX1)               0.0000     0.4133 r
  library hold time                                                         0.0185     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.4630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0312


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[118] (net)                         2      13.8459              0.0000     0.1000 r
  U3268/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3268/Q (AO222X1)                                               0.0890    0.1248     0.2250 r
  mem_resp_li[688] (net)                        1      22.4875              0.0000     0.2250 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2250 r
  uce_1__uce/mem_resp_i[118] (net)                     22.4875              0.0000     0.2250 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.0890   -0.0135 &   0.2114 r
  uce_1__uce/U167/Q (AND2X1)                                      0.1286    0.1125 @   0.3239 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      37.5299              0.0000     0.3239 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3239 r
  data_mem_pkt_li[584] (net)                           37.5299              0.0000     0.3239 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3239 r
  core/data_mem_pkt_i[585] (net)                       37.5299              0.0000     0.3239 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3239 r
  core/be/data_mem_pkt_i[62] (net)                     37.5299              0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3239 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              37.5299              0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3239 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       37.5299              0.0000     0.3239 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.1287   -0.0153 @   0.3086 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0348    0.0918     0.4004 r
  core/be/be_mem/dcache/n2257 (net)             1       2.6088              0.0000     0.4004 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0348    0.0000 &   0.4005 r
  data arrival time                                                                    0.4005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0256     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.4005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0313


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scause_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (bsg_dff_reset_width_p5_2)          0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/U7/IN2 (AND2X1)                   0.2807    0.0033 @   0.3398 f
  core/be/be_mem/csr/scause_reg/U7/Q (AND2X1)                     0.0298    0.0918     0.4316 f
  core/be/be_mem/csr/scause_reg/n4 (net)        1       3.7016              0.0000     0.4316 f
  core/be/be_mem/csr/scause_reg/data_r_reg_1_/D (DFFX1)           0.0298    0.0000 &   0.4316 f
  data arrival time                                                                    0.4316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/scause_reg/data_r_reg_1_/CLK (DFFX1)                   0.0000     0.3836 r
  library hold time                                                         0.0166     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.4316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2      13.3247              0.0000     0.1000 f
  U3414/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3414/Q (AO222X1)                                               0.2533    0.1732 @   0.2733 f
  mem_resp_li[110] (net)                        1      77.0610              0.0000     0.2733 f
  uce_0__uce/mem_resp_i[110] (bp_uce_02_2)                                  0.0000     0.2733 f
  uce_0__uce/mem_resp_i[110] (net)                     77.0610              0.0000     0.2733 f
  uce_0__uce/U210/IN2 (AND2X1)                                    0.2533   -0.0764 @   0.1969 f
  uce_0__uce/U210/Q (AND2X1)                                      0.2792    0.2108 @   0.4077 f
  uce_0__uce/data_mem_pkt_o[54] (net)           3      81.5388              0.0000     0.4077 f
  uce_0__uce/data_mem_pkt_o[54] (bp_uce_02_2)                               0.0000     0.4077 f
  data_mem_pkt_li[53] (net)                            81.5388              0.0000     0.4077 f
  core/data_mem_pkt_i[54] (bp_core_minimal_02_0)                            0.0000     0.4077 f
  core/data_mem_pkt_i[54] (net)                        81.5388              0.0000     0.4077 f
  core/fe/data_mem_pkt_i[54] (bp_fe_top_02_0)                               0.0000     0.4077 f
  core/fe/data_mem_pkt_i[54] (net)                     81.5388              0.0000     0.4077 f
  core/fe/mem/data_mem_pkt_i[54] (bp_fe_mem_02_0)                           0.0000     0.4077 f
  core/fe/mem/data_mem_pkt_i[54] (net)                 81.5388              0.0000     0.4077 f
  core/fe/mem/icache/data_mem_pkt_i[54] (bp_fe_icache_02_0)                 0.0000     0.4077 f
  core/fe/mem/icache/data_mem_pkt_i[54] (net)          81.5388              0.0000     0.4077 f
  core/fe/mem/icache/U1507/IN1 (MUX21X1)                          0.2792   -0.0391 @   0.3686 f
  core/fe/mem/icache/U1507/Q (MUX21X1)                            0.0363    0.0966     0.4652 f
  core/fe/mem/icache/n546 (net)                 1       2.7804              0.0000     0.4652 f
  core/fe/mem/icache/uncached_load_data_r_reg_52_/D (DFFX1)       0.0363    0.0000 &   0.4652 f
  data arrival time                                                                    0.4652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                             0.0000     0.4154
  core/fe/mem/icache/uncached_load_data_r_reg_52_/CLK (DFFX1)               0.0000     0.4154 r
  library hold time                                                         0.0184     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.4652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0314


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[27] (net)                           2      16.5053              0.0000     0.1000 f
  U3171/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3171/Q (AO222X1)                                               0.2199    0.1592 @   0.2595 f
  mem_resp_li[597] (net)                        1      66.4181              0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (net)                      66.4181              0.0000     0.2595 f
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2199   -0.1081 @   0.1514 f
  uce_1__uce/U801/Q (AND2X1)                                      0.1018    0.1272 @   0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.3955              0.0000     0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2786 f
  tag_mem_pkt_li[53] (net)                             27.3955              0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (net)                         27.3955              0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (net)                      27.3955              0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1018   -0.0148 @   0.2639 f
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0637    0.0997 @   0.3636 f
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.0490            0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.0490              0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0637   -0.0031 @   0.3605 f
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0415    0.0771 @   0.4375 f
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4375 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[197] (saed90_248x64_1P_bit)   0.0415  -0.0059 @   0.4316 f d 
  data arrival time                                                                    0.4316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0315


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      18.7519              0.0000     0.1000 r
  U3383/IN5 (AO222X1)                                             0.0019    0.0008 @   0.1008 r
  U3383/Q (AO222X1)                                               0.1271    0.1042 @   0.2050 r
  mem_resp_li[84] (net)                         1      34.2469              0.0000     0.2050 r
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2050 r
  uce_0__uce/mem_resp_i[84] (net)                      34.2469              0.0000     0.2050 r
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1274   -0.0239 @   0.1810 r
  uce_0__uce/U182/Q (AND2X1)                                      0.2617    0.1690 @   0.3500 r
  uce_0__uce/data_mem_pkt_o[28] (net)           3      79.4753              0.0000     0.3500 r
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3500 r
  data_mem_pkt_li[27] (net)                            79.4753              0.0000     0.3500 r
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3500 r
  core/data_mem_pkt_i[28] (net)                        79.4753              0.0000     0.3500 r
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3500 r
  core/fe/data_mem_pkt_i[28] (net)                     79.4753              0.0000     0.3500 r
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3500 r
  core/fe/mem/data_mem_pkt_i[28] (net)                 79.4753              0.0000     0.3500 r
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3500 r
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          79.4753              0.0000     0.3500 r
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2617   -0.0433 @   0.3067 r
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0347    0.1139     0.4206 r
  core/fe/mem/icache/n520 (net)                 1       2.4743              0.0000     0.4206 r
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0347    0.0000 &   0.4206 r
  data arrival time                                                                    0.4206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4152 r
  library hold time                                                        -0.0262     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.4206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0316


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/medeleg_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (bsg_dff_reset_width_p13_0)        0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/U16/IN2 (AND2X1)                 0.2807    0.0049 @   0.3413 f
  core/be/be_mem/csr/medeleg_reg/U16/Q (AND2X1)                   0.0287    0.0907     0.4321 f
  core/be/be_mem/csr/medeleg_reg/n2 (net)       1       3.2204              0.0000     0.4321 f
  core/be/be_mem/csr/medeleg_reg/data_r_reg_0_/D (DFFX1)          0.0287    0.0000 &   0.4321 f
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                             0.0000     0.3836
  core/be/be_mem/csr/medeleg_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3836 r
  library hold time                                                         0.0169     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0316


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[41] (net)                           2      10.8028              0.0000     0.1000 f
  U3187/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3187/Q (AO222X1)                                               0.1883    0.1430 @   0.2430 f
  mem_resp_li[611] (net)                        1      55.3913              0.0000     0.2430 f
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2430 f
  uce_1__uce/mem_resp_i[41] (net)                      55.3913              0.0000     0.2430 f
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1883   -0.0551 @   0.1879 f
  uce_1__uce/U815/Q (AND2X1)                                      0.1143    0.1303 @   0.3182 f
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7541              0.0000     0.3182 f
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.3182 f
  tag_mem_pkt_li[67] (net)                             31.7541              0.0000     0.3182 f
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.3182 f
  core/tag_mem_pkt_i[71] (net)                         31.7541              0.0000     0.3182 f
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.3182 f
  core/be/tag_mem_pkt_i[28] (net)                      31.7541              0.0000     0.3182 f
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.3182 f
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7541              0.0000     0.3182 f
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.3182 f
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7541              0.0000     0.3182 f
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1143   -0.0356 @   0.2826 f
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0892    0.1129 @   0.3955 f
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  40.3527            0.0000     0.3955 f
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3955 f
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      40.3527              0.0000     0.3955 f
  core/be/be_mem/dcache/tag_mem/icc_place48/INP (NBUFFX2)         0.0898   -0.0183 @   0.3771 f
  core/be/be_mem/dcache/tag_mem/icc_place48/Z (NBUFFX2)           0.0228    0.0552     0.4324 f
  core/be/be_mem/dcache/tag_mem/n188 (net)      1       1.6799              0.0000     0.4324 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[25] (saed90_248x64_1P_bit)   0.0228  -0.0005 &   0.4319 f d 
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0318


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/scause_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (bsg_dff_reset_width_p5_2)          0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/reset_i (net)          99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/scause_reg/U5/IN2 (AND2X1)                   0.2807    0.0040 @   0.3404 f
  core/be/be_mem/csr/scause_reg/U5/Q (AND2X1)                     0.0295    0.0915     0.4319 f
  core/be/be_mem/csr/scause_reg/n8 (net)        1       3.5514              0.0000     0.4319 f
  core/be/be_mem/csr/scause_reg/data_r_reg_3_/D (DFFX1)           0.0295    0.0000 &   0.4319 f
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3834     0.3834
  clock reconvergence pessimism                                             0.0000     0.3834
  core/be/be_mem/csr/scause_reg/data_r_reg_3_/CLK (DFFX1)                   0.0000     0.3834 r
  library hold time                                                         0.0167     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0318


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[27] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[27] (net)                           2      16.5053              0.0000     0.1000 f
  U3171/IN5 (AO222X1)                                             0.0015    0.0003 @   0.1003 f
  U3171/Q (AO222X1)                                               0.2199    0.1592 @   0.2595 f
  mem_resp_li[597] (net)                        1      66.4181              0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2595 f
  uce_1__uce/mem_resp_i[27] (net)                      66.4181              0.0000     0.2595 f
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2199   -0.1081 @   0.1514 f
  uce_1__uce/U801/Q (AND2X1)                                      0.1018    0.1272 @   0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.3955              0.0000     0.2786 f
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2786 f
  tag_mem_pkt_li[53] (net)                             27.3955              0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2786 f
  core/tag_mem_pkt_i[57] (net)                         27.3955              0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2786 f
  core/be/tag_mem_pkt_i[14] (net)                      27.3955              0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2786 f
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2786 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.3955              0.0000     0.2786 f
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1018   -0.0148 @   0.2639 f
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0637    0.0997 @   0.3636 f
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.0490            0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3636 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.0490              0.0000     0.3636 f
  core/be/be_mem/dcache/tag_mem/icc_place165/INP (NBUFFX16)       0.0637   -0.0031 @   0.3605 f
  core/be/be_mem/dcache/tag_mem/icc_place165/Z (NBUFFX16)         0.0415    0.0771 @   0.4375 f
  core/be/be_mem/dcache/tag_mem/n142 (net)      3      37.6745              0.0000     0.4375 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[228] (saed90_248x64_1P_bit)   0.0415  -0.0056 @   0.4319 f d 
  data arrival time                                                                    0.4319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0318


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[27] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[27] (net)                          2      17.7656              0.0000     0.1000 r
  U3171/IN4 (AO222X1)                                             0.0017    0.0002 @   0.1002 r
  U3171/Q (AO222X1)                                               0.2223    0.1817 @   0.2819 r
  mem_resp_li[597] (net)                        1      66.4230              0.0000     0.2819 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2819 r
  uce_1__uce/mem_resp_i[27] (net)                      66.4230              0.0000     0.2819 r
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2223   -0.1056 @   0.1763 r
  uce_1__uce/U801/Q (AND2X1)                                      0.1051    0.1141 @   0.2905 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.6634              0.0000     0.2905 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.2905 r
  tag_mem_pkt_li[53] (net)                             27.6634              0.0000     0.2905 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.2905 r
  core/tag_mem_pkt_i[57] (net)                         27.6634              0.0000     0.2905 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.2905 r
  core/be/tag_mem_pkt_i[14] (net)                      27.6634              0.0000     0.2905 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.2905 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.6634              0.0000     0.2905 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.2905 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.6634              0.0000     0.2905 r
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1052   -0.0139 @   0.2765 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0690    0.1026 @   0.3791 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.7217            0.0000     0.3791 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3791 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.7217              0.0000     0.3791 r
  core/be/be_mem/dcache/tag_mem/icc_place44/INP (NBUFFX2)         0.0690   -0.0031 @   0.3760 r
  core/be/be_mem/dcache/tag_mem/icc_place44/Z (NBUFFX2)           0.0251    0.0566     0.4326 r
  core/be/be_mem/dcache/tag_mem/n192 (net)      1       2.6746              0.0000     0.4326 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[11] (saed90_248x64_1P_bit)   0.0251  -0.0005 &   0.4321 r d 
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0320


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      26.1669              0.0000     0.1000 f
  U3361/IN5 (AO222X1)                                             0.0041    0.0011 @   0.1011 f
  U3361/Q (AO222X1)                                               0.1930    0.1466 @   0.2476 f
  mem_resp_li[65] (net)                         1      57.1484              0.0000     0.2476 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2476 f
  uce_0__uce/mem_resp_i[65] (net)                      57.1484              0.0000     0.2476 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1930   -0.0085 @   0.2391 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2511    0.1926 @   0.4318 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      73.6303              0.0000     0.4318 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.4318 f
  data_mem_pkt_li[8] (net)                             73.6303              0.0000     0.4318 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.4318 f
  core/data_mem_pkt_i[9] (net)                         73.6303              0.0000     0.4318 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.4318 f
  core/fe/data_mem_pkt_i[9] (net)                      73.6303              0.0000     0.4318 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.4318 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  73.6303              0.0000     0.4318 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.4318 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           73.6303              0.0000     0.4318 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2511   -0.0596 @   0.3721 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0360    0.0934     0.4655 f
  core/fe/mem/icache/n501 (net)                 1       2.3382              0.0000     0.4655 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0360    0.0000 &   0.4655 f
  data arrival time                                                                    0.4655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4150 r
  library hold time                                                         0.0185     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.4655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0320


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mie_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (bsg_dff_reset_width_p6_2)   0.0000   0.3364 f
  core/be/be_mem/csr/mie_reg/reset_i_hfs_netlink_369 (net)  99.2140         0.0000     0.3364 f
  core/be/be_mem/csr/mie_reg/U4/IN2 (AND2X1)                      0.2807    0.0042 @   0.3407 f
  core/be/be_mem/csr/mie_reg/U4/Q (AND2X1)                        0.0281    0.0905     0.4312 f
  core/be/be_mem/csr/mie_reg/n12 (net)          1       3.1084              0.0000     0.4312 f
  core/be/be_mem/csr/mie_reg/data_r_reg_5_/D (DFFX1)              0.0281    0.0000 &   0.4312 f
  data arrival time                                                                    0.4312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3820     0.3820
  clock reconvergence pessimism                                             0.0000     0.3820
  core/be/be_mem/csr/mie_reg/data_r_reg_5_/CLK (DFFX1)                      0.0000     0.3820 r
  library hold time                                                         0.0170     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.4312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0322


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      17.0866              0.0000     0.1000 f
  U3393/IN3 (AO222X1)                                             0.0017    0.0004 @   0.1004 f
  U3393/Q (AO222X1)                                               0.2151    0.1862 @   0.2866 f
  mem_resp_li[92] (net)                         1      64.8264              0.0000     0.2866 f
  uce_0__uce/mem_resp_i[92] (bp_uce_02_2)                                   0.0000     0.2866 f
  uce_0__uce/mem_resp_i[92] (net)                      64.8264              0.0000     0.2866 f
  uce_0__uce/U191/IN2 (AND2X1)                                    0.2151   -0.0848 @   0.2018 f
  uce_0__uce/U191/Q (AND2X1)                                      0.2631    0.1985 @   0.4003 f
  uce_0__uce/data_mem_pkt_o[36] (net)           3      76.5620              0.0000     0.4003 f
  uce_0__uce/data_mem_pkt_o[36] (bp_uce_02_2)                               0.0000     0.4003 f
  data_mem_pkt_li[35] (net)                            76.5620              0.0000     0.4003 f
  core/data_mem_pkt_i[36] (bp_core_minimal_02_0)                            0.0000     0.4003 f
  core/data_mem_pkt_i[36] (net)                        76.5620              0.0000     0.4003 f
  core/fe/data_mem_pkt_i[36] (bp_fe_top_02_0)                               0.0000     0.4003 f
  core/fe/data_mem_pkt_i[36] (net)                     76.5620              0.0000     0.4003 f
  core/fe/mem/data_mem_pkt_i[36] (bp_fe_mem_02_0)                           0.0000     0.4003 f
  core/fe/mem/data_mem_pkt_i[36] (net)                 76.5620              0.0000     0.4003 f
  core/fe/mem/icache/data_mem_pkt_i[36] (bp_fe_icache_02_0)                 0.0000     0.4003 f
  core/fe/mem/icache/data_mem_pkt_i[36] (net)          76.5620              0.0000     0.4003 f
  core/fe/mem/icache/U957/IN1 (MUX21X1)                           0.2631   -0.0296 @   0.3707 f
  core/fe/mem/icache/U957/Q (MUX21X1)                             0.0359    0.0943     0.4650 f
  core/fe/mem/icache/n528 (net)                 1       2.2829              0.0000     0.4650 f
  core/fe/mem/icache/uncached_load_data_r_reg_34_/D (DFFX1)       0.0359    0.0000 &   0.4650 f
  data arrival time                                                                    0.4650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  clock reconvergence pessimism                                             0.0000     0.4140
  core/fe/mem/icache/uncached_load_data_r_reg_34_/CLK (DFFX1)               0.0000     0.4140 r
  library hold time                                                         0.0185     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.4650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0325


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)   0.0495  -0.0034 @   0.4329 r d 
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0328


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      18.4436              0.0000     0.1000 r
  U3245/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 r
  U3245/Q (AO222X1)                                               0.0829    0.1214     0.2218 r
  mem_resp_li[666] (net)                        1      20.2112              0.0000     0.2218 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2218 r
  uce_1__uce/mem_resp_i[96] (net)                      20.2112              0.0000     0.2218 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.0829   -0.0071 &   0.2147 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0818    0.0889     0.3036 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      20.5695              0.0000     0.3036 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3036 r
  data_mem_pkt_li[562] (net)                           20.5695              0.0000     0.3036 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3036 r
  core/data_mem_pkt_i[563] (net)                       20.5695              0.0000     0.3036 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3036 r
  core/be/data_mem_pkt_i[40] (net)                     20.5695              0.0000     0.3036 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3036 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              20.5695              0.0000     0.3036 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3036 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       20.5695              0.0000     0.3036 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0818   -0.0104 &   0.2932 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0358    0.0819     0.3752 r
  core/be/be_mem/dcache/n2279 (net)             1       2.8002              0.0000     0.3752 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0358    0.0000 &   0.3752 r
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3681     0.3681
  clock reconvergence pessimism                                             0.0000     0.3681
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.3681 r
  library hold time                                                        -0.0265     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0336


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)   0.0495  -0.0023 @   0.4340 r d 
  data arrival time                                                                    0.4340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0338


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[19] (net)                           2      17.2821              0.0000     0.1000 f
  U3160/IN5 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3160/Q (AO222X1)                                               0.2150    0.1577 @   0.2581 f
  mem_resp_li[589] (net)                        1      65.0598              0.0000     0.2581 f
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2581 f
  uce_1__uce/mem_resp_i[19] (net)                      65.0598              0.0000     0.2581 f
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2150   -0.0839 @   0.1742 f
  uce_1__uce/U793/Q (AND2X1)                                      0.1024    0.1268     0.3010 f
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3376              0.0000     0.3010 f
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.3010 f
  tag_mem_pkt_li[45] (net)                             27.3376              0.0000     0.3010 f
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.3010 f
  core/tag_mem_pkt_i[49] (net)                         27.3376              0.0000     0.3010 f
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.3010 f
  core/be/tag_mem_pkt_i[6] (net)                       27.3376              0.0000     0.3010 f
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.3010 f
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3376              0.0000     0.3010 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.3010 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3376              0.0000     0.3010 f
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1024   -0.0062 &   0.2948 f
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0706    0.0896     0.3844 f
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  16.9542             0.0000     0.3844 f
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3844 f
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      16.9542              0.0000     0.3844 f
  core/be/be_mem/dcache/tag_mem/icc_place74/INP (NBUFFX2)         0.0706   -0.0093 &   0.3751 f
  core/be/be_mem/dcache/tag_mem/icc_place74/Z (NBUFFX2)           0.0310    0.0600     0.4351 f
  core/be/be_mem/dcache/tag_mem/n191 (net)      2       9.1184              0.0000     0.4351 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)   0.0310  -0.0009 &   0.4342 f d 
  data arrival time                                                                    0.4342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4342
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0341


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[19] (net)                           2      17.2821              0.0000     0.1000 f
  U3160/IN5 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3160/Q (AO222X1)                                               0.2150    0.1577 @   0.2581 f
  mem_resp_li[589] (net)                        1      65.0598              0.0000     0.2581 f
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2581 f
  uce_1__uce/mem_resp_i[19] (net)                      65.0598              0.0000     0.2581 f
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2150   -0.0839 @   0.1742 f
  uce_1__uce/U793/Q (AND2X1)                                      0.1024    0.1268     0.3010 f
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3376              0.0000     0.3010 f
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.3010 f
  tag_mem_pkt_li[45] (net)                             27.3376              0.0000     0.3010 f
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.3010 f
  core/tag_mem_pkt_i[49] (net)                         27.3376              0.0000     0.3010 f
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.3010 f
  core/be/tag_mem_pkt_i[6] (net)                       27.3376              0.0000     0.3010 f
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.3010 f
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3376              0.0000     0.3010 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.3010 f
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3376              0.0000     0.3010 f
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1024   -0.0062 &   0.2948 f
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0706    0.0896     0.3844 f
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  16.9542             0.0000     0.3844 f
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3844 f
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      16.9542              0.0000     0.3844 f
  core/be/be_mem/dcache/tag_mem/icc_place74/INP (NBUFFX2)         0.0706   -0.0093 &   0.3751 f
  core/be/be_mem/dcache/tag_mem/icc_place74/Z (NBUFFX2)           0.0310    0.0600     0.4351 f
  core/be/be_mem/dcache/tag_mem/n191 (net)      2       9.1184              0.0000     0.4351 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)   0.0310  -0.0007 &   0.4343 f d 
  data arrival time                                                                    0.4343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0342


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)   0.0495  -0.0017 @   0.4347 r d 
  data arrival time                                                                    0.4347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0345


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[109] (net)                         2      14.4685              0.0000     0.1000 r
  U3259/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3259/Q (AO222X1)                                               0.0845    0.1222     0.2224 r
  mem_resp_li[679] (net)                        1      20.8178              0.0000     0.2224 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2224 r
  uce_1__uce/mem_resp_i[109] (net)                     20.8178              0.0000     0.2224 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.0845   -0.0002 &   0.2222 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1252    0.1103 @   0.3325 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      36.3424              0.0000     0.3325 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3325 r
  data_mem_pkt_li[575] (net)                           36.3424              0.0000     0.3325 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3325 r
  core/data_mem_pkt_i[576] (net)                       36.3424              0.0000     0.3325 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3325 r
  core/be/data_mem_pkt_i[53] (net)                     36.3424              0.0000     0.3325 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3325 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              36.3424              0.0000     0.3325 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3325 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       36.3424              0.0000     0.3325 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1253   -0.0206 @   0.3119 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0360    0.0918     0.4037 r
  core/be/be_mem/dcache/n2266 (net)             1       2.9258              0.0000     0.4037 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0360    0.0000 &   0.4037 r
  data arrival time                                                                    0.4037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3948     0.3948
  clock reconvergence pessimism                                             0.0000     0.3948
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3948 r
  library hold time                                                        -0.0260     0.3688
  data required time                                                                   0.3688
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3688
  data arrival time                                                                   -0.4037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0349


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)   0.0495  -0.0011 @   0.4352 r d 
  data arrival time                                                                    0.4352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0351


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      18.3770              0.0000     0.1000 r
  U3226/IN4 (AO222X1)                                             0.0021    0.0002 @   0.1002 r
  U3226/Q (AO222X1)                                               0.0723    0.1154     0.2156 r
  mem_resp_li[650] (net)                        1      16.2782              0.0000     0.2156 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2156 r
  uce_1__uce/mem_resp_i[80] (net)                      16.2782              0.0000     0.2156 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0723   -0.0029 &   0.2127 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0796    0.0866     0.2994 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      19.8990              0.0000     0.2994 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2994 r
  data_mem_pkt_li[546] (net)                           19.8990              0.0000     0.2994 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2994 r
  core/data_mem_pkt_i[547] (net)                       19.8990              0.0000     0.2994 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2994 r
  core/be/data_mem_pkt_i[24] (net)                     19.8990              0.0000     0.2994 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2994 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              19.8990              0.0000     0.2994 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2994 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       19.8990              0.0000     0.2994 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0796   -0.0036 &   0.2957 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0350    0.0810     0.3767 r
  core/be/be_mem/dcache/n2295 (net)             1       2.5725              0.0000     0.3767 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0350    0.0000 &   0.3767 r
  data arrival time                                                                    0.3767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0263     0.3416
  data required time                                                                   0.3416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3416
  data arrival time                                                                   -0.3767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr3_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (bp_be_mem_top_02_0)               0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (net)         99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (bp_be_csr_02_0)               0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (net)     99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr3_reg/IN0 (bsg_dff_reset_width_p38_5)           0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr3_reg/IN0 (net)            99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr3_reg/U42/IN2 (AND2X1)                0.2805    0.0016 @   0.3398 f
  core/be/be_mem/csr/pmpaddr3_reg/U42/Q (AND2X1)                  0.0259    0.0889     0.4286 f
  core/be/be_mem/csr/pmpaddr3_reg/n60 (net)     1       2.3671              0.0000     0.4286 f
  core/be/be_mem/csr/pmpaddr3_reg/data_r_reg_1_/D (DFFX1)         0.0259    0.0000 &   0.4286 f
  data arrival time                                                                    0.4286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_mem/csr/pmpaddr3_reg/data_r_reg_1_/CLK (DFFX1)                 0.0000     0.3748 r
  library hold time                                                         0.0186     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.4286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0352


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)   0.0495  -0.0006 @   0.4357 r d 
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0356


  Startpoint: io_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[19] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[19] (net)                           2      17.5621              0.0000     0.1000 r
  U3160/IN5 (AO222X1)                                             0.0017    0.0004 @   0.1004 r
  U3160/Q (AO222X1)                                               0.2174    0.1430 @   0.2433 r
  mem_resp_li[589] (net)                        1      65.0646              0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (bp_uce_02_3)                                   0.0000     0.2433 r
  uce_1__uce/mem_resp_i[19] (net)                      65.0646              0.0000     0.2433 r
  uce_1__uce/U793/IN2 (AND2X1)                                    0.2174   -0.0815 @   0.1618 r
  uce_1__uce/U793/Q (AND2X1)                                      0.1052    0.1135     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (net)             2      27.3882              0.0000     0.2754 r
  uce_1__uce/tag_mem_pkt_o[6] (bp_uce_02_3)                                 0.0000     0.2754 r
  tag_mem_pkt_li[45] (net)                             27.3882              0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (bp_core_minimal_02_0)                             0.0000     0.2754 r
  core/tag_mem_pkt_i[49] (net)                         27.3882              0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (bp_be_top_02_0)                                 0.0000     0.2754 r
  core/be/tag_mem_pkt_i[6] (net)                       27.3882              0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (bp_be_mem_top_02_0)                      0.0000     0.2754 r
  core/be/be_mem/tag_mem_pkt_i[6] (net)                27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (bp_be_dcache_02_0_0)              0.0000     0.2754 r
  core/be/be_mem/dcache/tag_mem_pkt_i[6] (net)         27.3882              0.0000     0.2754 r
  core/be/be_mem/dcache/U1214/IN1 (AND2X1)                        0.1052   -0.0059 &   0.2695 r
  core/be/be_mem/dcache/U1214/Q (AND2X1)                          0.0749    0.0914     0.3609 r
  core/be/be_mem/dcache/tag_mem_data_li[3] (net)     2  17.5069             0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3609 r
  core/be/be_mem/dcache/tag_mem/data_i[127] (net)      17.5069              0.0000     0.3609 r
  core/be/be_mem/dcache/tag_mem/icc_place157/INP (NBUFFX16)       0.0749   -0.0088 &   0.3521 r
  core/be/be_mem/dcache/tag_mem/icc_place157/Z (NBUFFX16)         0.0495    0.0842 @   0.4363 r
  core/be/be_mem/dcache/tag_mem/n130 (net)      6      44.6955              0.0000     0.4363 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)   0.0495  -0.0004 @   0.4359 r d 
  data arrival time                                                                    0.4359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0358


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      15.8450              0.0000     0.1000 r
  U3398/IN5 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3398/Q (AO222X1)                                               0.1365    0.1081 @   0.2084 r
  mem_resp_li[97] (net)                         1      37.3502              0.0000     0.2084 r
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2084 r
  uce_0__uce/mem_resp_i[97] (net)                      37.3502              0.0000     0.2084 r
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1368   -0.0285 @   0.1799 r
  uce_0__uce/U196/Q (AND2X1)                                      0.2687    0.1687 @   0.3486 r
  uce_0__uce/data_mem_pkt_o[41] (net)           3      80.0803              0.0000     0.3486 r
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.3486 r
  data_mem_pkt_li[40] (net)                            80.0803              0.0000     0.3486 r
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.3486 r
  core/data_mem_pkt_i[41] (net)                        80.0803              0.0000     0.3486 r
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.3486 r
  core/fe/data_mem_pkt_i[41] (net)                     80.0803              0.0000     0.3486 r
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.3486 r
  core/fe/mem/data_mem_pkt_i[41] (net)                 80.0803              0.0000     0.3486 r
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.3486 r
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          80.0803              0.0000     0.3486 r
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.2687   -0.0412 @   0.3074 r
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0368    0.1165     0.4239 r
  core/fe/mem/icache/n533 (net)                 1       3.2513              0.0000     0.4239 r
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0368    0.0000 &   0.4239 r
  data arrival time                                                                    0.4239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                        -0.0268     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.4239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0359


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      20.6095              0.0000     0.1000 f
  U3391/IN5 (AO222X1)                                             0.0025    0.0002 @   0.1002 f
  U3391/Q (AO222X1)                                               0.2055    0.1525 @   0.2527 f
  mem_resp_li[90] (net)                         1      61.4952              0.0000     0.2527 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2527 f
  uce_0__uce/mem_resp_i[90] (net)                      61.4952              0.0000     0.2527 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.2055   -0.0582 @   0.1945 f
  uce_0__uce/U189/Q (AND2X1)                                      0.3014    0.2135 @   0.4080 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      87.8487              0.0000     0.4080 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.4080 f
  data_mem_pkt_li[33] (net)                            87.8487              0.0000     0.4080 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.4080 f
  core/data_mem_pkt_i[34] (net)                        87.8487              0.0000     0.4080 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.4080 f
  core/fe/data_mem_pkt_i[34] (net)                     87.8487              0.0000     0.4080 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.4080 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 87.8487              0.0000     0.4080 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.4080 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          87.8487              0.0000     0.4080 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.3014   -0.0342 @   0.3738 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0356    0.0964     0.4702 f
  core/fe/mem/icache/n526 (net)                 1       2.0835              0.0000     0.4702 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0356    0.0000 &   0.4702 f
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4157     0.4157
  clock reconvergence pessimism                                             0.0000     0.4157
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4157 r
  library hold time                                                         0.0186     0.4343
  data required time                                                                   0.4343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4343
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0360


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/dcsr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (bp_be_mem_top_02_0)               0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (net)         99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (bp_be_csr_02_0)               0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (net)     99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/dcsr_reg/reset_i_hfs_netlink_359 (bsg_dff_reset_width_p11_0)   0.0000   0.3382 f
  core/be/be_mem/csr/dcsr_reg/reset_i_hfs_netlink_359 (net)  99.5554        0.0000     0.3382 f
  core/be/be_mem/csr/dcsr_reg/U12/IN2 (AND2X1)                    0.2805    0.0020 @   0.3402 f
  core/be/be_mem/csr/dcsr_reg/U12/Q (AND2X1)                      0.0263    0.0892     0.4294 f
  core/be/be_mem/csr/dcsr_reg/n6 (net)          1       2.5175              0.0000     0.4294 f
  core/be/be_mem/csr/dcsr_reg/data_r_reg_2_/D (DFFX1)             0.0263    0.0000 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3749     0.3749
  clock reconvergence pessimism                                             0.0000     0.3749
  core/be/be_mem/csr/dcsr_reg/data_r_reg_2_/CLK (DFFX1)                     0.0000     0.3749 r
  library hold time                                                         0.0185     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0360


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      16.3381              0.0000     0.1000 f
  U3396/IN5 (AO222X1)                                             0.0016    0.0002 @   0.1002 f
  U3396/Q (AO222X1)                                               0.2019    0.1500 @   0.2502 f
  mem_resp_li[95] (net)                         1      60.0978              0.0000     0.2502 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2502 f
  uce_0__uce/mem_resp_i[95] (net)                      60.0978              0.0000     0.2502 f
  uce_0__uce/U194/IN2 (AND2X1)                                    0.2019   -0.0331 @   0.2171 f
  uce_0__uce/U194/Q (AND2X1)                                      0.2750    0.2033 @   0.4204 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3      80.5172              0.0000     0.4204 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.4204 f
  data_mem_pkt_li[38] (net)                            80.5172              0.0000     0.4204 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.4204 f
  core/data_mem_pkt_i[39] (net)                        80.5172              0.0000     0.4204 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.4204 f
  core/fe/data_mem_pkt_i[39] (net)                     80.5172              0.0000     0.4204 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.4204 f
  core/fe/mem/data_mem_pkt_i[39] (net)                 80.5172              0.0000     0.4204 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.4204 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)          80.5172              0.0000     0.4204 f
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.2750   -0.0463 @   0.3741 f
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0368    0.0951     0.4692 f
  core/fe/mem/icache/n531 (net)                 1       2.2788              0.0000     0.4692 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0368    0.0000 &   0.4692 f
  data arrival time                                                                    0.4692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0183     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.4692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/dcsr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (bp_be_mem_top_02_0)               0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (net)         99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (bp_be_csr_02_0)               0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (net)     99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/dcsr_reg/reset_i_hfs_netlink_359 (bsg_dff_reset_width_p11_0)   0.0000   0.3382 f
  core/be/be_mem/csr/dcsr_reg/reset_i_hfs_netlink_359 (net)  99.5554        0.0000     0.3382 f
  core/be/be_mem/csr/dcsr_reg/U13/IN2 (AND2X1)                    0.2805    0.0020 @   0.3402 f
  core/be/be_mem/csr/dcsr_reg/U13/Q (AND2X1)                      0.0265    0.0893     0.4295 f
  core/be/be_mem/csr/dcsr_reg/n4 (net)          1       2.5761              0.0000     0.4295 f
  core/be/be_mem/csr/dcsr_reg/data_r_reg_1_/D (DFFX1)             0.0265    0.0000 &   0.4295 f
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3749     0.3749
  clock reconvergence pessimism                                             0.0000     0.3749
  core/be/be_mem/csr/dcsr_reg/data_r_reg_1_/CLK (DFFX1)                     0.0000     0.3749 r
  library hold time                                                         0.0184     0.3934
  data required time                                                                   0.3934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3934
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U18/IN2 (AND2X1)                 0.2807    0.0021 @   0.3386 f
  core/be/be_mem/csr/mstatus_reg/U18/Q (AND2X1)                   0.0289    0.0905     0.4290 f
  core/be/be_mem/csr/mstatus_reg/n2 (net)       1       3.0948              0.0000     0.4290 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_0_/D (DFFX1)          0.0289    0.0000 &   0.4291 f
  data arrival time                                                                    0.4291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/mstatus_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3750 r
  library hold time                                                         0.0179     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.4291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0362


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U16/IN2 (AND2X1)                 0.2807    0.0022 @   0.3386 f
  core/be/be_mem/csr/mstatus_reg/U16/Q (AND2X1)                   0.0282    0.0906     0.4292 f
  core/be/be_mem/csr/mstatus_reg/n6 (net)       1       3.1645              0.0000     0.4292 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_2_/D (DFFX1)          0.0282    0.0000 &   0.4293 f
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/mstatus_reg/data_r_reg_2_/CLK (DFFX1)                  0.0000     0.3750 r
  library hold time                                                         0.0180     0.3930
  data required time                                                                   0.3930
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3930
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0362


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      17.9968              0.0000     0.1000 f
  U3374/IN3 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3374/Q (AO222X1)                                               0.1265    0.1413 @   0.2416 f
  mem_resp_li[77] (net)                         1      34.2801              0.0000     0.2416 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2416 f
  uce_0__uce/mem_resp_i[77] (net)                      34.2801              0.0000     0.2416 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1265   -0.0173 @   0.2243 f
  uce_0__uce/U173/Q (AND2X1)                                      0.2677    0.1906 @   0.4148 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3      78.1513              0.0000     0.4148 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4148 f
  data_mem_pkt_li[20] (net)                            78.1513              0.0000     0.4148 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4148 f
  core/data_mem_pkt_i[21] (net)                        78.1513              0.0000     0.4148 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4148 f
  core/fe/data_mem_pkt_i[21] (net)                     78.1513              0.0000     0.4148 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4148 f
  core/fe/mem/data_mem_pkt_i[21] (net)                 78.1513              0.0000     0.4148 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4148 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)          78.1513              0.0000     0.4148 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.2677   -0.0414 @   0.3735 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0374    0.0960     0.4694 f
  core/fe/mem/icache/n513 (net)                 1       2.8621              0.0000     0.4694 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0374    0.0000 &   0.4695 f
  data arrival time                                                                    0.4695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0181     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0365


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (bp_be_mem_top_02_0)               0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (net)         99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (bp_be_csr_02_0)               0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (net)     99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr2_reg/reset_i (bsg_dff_reset_width_p38_6)       0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr2_reg/reset_i (net)        99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/pmpaddr2_reg/U37/IN2 (AND2X1)                0.2805    0.0012 @   0.3393 f
  core/be/be_mem/csr/pmpaddr2_reg/U37/Q (AND2X1)                  0.0276    0.0901     0.4294 f
  core/be/be_mem/csr/pmpaddr2_reg/n55 (net)     1       2.9437              0.0000     0.4294 f
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_6_/D (DFFX1)         0.0276    0.0000 &   0.4295 f
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3746     0.3746
  clock reconvergence pessimism                                             0.0000     0.3746
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_6_/CLK (DFFX1)                 0.0000     0.3746 r
  library hold time                                                         0.0182     0.3927
  data required time                                                                   0.3927
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3927
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0367


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_cmd_ready_i (in)                                             0.0000    0.0000 @   0.1000 r
  io_cmd_ready_i (net)                          1      14.2592              0.0000     0.1000 r
  U3121/IN1 (AND3X1)                                              0.0012    0.0005 @   0.1005 r
  U3121/Q (AND3X1)                                                0.2240    0.1518 @   0.2523 r
  arb_ready_li (net)                            2      64.1549              0.0000     0.2523 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2523 r
  mem_arbiter/ready_i (net)                            64.1549              0.0000     0.2523 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2240   -0.0498 @   0.2025 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0510    0.0975     0.3001 r
  mem_arbiter/grants_o[0] (net)                 2       9.7711              0.0000     0.3001 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3001 r
  fifo_yumi_li[0] (net)                                 9.7711              0.0000     0.3001 r
  fifo_0__mem_fifo/yumi_i (bsg_one_fifo_width_p570_2)                       0.0000     0.3001 r
  fifo_0__mem_fifo/yumi_i (net)                         9.7711              0.0000     0.3001 r
  fifo_0__mem_fifo/U6/IN1 (NOR2X0)                                0.0510    0.0001 &   0.3002 r
  fifo_0__mem_fifo/U6/QN (NOR2X0)                                 0.0406    0.0344     0.3346 f
  fifo_0__mem_fifo/n2 (net)                     1       2.9472              0.0000     0.3346 f
  fifo_0__mem_fifo/U7/IN1 (OR2X1)                                 0.0406    0.0000 &   0.3346 f
  fifo_0__mem_fifo/U7/Q (OR2X1)                                   0.0252    0.0489     0.3835 f
  fifo_0__mem_fifo/n_0_net_ (net)               1       2.2798              0.0000     0.3835 f
  fifo_0__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_11)           0.0000     0.3835 f
  fifo_0__mem_fifo/dff_full/data_i[0] (net)             2.2798              0.0000     0.3835 f
  fifo_0__mem_fifo/dff_full/U3/INP (INVX0)                        0.0252    0.0000 &   0.3836 f
  fifo_0__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0325    0.0204     0.4039 r
  fifo_0__mem_fifo/dff_full/n1 (net)            1       2.6910              0.0000     0.4039 r
  fifo_0__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0325    0.0000 &   0.4039 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0543    0.0407     0.4446 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       4.3795              0.0000     0.4446 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0543   -0.0015 &   0.4431 f
  data arrival time                                                                    0.4431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3939     0.3939
  clock reconvergence pessimism                                             0.0000     0.3939
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3939 r
  library hold time                                                         0.0124     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4431
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2      17.0449              0.0000     0.1000 r
  U3228/IN4 (AO222X1)                                             0.0015    0.0004 @   0.1004 r
  U3228/Q (AO222X1)                                               0.1014    0.1317     0.2322 r
  mem_resp_li[652] (net)                        1      27.0713              0.0000     0.2322 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2322 r
  uce_1__uce/mem_resp_i[82] (net)                      27.0713              0.0000     0.2322 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1014   -0.0184 &   0.2138 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0848    0.0924     0.3062 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      21.3837              0.0000     0.3062 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3062 r
  data_mem_pkt_li[548] (net)                           21.3837              0.0000     0.3062 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3062 r
  core/data_mem_pkt_i[549] (net)                       21.3837              0.0000     0.3062 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3062 r
  core/be/data_mem_pkt_i[26] (net)                     21.3837              0.0000     0.3062 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3062 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              21.3837              0.0000     0.3062 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3062 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       21.3837              0.0000     0.3062 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0848   -0.0101 &   0.2961 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0354    0.0822     0.3783 r
  core/be/be_mem/dcache/n2293 (net)             1       2.6240              0.0000     0.3783 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0354    0.0000 &   0.3783 r
  data arrival time                                                                    0.3783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0264     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: io_resp_i[40]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[40] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[40] (net)                           2      13.7159              0.0000     0.1000 r
  U3186/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3186/Q (AO222X1)                                               0.2040    0.1388 @   0.2390 r
  mem_resp_li[610] (net)                        1      60.1824              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[40] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[40] (net)                      60.1824              0.0000     0.2390 r
  uce_1__uce/U814/IN2 (AND2X1)                                    0.2040   -0.0529 @   0.1861 r
  uce_1__uce/U814/Q (AND2X1)                                      0.1238    0.1183 @   0.3044 r
  uce_1__uce/tag_mem_pkt_o[27] (net)            2      32.5199              0.0000     0.3044 r
  uce_1__uce/tag_mem_pkt_o[27] (bp_uce_02_3)                                0.0000     0.3044 r
  tag_mem_pkt_li[66] (net)                             32.5199              0.0000     0.3044 r
  core/tag_mem_pkt_i[70] (bp_core_minimal_02_0)                             0.0000     0.3044 r
  core/tag_mem_pkt_i[70] (net)                         32.5199              0.0000     0.3044 r
  core/be/tag_mem_pkt_i[27] (bp_be_top_02_0)                                0.0000     0.3044 r
  core/be/tag_mem_pkt_i[27] (net)                      32.5199              0.0000     0.3044 r
  core/be/be_mem/tag_mem_pkt_i[27] (bp_be_mem_top_02_0)                     0.0000     0.3044 r
  core/be/be_mem/tag_mem_pkt_i[27] (net)               32.5199              0.0000     0.3044 r
  core/be/be_mem/dcache/tag_mem_pkt_i[27] (bp_be_dcache_02_0_0)             0.0000     0.3044 r
  core/be/be_mem/dcache/tag_mem_pkt_i[27] (net)        32.5199              0.0000     0.3044 r
  core/be/be_mem/dcache/U1236/IN1 (AND2X2)                        0.1240   -0.0227 @   0.2816 r
  core/be/be_mem/dcache/U1236/Q (AND2X2)                          0.0731    0.1087 @   0.3903 r
  core/be/be_mem/dcache/tag_mem_data_li[24] (net)     3  29.9968            0.0000     0.3903 r
  core/be/be_mem/dcache/tag_mem/data_i[148] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3903 r
  core/be/be_mem/dcache/tag_mem/data_i[148] (net)      29.9968              0.0000     0.3903 r
  core/be/be_mem/dcache/tag_mem/icc_place187/INP (NBUFFX2)        0.0732   -0.0094 @   0.3809 r
  core/be/be_mem/dcache/tag_mem/icc_place187/Z (NBUFFX2)          0.0247    0.0568     0.4377 r
  core/be/be_mem/dcache/tag_mem/n199 (net)      1       2.1036              0.0000     0.4377 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[24] (saed90_248x64_1P_bit)   0.0247  -0.0007 &   0.4370 r d 
  data arrival time                                                                    0.4370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0369


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[35] (net)                           2       8.9613              0.0000     0.1000 f
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3179/Q (AO222X1)                                               0.2079    0.1529 @   0.2528 f
  mem_resp_li[605] (net)                        1      62.2229              0.0000     0.2528 f
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2528 f
  uce_1__uce/mem_resp_i[35] (net)                      62.2229              0.0000     0.2528 f
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2079   -0.0785 @   0.1743 f
  uce_1__uce/U809/Q (AND2X1)                                      0.1268    0.1367 @   0.3111 f
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4216              0.0000     0.3111 f
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.3111 f
  tag_mem_pkt_li[61] (net)                             34.4216              0.0000     0.3111 f
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.3111 f
  core/tag_mem_pkt_i[65] (net)                         34.4216              0.0000     0.3111 f
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.3111 f
  core/be/tag_mem_pkt_i[22] (net)                      34.4216              0.0000     0.3111 f
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.3111 f
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4216              0.0000     0.3111 f
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.3111 f
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4216              0.0000     0.3111 f
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1268   -0.0251 @   0.2859 f
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0752    0.1115 @   0.3974 f
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  34.7831            0.0000     0.3974 f
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3974 f
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      34.7831              0.0000     0.3974 f
  core/be/be_mem/dcache/tag_mem/icc_place184/INP (NBUFFX2)        0.0753   -0.0141 @   0.3834 f
  core/be/be_mem/dcache/tag_mem/icc_place184/Z (NBUFFX2)          0.0228    0.0539     0.4373 f
  core/be/be_mem/dcache/tag_mem/n184 (net)      1       2.4732              0.0000     0.4373 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[19] (saed90_248x64_1P_bit)   0.0228   0.0000 &   0.4373 f d 
  data arrival time                                                                    0.4373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[24] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[24] (net)                           2      14.9710              0.0000     0.1000 r
  U3167/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3167/Q (AO222X1)                                               0.2090    0.1387 @   0.2389 r
  mem_resp_li[594] (net)                        1      62.0082              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                                   0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (net)                      62.0082              0.0000     0.2389 r
  uce_1__uce/U798/IN2 (AND2X1)                                    0.2090   -0.0558 @   0.1831 r
  uce_1__uce/U798/Q (AND2X1)                                      0.1076    0.1138     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2      28.2512              0.0000     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                                0.0000     0.2968 r
  tag_mem_pkt_li[50] (net)                             28.2512              0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                             0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (net)                         28.2512              0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                                0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (net)                      28.2512              0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)                     0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)               28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)             0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)        28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/U1219/IN1 (AND2X2)                        0.1076   -0.0104 &   0.2864 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                          0.0654    0.1006     0.3871 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     3  24.6040             0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (net)      24.6040              0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/icc_place51/INP (NBUFFX2)         0.0654   -0.0047 &   0.3824 r
  core/be/be_mem/dcache/tag_mem/icc_place51/Z (NBUFFX2)           0.0235    0.0549     0.4373 r
  core/be/be_mem/dcache/tag_mem/n175 (net)      1       1.6580              0.0000     0.4373 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[8] (saed90_248x64_1P_bit)   0.0235   0.0000 &   0.4373 r d 
  data arrival time                                                                    0.4373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/wbuf/num_els_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (bp_core_minimal_02_0)                        0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (net)                   237.4232              0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (bp_be_top_02_0)                          0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (net)               237.4232              0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (bp_be_mem_top_02_0)               0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (net)        237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (bp_be_dcache_02_0_0)       0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (net) 237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/wbuf/reset_i_hfs_netlink_326 (bp_be_dcache_wbuf_data_width_p64_paddr_width_p40_ways_p8_sets_p64_0)   0.0000   0.3282 r
  core/be/be_mem/dcache/wbuf/reset_i_hfs_netlink_326 (net) 237.4232         0.0000     0.3282 r
  core/be/be_mem/dcache/wbuf/U172/IN1 (NOR2X0)                    0.3936    0.0383 @   0.3665 r
  core/be/be_mem/dcache/wbuf/U172/QN (NOR2X0)                     0.0447    0.0642     0.4308 f
  core/be/be_mem/dcache/wbuf/n408 (net)         1       2.5698              0.0000     0.4308 f
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/D (DFFX1)           0.0447    0.0000 &   0.4308 f
  data arrival time                                                                    0.4308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3811     0.3811
  clock reconvergence pessimism                                             0.0000     0.3811
  core/be/be_mem/dcache/wbuf/num_els_r_reg_0_/CLK (DFFX1)                   0.0000     0.3811 r
  library hold time                                                         0.0125     0.3936
  data required time                                                                   0.3936
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3936
  data arrival time                                                                   -0.4308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      16.9139              0.0000     0.1000 f
  U3376/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3376/Q (AO222X1)                                               0.1370    0.1190 @   0.2193 f
  mem_resp_li[79] (net)                         1      37.9872              0.0000     0.2193 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2193 f
  uce_0__uce/mem_resp_i[79] (net)                      37.9872              0.0000     0.2193 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1370   -0.0259 @   0.1934 f
  uce_0__uce/U177/Q (AND2X1)                                      0.2732    0.1934 @   0.3868 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3      79.4758              0.0000     0.3868 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.3868 f
  data_mem_pkt_li[22] (net)                            79.4758              0.0000     0.3868 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.3868 f
  core/data_mem_pkt_i[23] (net)                        79.4758              0.0000     0.3868 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.3868 f
  core/fe/data_mem_pkt_i[23] (net)                     79.4758              0.0000     0.3868 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.3868 f
  core/fe/mem/data_mem_pkt_i[23] (net)                 79.4758              0.0000     0.3868 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.3868 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)          79.4758              0.0000     0.3868 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.2732   -0.0180 @   0.3688 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0370    0.0958     0.4646 f
  core/fe/mem/icache/n515 (net)                 1       2.6415              0.0000     0.4646 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0370    0.0000 &   0.4646 f
  data arrival time                                                                    0.4646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4075 r
  library hold time                                                         0.0196     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.4646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      19.8222              0.0000     0.1000 f
  U3406/IN5 (AO222X1)                                             0.0022    0.0006 @   0.1006 f
  U3406/Q (AO222X1)                                               0.1995    0.1492 @   0.2499 f
  mem_resp_li[103] (net)                        1      59.3674              0.0000     0.2499 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2499 f
  uce_0__uce/mem_resp_i[103] (net)                     59.3674              0.0000     0.2499 f
  uce_0__uce/U203/IN2 (AND2X1)                                    0.1995   -0.0579 @   0.1920 f
  uce_0__uce/U203/Q (AND2X1)                                      0.2786    0.2037 @   0.3957 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3      81.3467              0.0000     0.3957 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.3957 f
  data_mem_pkt_li[46] (net)                            81.3467              0.0000     0.3957 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.3957 f
  core/data_mem_pkt_i[47] (net)                        81.3467              0.0000     0.3957 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.3957 f
  core/fe/data_mem_pkt_i[47] (net)                     81.3467              0.0000     0.3957 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.3957 f
  core/fe/mem/data_mem_pkt_i[47] (net)                 81.3467              0.0000     0.3957 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.3957 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)          81.3467              0.0000     0.3957 f
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.2786   -0.0194 @   0.3763 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0350    0.0954     0.4717 f
  core/fe/mem/icache/n539 (net)                 1       2.2930              0.0000     0.4717 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0350    0.0000 &   0.4717 f
  data arrival time                                                                    0.4717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                             0.0000     0.4154
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.4154 r
  library hold time                                                         0.0187     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.4717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0376


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[33] (net)                           2      12.6320              0.0000     0.1000 f
  U3177/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3177/Q (AO222X1)                                               0.1924    0.1487 @   0.2490 f
  mem_resp_li[603] (net)                        1      56.8032              0.0000     0.2490 f
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                                   0.0000     0.2490 f
  uce_1__uce/mem_resp_i[33] (net)                      56.8032              0.0000     0.2490 f
  uce_1__uce/U807/IN2 (AND2X1)                                    0.1924   -0.0683 @   0.1806 f
  uce_1__uce/U807/Q (AND2X1)                                      0.1159    0.1290 @   0.3097 f
  uce_1__uce/tag_mem_pkt_o[20] (net)            2      30.8300              0.0000     0.3097 f
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                                0.0000     0.3097 f
  tag_mem_pkt_li[59] (net)                             30.8300              0.0000     0.3097 f
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                             0.0000     0.3097 f
  core/tag_mem_pkt_i[63] (net)                         30.8300              0.0000     0.3097 f
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                                0.0000     0.3097 f
  core/be/tag_mem_pkt_i[20] (net)                      30.8300              0.0000     0.3097 f
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)                     0.0000     0.3097 f
  core/be/be_mem/tag_mem_pkt_i[20] (net)               30.8300              0.0000     0.3097 f
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)             0.0000     0.3097 f
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)        30.8300              0.0000     0.3097 f
  core/be/be_mem/dcache/U1229/IN1 (AND2X2)                        0.1159   -0.0159 @   0.2937 f
  core/be/be_mem/dcache/U1229/Q (AND2X2)                          0.0624    0.1012 @   0.3949 f
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     3  25.4873            0.0000     0.3949 f
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3949 f
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)      25.4873              0.0000     0.3949 f
  core/be/be_mem/dcache/tag_mem/icc_place42/INP (NBUFFX2)         0.0624   -0.0067 @   0.3882 f
  core/be/be_mem/dcache/tag_mem/icc_place42/Z (NBUFFX2)           0.0219    0.0520     0.4401 f
  core/be/be_mem/dcache/tag_mem/n197 (net)      1       2.5600              0.0000     0.4401 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[17] (saed90_248x64_1P_bit)   0.0219  -0.0023 &   0.4378 f d 
  data arrival time                                                                    0.4378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0377


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place79/INP (NBUFFX8)         0.0942   -0.0171 @   0.3558 r
  core/be/be_mem/dcache/tag_mem/icc_place79/Z (NBUFFX8)           0.0433    0.0896 @   0.4454 r
  core/be/be_mem/dcache/tag_mem/n223 (net)      3      21.6235              0.0000     0.4454 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[56] (saed90_248x64_1P_bit)   0.0312  -0.0075 @   0.4378 r d 
  data arrival time                                                                    0.4378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0377


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  uce_1__uce/reset_i_hfs_netlink_1 (bp_uce_02_3)                            0.0000     0.3282 r
  uce_1__uce/reset_i_hfs_netlink_1 (net)              237.4232              0.0000     0.3282 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_5 (bsg_counter_set_down_width_p6_3)   0.0000   0.3282 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_5 (net) 237.4232             0.0000     0.3282 r
  uce_1__uce/index_counter/U25/IN1 (NOR2X0)                       0.3936    0.0421 @   0.3703 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                        0.0435    0.0625     0.4327 f
  uce_1__uce/index_counter/n27 (net)            1       2.3359              0.0000     0.4327 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)                 0.0435    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3822     0.3822
  clock reconvergence pessimism                                             0.0000     0.3822
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                         0.0000     0.3822 r
  library hold time                                                         0.0128     0.3949
  data required time                                                                   0.3949
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3949
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0378


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place79/INP (NBUFFX8)         0.0942   -0.0171 @   0.3558 r
  core/be/be_mem/dcache/tag_mem/icc_place79/Z (NBUFFX8)           0.0433    0.0896 @   0.4454 r
  core/be/be_mem/dcache/tag_mem/n223 (net)      3      21.6235              0.0000     0.4454 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[87] (saed90_248x64_1P_bit)   0.0312  -0.0074 @   0.4379 r d 
  data arrival time                                                                    0.4379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0378


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[25] (net)                           2      15.2008              0.0000     0.1000 f
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3168/Q (AO222X1)                                               0.1927    0.1486 @   0.2491 f
  mem_resp_li[595] (net)                        1      56.8103              0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (net)                      56.8103              0.0000     0.2491 f
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1927   -0.0566 @   0.1925 f
  uce_1__uce/U799/Q (AND2X1)                                      0.1234    0.1333 @   0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.3772              0.0000     0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.3258 f
  tag_mem_pkt_li[51] (net)                             33.3772              0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (net)                         33.3772              0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (net)                      33.3772              0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1234   -0.0304 @   0.2954 f
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0817    0.0988     0.3942 f
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.5457             0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.5457              0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/icc_place56/INP (NBUFFX2)         0.0817   -0.0108 &   0.3834 f
  core/be/be_mem/dcache/tag_mem/icc_place56/Z (NBUFFX2)           0.0230    0.0547     0.4381 f
  core/be/be_mem/dcache/tag_mem/n174 (net)      1       2.2991              0.0000     0.4381 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[9] (saed90_248x64_1P_bit)   0.0230   0.0000 &   0.4381 f d 
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place79/INP (NBUFFX8)         0.0942   -0.0171 @   0.3558 r
  core/be/be_mem/dcache/tag_mem/icc_place79/Z (NBUFFX8)           0.0433    0.0896 @   0.4454 r
  core/be/be_mem/dcache/tag_mem/n223 (net)      3      21.6235              0.0000     0.4454 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[118] (saed90_248x64_1P_bit)   0.0312  -0.0073 @   0.4381 r d 
  data arrival time                                                                    0.4381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      18.1173              0.0000     0.1000 f
  U3377/IN5 (AO222X1)                                             0.0021    0.0002 @   0.1002 f
  U3377/Q (AO222X1)                                               0.1916    0.1454 @   0.2456 f
  mem_resp_li[80] (net)                         1      56.6661              0.0000     0.2456 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2456 f
  uce_0__uce/mem_resp_i[80] (net)                      56.6661              0.0000     0.2456 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1916   -0.0376 @   0.2081 f
  uce_0__uce/U178/Q (AND2X1)                                      0.2798    0.2038 @   0.4118 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3      81.7519              0.0000     0.4118 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.4118 f
  data_mem_pkt_li[23] (net)                            81.7519              0.0000     0.4118 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.4118 f
  core/data_mem_pkt_i[24] (net)                        81.7519              0.0000     0.4118 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.4118 f
  core/fe/data_mem_pkt_i[24] (net)                     81.7519              0.0000     0.4118 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.4118 f
  core/fe/mem/data_mem_pkt_i[24] (net)                 81.7519              0.0000     0.4118 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.4118 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          81.7519              0.0000     0.4118 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.2798   -0.0354 @   0.3764 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0366    0.0960     0.4724 f
  core/fe/mem/icache/n516 (net)                 1       2.5251              0.0000     0.4724 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0366    0.0000 &   0.4725 f
  data arrival time                                                                    0.4725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4161 r
  library hold time                                                         0.0183     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0380


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[17] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[17] (net)                           2      22.4786              0.0000     0.1000 r
  U3158/IN5 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3158/Q (AO222X1)                                               0.2043    0.1376 @   0.2380 r
  mem_resp_li[587] (net)                        1      60.6358              0.0000     0.2380 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                                   0.0000     0.2380 r
  uce_1__uce/mem_resp_i[17] (net)                      60.6358              0.0000     0.2380 r
  uce_1__uce/U791/IN2 (AND2X1)                                    0.2043   -0.0471 @   0.1909 r
  uce_1__uce/U791/Q (AND2X1)                                      0.1011    0.1103     0.3012 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2      26.0158              0.0000     0.3012 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                                 0.0000     0.3012 r
  tag_mem_pkt_li[43] (net)                             26.0158              0.0000     0.3012 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                             0.0000     0.3012 r
  core/tag_mem_pkt_i[47] (net)                         26.0158              0.0000     0.3012 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                                 0.0000     0.3012 r
  core/be/tag_mem_pkt_i[4] (net)                       26.0158              0.0000     0.3012 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)                      0.0000     0.3012 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                26.0158              0.0000     0.3012 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)              0.0000     0.3012 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)         26.0158              0.0000     0.3012 r
  core/be/be_mem/dcache/U1212/IN1 (AND2X1)                        0.1011   -0.0124 &   0.2888 r
  core/be/be_mem/dcache/U1212/Q (AND2X1)                          0.0966    0.1019     0.3907 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     3  25.4514             0.0000     0.3907 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3907 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)      25.4514              0.0000     0.3907 r
  core/be/be_mem/dcache/tag_mem/icc_place47/INP (NBUFFX2)         0.0966   -0.0124 &   0.3782 r
  core/be/be_mem/dcache/tag_mem/icc_place47/Z (NBUFFX2)           0.0263    0.0613     0.4395 r
  core/be/be_mem/dcache/tag_mem/n187 (net)      1       1.9797              0.0000     0.4395 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)   0.0263  -0.0009 &   0.4386 r d 
  data arrival time                                                                    0.4386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0385


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/dpc_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (bp_be_mem_top_02_0)               0.0000     0.3382 f
  core/be/be_mem/reset_i_hfs_netlink_309 (net)         99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (bp_be_csr_02_0)               0.0000     0.3382 f
  core/be/be_mem/csr/reset_i_hfs_netlink_338 (net)     99.5554              0.0000     0.3382 f
  core/be/be_mem/csr/dpc_reg/reset_i_hfs_netlink_393 (bsg_dff_reset_width_p41_6)   0.0000   0.3382 f
  core/be/be_mem/csr/dpc_reg/reset_i_hfs_netlink_393 (net)  99.5554         0.0000     0.3382 f
  core/be/be_mem/csr/dpc_reg/U41/IN2 (AND2X1)                     0.2805    0.0016 @   0.3397 f
  core/be/be_mem/csr/dpc_reg/U41/Q (AND2X1)                       0.0299    0.0913     0.4310 f
  core/be/be_mem/csr/dpc_reg/n61 (net)          1       3.4601              0.0000     0.4310 f
  core/be/be_mem/csr/dpc_reg/data_r_reg_5_/D (DFFX1)              0.0299   -0.0015 &   0.4295 f
  data arrival time                                                                    0.4295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3732     0.3732
  clock reconvergence pessimism                                             0.0000     0.3732
  core/be/be_mem/csr/dpc_reg/data_r_reg_5_/CLK (DFFX1)                      0.0000     0.3732 r
  library hold time                                                         0.0177     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0387


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place81/INP (NBUFFX16)        0.0942   -0.0166 @   0.3563 r
  core/be/be_mem/dcache/tag_mem/icc_place81/Z (NBUFFX16)          0.0450    0.0875 @   0.4438 r
  core/be/be_mem/dcache/tag_mem/n145 (net)      4      34.1304              0.0000     0.4438 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[149] (saed90_248x64_1P_bit)   0.0327  -0.0049 @   0.4390 r d 
  data arrival time                                                                    0.4390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  icc_place1857/INP (NBUFFX2)                                     0.1247    0.0166 @   0.1166 f
  icc_place1857/Z (NBUFFX2)                                       0.3660    0.2161 @   0.3327 f
  n2493 (net)                                  39     227.5377              0.0000     0.3327 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.3327 f
  clint/reset_i (net)                                 227.5377              0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (bp_clint_slice_02_0)            0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (net)      227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 227.5377           0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/IN3 (NOR3X0)       0.3660    0.0012 @   0.3339 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)        0.0750    0.0463     0.3801 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1   2.4390       0.0000     0.3801 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3801 r
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)         2.4390              0.0000     0.3801 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.3801 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)   2.4390           0.0000     0.3801 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)   0.0750   0.0000 &   0.3802 r
  data arrival time                                                                    0.3802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                             0.0000     0.3776
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.3776 r
  library hold time                                                        -0.0363     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U15/IN2 (AND2X1)                 0.2807    0.0048 @   0.3413 f
  core/be/be_mem/csr/mstatus_reg/U15/Q (AND2X1)                   0.0254    0.0886     0.4298 f
  core/be/be_mem/csr/mstatus_reg/n8 (net)       1       2.2272              0.0000     0.4298 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_3_/D (DFFX1)          0.0254    0.0000 &   0.4298 f
  data arrival time                                                                    0.4298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/mstatus_reg/data_r_reg_3_/CLK (DFFX1)                  0.0000     0.3750 r
  library hold time                                                         0.0159     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/medeleg_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (bsg_dff_reset_width_p13_0)        0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/medeleg_reg/U15/IN2 (AND2X1)                 0.2807    0.0049 @   0.3413 f
  core/be/be_mem/csr/medeleg_reg/U15/Q (AND2X1)                   0.0256    0.0886     0.4299 f
  core/be/be_mem/csr/medeleg_reg/n4 (net)       1       2.2256              0.0000     0.4299 f
  core/be/be_mem/csr/medeleg_reg/data_r_reg_1_/D (DFFX1)          0.0256    0.0000 &   0.4299 f
  data arrival time                                                                    0.4299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/medeleg_reg/data_r_reg_1_/CLK (DFFX1)                  0.0000     0.3750 r
  library hold time                                                         0.0159     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0390


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2      18.1115              0.0000     0.1000 r
  U3236/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3236/Q (AO222X1)                                               0.0973    0.1297     0.2299 r
  mem_resp_li[658] (net)                        1      25.6120              0.0000     0.2299 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2299 r
  uce_1__uce/mem_resp_i[88] (net)                      25.6120              0.0000     0.2299 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.0973   -0.0142 &   0.2157 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0821    0.0906     0.3063 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.4772              0.0000     0.3063 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3063 r
  data_mem_pkt_li[554] (net)                           20.4772              0.0000     0.3063 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3063 r
  core/data_mem_pkt_i[555] (net)                       20.4772              0.0000     0.3063 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3063 r
  core/be/data_mem_pkt_i[32] (net)                     20.4772              0.0000     0.3063 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3063 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.4772              0.0000     0.3063 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3063 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.4772              0.0000     0.3063 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0821   -0.0080 &   0.2983 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0368    0.0826     0.3809 r
  core/be/be_mem/dcache/n2287 (net)             1       3.1298              0.0000     0.3809 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0368   -0.0005 &   0.3803 r
  data arrival time                                                                    0.3803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0268     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0391


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[22] (net)                           2      14.2037              0.0000     0.1000 f
  U3163/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3163/Q (AO222X1)                                               0.2158    0.1600 @   0.2602 f
  mem_resp_li[592] (net)                        1      64.7809              0.0000     0.2602 f
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2602 f
  uce_1__uce/mem_resp_i[22] (net)                      64.7809              0.0000     0.2602 f
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2158   -0.0877 @   0.1725 f
  uce_1__uce/U796/Q (AND2X1)                                      0.1010    0.1264 @   0.2989 f
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2132              0.0000     0.2989 f
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2989 f
  tag_mem_pkt_li[48] (net)                             27.2132              0.0000     0.2989 f
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2989 f
  core/tag_mem_pkt_i[52] (net)                         27.2132              0.0000     0.2989 f
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2989 f
  core/be/tag_mem_pkt_i[9] (net)                       27.2132              0.0000     0.2989 f
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2989 f
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2132              0.0000     0.2989 f
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2989 f
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2132              0.0000     0.2989 f
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1010   -0.0109 @   0.2880 f
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0647    0.1004 @   0.3884 f
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  27.9259             0.0000     0.3884 f
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3884 f
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      27.9259              0.0000     0.3884 f
  core/be/be_mem/dcache/tag_mem/icc_place20/INP (NBUFFX2)         0.0648   -0.0007 @   0.3877 f
  core/be/be_mem/dcache/tag_mem/icc_place20/Z (NBUFFX2)           0.0211    0.0517     0.4394 f
  core/be/be_mem/dcache/tag_mem/n203 (net)      1       1.8226              0.0000     0.4394 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[6] (saed90_248x64_1P_bit)   0.0211   0.0000 &   0.4394 f d 
  data arrival time                                                                    0.4394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0393


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[89] (net)                          2      18.5550              0.0000     0.1000 r
  U3237/IN4 (AO222X1)                                             0.0018    0.0004 @   0.1004 r
  U3237/Q (AO222X1)                                               0.0955    0.1285     0.2288 r
  mem_resp_li[659] (net)                        1      24.8297              0.0000     0.2288 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2288 r
  uce_1__uce/mem_resp_i[89] (net)                      24.8297              0.0000     0.2288 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.0955   -0.0133 &   0.2156 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0930    0.0960     0.3116 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      24.4517              0.0000     0.3116 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3116 r
  data_mem_pkt_li[555] (net)                           24.4517              0.0000     0.3116 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3116 r
  core/data_mem_pkt_i[556] (net)                       24.4517              0.0000     0.3116 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3116 r
  core/be/data_mem_pkt_i[33] (net)                     24.4517              0.0000     0.3116 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3116 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              24.4517              0.0000     0.3116 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3116 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       24.4517              0.0000     0.3116 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0930   -0.0154 &   0.2962 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0367    0.0846     0.3808 r
  core/be/be_mem/dcache/n2286 (net)             1       2.9290              0.0000     0.3808 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0367    0.0000 &   0.3809 r
  data arrival time                                                                    0.3809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3680     0.3680
  clock reconvergence pessimism                                             0.0000     0.3680
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.3680 r
  library hold time                                                        -0.0268     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0396


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2      21.1910              0.0000     0.1000 r
  U3217/IN4 (AO222X1)                                             0.0021    0.0005 @   0.1005 r
  U3217/Q (AO222X1)                                               0.1220    0.1386 @   0.2391 r
  mem_resp_li[642] (net)                        1      32.5560              0.0000     0.2391 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2391 r
  uce_1__uce/mem_resp_i[72] (net)                      32.5560              0.0000     0.2391 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1222   -0.0193 @   0.2198 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0698    0.0870     0.3068 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.7080              0.0000     0.3068 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3068 r
  data_mem_pkt_li[538] (net)                           15.7080              0.0000     0.3068 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3068 r
  core/data_mem_pkt_i[539] (net)                       15.7080              0.0000     0.3068 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3068 r
  core/be/data_mem_pkt_i[16] (net)                     15.7080              0.0000     0.3068 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3068 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.7080              0.0000     0.3068 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3068 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.7080              0.0000     0.3068 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0698   -0.0057 &   0.3011 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0350    0.0791     0.3803 r
  core/be/be_mem/dcache/n2303 (net)             1       2.7468              0.0000     0.3803 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0350    0.0000 &   0.3803 r
  data arrival time                                                                    0.3803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3670     0.3670
  clock reconvergence pessimism                                             0.0000     0.3670
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.3670 r
  library hold time                                                        -0.0263     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0396


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place81/INP (NBUFFX16)        0.0942   -0.0166 @   0.3563 r
  core/be/be_mem/dcache/tag_mem/icc_place81/Z (NBUFFX16)          0.0450    0.0875 @   0.4438 r
  core/be/be_mem/dcache/tag_mem/n145 (net)      4      34.1304              0.0000     0.4438 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[180] (saed90_248x64_1P_bit)   0.0327  -0.0039 @   0.4399 r d 
  data arrival time                                                                    0.4399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0398


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2       9.7762              0.0000     0.1000 f
  U3411/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3411/Q (AO222X1)                                               0.1963    0.1475 @   0.2475 f
  mem_resp_li[108] (net)                        1      58.3184              0.0000     0.2475 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                                  0.0000     0.2475 f
  uce_0__uce/mem_resp_i[108] (net)                     58.3184              0.0000     0.2475 f
  uce_0__uce/U208/IN2 (AND2X1)                                    0.1963   -0.0458 @   0.2017 f
  uce_0__uce/U208/Q (AND2X1)                                      0.2629    0.2037 @   0.4054 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3      77.7511              0.0000     0.4054 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                               0.0000     0.4054 f
  data_mem_pkt_li[51] (net)                            77.7511              0.0000     0.4054 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                            0.0000     0.4054 f
  core/data_mem_pkt_i[52] (net)                        77.7511              0.0000     0.4054 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                               0.0000     0.4054 f
  core/fe/data_mem_pkt_i[52] (net)                     77.7511              0.0000     0.4054 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                           0.0000     0.4054 f
  core/fe/mem/data_mem_pkt_i[52] (net)                 77.7511              0.0000     0.4054 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)                 0.0000     0.4054 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)          77.7511              0.0000     0.4054 f
  core/fe/mem/icache/U1509/IN1 (MUX21X1)                          0.2629   -0.0274 @   0.3781 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                            0.0358    0.0950     0.4731 f
  core/fe/mem/icache/n544 (net)                 1       2.5968              0.0000     0.4731 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)       0.0358    0.0000 &   0.4731 f
  data arrival time                                                                    0.4731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)               0.0000     0.4146 r
  library hold time                                                         0.0185     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.4731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0400


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place81/INP (NBUFFX16)        0.0942   -0.0166 @   0.3563 r
  core/be/be_mem/dcache/tag_mem/icc_place81/Z (NBUFFX16)          0.0450    0.0875 @   0.4438 r
  core/be/be_mem/dcache/tag_mem/n145 (net)      4      34.1304              0.0000     0.4438 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[211] (saed90_248x64_1P_bit)   0.0327  -0.0036 @   0.4403 r d 
  data arrival time                                                                    0.4403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0402


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      24.0516              0.0000     0.1000 f
  U3387/IN5 (AO222X1)                                             0.0032    0.0003 @   0.1003 f
  U3387/Q (AO222X1)                                               0.1749    0.1387 @   0.2389 f
  mem_resp_li[86] (net)                         1      50.5961              0.0000     0.2389 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2389 f
  uce_0__uce/mem_resp_i[86] (net)                      50.5961              0.0000     0.2389 f
  uce_0__uce/U184/IN2 (AND2X1)                                    0.1749   -0.0374 @   0.2015 f
  uce_0__uce/U184/Q (AND2X1)                                      0.2828    0.2029 @   0.4045 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3      82.6322              0.0000     0.4045 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.4045 f
  data_mem_pkt_li[29] (net)                            82.6322              0.0000     0.4045 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.4045 f
  core/data_mem_pkt_i[30] (net)                        82.6322              0.0000     0.4045 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.4045 f
  core/fe/data_mem_pkt_i[30] (net)                     82.6322              0.0000     0.4045 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.4045 f
  core/fe/mem/data_mem_pkt_i[30] (net)                 82.6322              0.0000     0.4045 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.4045 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)          82.6322              0.0000     0.4045 f
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.2828   -0.0278 @   0.3767 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0376    0.0971     0.4738 f
  core/fe/mem/icache/n522 (net)                 1       2.9039              0.0000     0.4738 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0376   -0.0008 &   0.4730 f
  data arrival time                                                                    0.4730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0181     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.4730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0402


  Startpoint: io_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[41] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[41] (net)                           2      11.0828              0.0000     0.1000 r
  U3187/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3187/Q (AO222X1)                                               0.1898    0.1300 @   0.2300 r
  mem_resp_li[611] (net)                        1      55.3962              0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (bp_uce_02_3)                                   0.0000     0.2300 r
  uce_1__uce/mem_resp_i[41] (net)                      55.3962              0.0000     0.2300 r
  uce_1__uce/U815/IN2 (AND2X1)                                    0.1898   -0.0530 @   0.1769 r
  uce_1__uce/U815/Q (AND2X1)                                      0.1157    0.1162 @   0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (net)            2      31.7756              0.0000     0.2931 r
  uce_1__uce/tag_mem_pkt_o[28] (bp_uce_02_3)                                0.0000     0.2931 r
  tag_mem_pkt_li[67] (net)                             31.7756              0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (bp_core_minimal_02_0)                             0.0000     0.2931 r
  core/tag_mem_pkt_i[71] (net)                         31.7756              0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (bp_be_top_02_0)                                0.0000     0.2931 r
  core/be/tag_mem_pkt_i[28] (net)                      31.7756              0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (bp_be_mem_top_02_0)                     0.0000     0.2931 r
  core/be/be_mem/tag_mem_pkt_i[28] (net)               31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (bp_be_dcache_02_0_0)             0.0000     0.2931 r
  core/be/be_mem/dcache/tag_mem_pkt_i[28] (net)        31.7756              0.0000     0.2931 r
  core/be/be_mem/dcache/U1237/IN1 (AND2X2)                        0.1158   -0.0336 @   0.2595 r
  core/be/be_mem/dcache/U1237/Q (AND2X2)                          0.0937    0.1134 @   0.3729 r
  core/be/be_mem/dcache/tag_mem_data_li[25] (net)     3  41.1804            0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3729 r
  core/be/be_mem/dcache/tag_mem/data_i[149] (net)      41.1804              0.0000     0.3729 r
  core/be/be_mem/dcache/tag_mem/icc_place81/INP (NBUFFX16)        0.0942   -0.0166 @   0.3563 r
  core/be/be_mem/dcache/tag_mem/icc_place81/Z (NBUFFX16)          0.0450    0.0875 @   0.4438 r
  core/be/be_mem/dcache/tag_mem/n145 (net)      4      34.1304              0.0000     0.4438 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[242] (saed90_248x64_1P_bit)   0.0327  -0.0034 @   0.4404 r d 
  data arrival time                                                                    0.4404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0403


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U13/IN2 (AND2X1)                 0.2807    0.0049 @   0.3413 f
  core/be/be_mem/csr/mstatus_reg/U13/Q (AND2X1)                   0.0268    0.0896     0.4309 f
  core/be/be_mem/csr/mstatus_reg/n12 (net)      1       2.6984              0.0000     0.4309 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_5_/D (DFFX1)          0.0268    0.0000 &   0.4309 f
  data arrival time                                                                    0.4309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                             0.0000     0.3750
  core/be/be_mem/csr/mstatus_reg/data_r_reg_5_/CLK (DFFX1)                  0.0000     0.3750 r
  library hold time                                                         0.0156     0.3906
  data required time                                                                   0.3906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3906
  data arrival time                                                                   -0.4309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0404


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (bp_core_minimal_02_0)                        0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (net)                   237.4232              0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (bp_be_top_02_0)                          0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (net)               237.4232              0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (bp_be_mem_top_02_0)               0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (net)        237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (bp_be_dcache_02_0_0)       0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (net) 237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.3282 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net) 237.4232            0.0000     0.3282 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.3282 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net) 237.4232    0.0000     0.3282 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.3936   0.0431 @   0.3713 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0489   0.0616     0.4329 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.2222   0.0000     0.4329 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0489   0.0000 &   0.4329 f
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3808     0.3808
  clock reconvergence pessimism                                             0.0000     0.3808
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3808 r
  library hold time                                                         0.0114     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0407


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[18] (net)                           2      13.2629              0.0000     0.1000 f
  U3159/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3159/Q (AO222X1)                                               0.2056    0.1530 @   0.2532 f
  mem_resp_li[588] (net)                        1      61.8164              0.0000     0.2532 f
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2532 f
  uce_1__uce/mem_resp_i[18] (net)                      61.8164              0.0000     0.2532 f
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2056   -0.0696 @   0.1836 f
  uce_1__uce/U792/Q (AND2X1)                                      0.1123    0.1312 @   0.3148 f
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.0060              0.0000     0.3148 f
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.3148 f
  tag_mem_pkt_li[44] (net)                             31.0060              0.0000     0.3148 f
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.3148 f
  core/tag_mem_pkt_i[48] (net)                         31.0060              0.0000     0.3148 f
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.3148 f
  core/be/tag_mem_pkt_i[5] (net)                       31.0060              0.0000     0.3148 f
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.3148 f
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.0060              0.0000     0.3148 f
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.3148 f
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.0060              0.0000     0.3148 f
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1123   -0.0272 @   0.2876 f
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0683    0.1046 @   0.3922 f
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.0818             0.0000     0.3922 f
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3922 f
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.0818              0.0000     0.3922 f
  core/be/be_mem/dcache/tag_mem/icc_place28/INP (NBUFFX2)         0.0683   -0.0042 @   0.3880 f
  core/be/be_mem/dcache/tag_mem/icc_place28/Z (NBUFFX2)           0.0222    0.0528     0.4409 f
  core/be/be_mem/dcache/tag_mem/n195 (net)      1       2.4116              0.0000     0.4409 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)   0.0222   0.0000 &   0.4409 f d 
  data arrival time                                                                    0.4409

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0408


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      25.4895              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0036    0.0005 @   0.1005 f
  U3354/Q (AO222X1)                                               0.2034    0.1826 @   0.2831 f
  mem_resp_li[60] (net)                         1      60.7405              0.0000     0.2831 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2831 f
  uce_0__uce/mem_resp_i[60] (net)                      60.7405              0.0000     0.2831 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.2034   -0.0435 @   0.2397 f
  uce_0__uce/U155/Q (AND2X1)                                      0.2482    0.1924 @   0.4320 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      72.7421              0.0000     0.4320 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4320 f
  data_mem_pkt_li[3] (net)                             72.7421              0.0000     0.4320 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4320 f
  core/data_mem_pkt_i[4] (net)                         72.7421              0.0000     0.4320 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4320 f
  core/fe/data_mem_pkt_i[4] (net)                      72.7421              0.0000     0.4320 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4320 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  72.7421              0.0000     0.4320 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4320 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           72.7421              0.0000     0.4320 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.2482   -0.0517 @   0.3803 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0370    0.0938     0.4741 f
  core/fe/mem/icache/n496 (net)                 1       2.6536              0.0000     0.4741 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0370    0.0000 &   0.4742 f
  data arrival time                                                                    0.4742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.4150 r
  library hold time                                                         0.0182     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      17.9019              0.0000     0.1000 f
  U3404/IN5 (AO222X1)                                             0.0017    0.0001 @   0.1001 f
  U3404/Q (AO222X1)                                               0.1941    0.1466 @   0.2467 f
  mem_resp_li[101] (net)                        1      57.5317              0.0000     0.2467 f
  uce_0__uce/mem_resp_i[101] (bp_uce_02_2)                                  0.0000     0.2467 f
  uce_0__uce/mem_resp_i[101] (net)                     57.5317              0.0000     0.2467 f
  uce_0__uce/U200/IN2 (AND2X1)                                    0.1941   -0.0444 @   0.2023 f
  uce_0__uce/U200/Q (AND2X1)                                      0.2962    0.2173 @   0.4196 f
  uce_0__uce/data_mem_pkt_o[45] (net)           3      88.7203              0.0000     0.4196 f
  uce_0__uce/data_mem_pkt_o[45] (bp_uce_02_2)                               0.0000     0.4196 f
  data_mem_pkt_li[44] (net)                            88.7203              0.0000     0.4196 f
  core/data_mem_pkt_i[45] (bp_core_minimal_02_0)                            0.0000     0.4196 f
  core/data_mem_pkt_i[45] (net)                        88.7203              0.0000     0.4196 f
  core/fe/data_mem_pkt_i[45] (bp_fe_top_02_0)                               0.0000     0.4196 f
  core/fe/data_mem_pkt_i[45] (net)                     88.7203              0.0000     0.4196 f
  core/fe/mem/data_mem_pkt_i[45] (bp_fe_mem_02_0)                           0.0000     0.4196 f
  core/fe/mem/data_mem_pkt_i[45] (net)                 88.7203              0.0000     0.4196 f
  core/fe/mem/icache/data_mem_pkt_i[45] (bp_fe_icache_02_0)                 0.0000     0.4196 f
  core/fe/mem/icache/data_mem_pkt_i[45] (net)          88.7203              0.0000     0.4196 f
  core/fe/mem/icache/U1516/IN1 (MUX21X1)                          0.2962   -0.0426 @   0.3771 f
  core/fe/mem/icache/U1516/Q (MUX21X1)                            0.0357    0.0972     0.4743 f
  core/fe/mem/icache/n537 (net)                 1       2.5696              0.0000     0.4743 f
  core/fe/mem/icache/uncached_load_data_r_reg_43_/D (DFFX1)       0.0357    0.0000 &   0.4743 f
  data arrival time                                                                    0.4743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_43_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0185     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.4743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (bp_core_minimal_02_0)                        0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (net)                   237.4232              0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (bp_be_top_02_0)                          0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (net)               237.4232              0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (bp_be_mem_top_02_0)               0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (net)        237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (bp_be_dcache_02_0_0)       0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (net) 237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.3282 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)    237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.3936    0.0418 @   0.3700 r
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0450    0.0641     0.4341 f
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    2.5517              0.0000     0.4341 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0450    0.0000 &   0.4341 f
  data arrival time                                                                    0.4341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  clock reconvergence pessimism                                             0.0000     0.3806
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3806 r
  library hold time                                                         0.0124     0.3929
  data required time                                                                   0.3929
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3929
  data arrival time                                                                   -0.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      18.7519              0.0000     0.1000 r
  U3230/IN4 (AO222X1)                                             0.0019    0.0007 @   0.1007 r
  U3230/Q (AO222X1)                                               0.1000    0.1311     0.2318 r
  mem_resp_li[654] (net)                        1      26.5598              0.0000     0.2318 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2318 r
  uce_1__uce/mem_resp_i[84] (net)                      26.5598              0.0000     0.2318 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1000   -0.0172 &   0.2147 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0868    0.0933     0.3079 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      22.1239              0.0000     0.3079 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3079 r
  data_mem_pkt_li[550] (net)                           22.1239              0.0000     0.3079 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3079 r
  core/data_mem_pkt_i[551] (net)                       22.1239              0.0000     0.3079 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3079 r
  core/be/data_mem_pkt_i[28] (net)                     22.1239              0.0000     0.3079 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3079 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              22.1239              0.0000     0.3079 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3079 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       22.1239              0.0000     0.3079 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0868   -0.0087 &   0.2993 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0363    0.0832     0.3824 r
  core/be/be_mem/dcache/n2291 (net)             1       2.8962              0.0000     0.3824 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0363    0.0000 &   0.3825 r
  data arrival time                                                                    0.3825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.3825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0412


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      11.1003              0.0000     0.1000 f
  U3382/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3382/Q (AO222X1)                                               0.1711    0.1358 @   0.2359 f
  mem_resp_li[83] (net)                         1      49.1589              0.0000     0.2359 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2359 f
  uce_0__uce/mem_resp_i[83] (net)                      49.1589              0.0000     0.2359 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1711   -0.0353 @   0.2006 f
  uce_0__uce/U181/Q (AND2X1)                                      0.2934    0.2059 @   0.4065 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3      85.4415              0.0000     0.4065 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4065 f
  data_mem_pkt_li[26] (net)                            85.4415              0.0000     0.4065 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4065 f
  core/data_mem_pkt_i[27] (net)                        85.4415              0.0000     0.4065 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4065 f
  core/fe/data_mem_pkt_i[27] (net)                     85.4415              0.0000     0.4065 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4065 f
  core/fe/mem/data_mem_pkt_i[27] (net)                 85.4415              0.0000     0.4065 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4065 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)          85.4415              0.0000     0.4065 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.2934   -0.0291 @   0.3774 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0372    0.0974     0.4748 f
  core/fe/mem/icache/n519 (net)                 1       2.7040              0.0000     0.4748 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0372    0.0000 &   0.4748 f
  data arrival time                                                                    0.4748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                             0.0000     0.4153
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4153 r
  library hold time                                                         0.0182     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.4748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0414


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  icc_place1857/INP (NBUFFX2)                                     0.1247    0.0166 @   0.1166 f
  icc_place1857/Z (NBUFFX2)                                       0.3660    0.2161 @   0.3327 f
  n2493 (net)                                  39     227.5377              0.0000     0.3327 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.3327 f
  clint/reset_i (net)                                 227.5377              0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (bp_clint_slice_02_0)            0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (net)      227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 227.5377           0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/IN3 (NOR3X0)       0.3660    0.0022 @   0.3350 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)        0.0766    0.0474     0.3823 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1   2.6431       0.0000     0.3823 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3823 r
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)         2.6431              0.0000     0.3823 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.3823 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)   2.6431           0.0000     0.3823 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)   0.0766   0.0000 &   0.3824 r
  data arrival time                                                                    0.3824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3775     0.3775
  clock reconvergence pessimism                                             0.0000     0.3775
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                        -0.0366     0.3409
  data required time                                                                   0.3409
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3409
  data arrival time                                                                   -0.3824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0414


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      17.0563              0.0000     0.1000 r
  U3216/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3216/Q (AO222X1)                                               0.1221    0.1388 @   0.2391 r
  mem_resp_li[641] (net)                        1      32.7325              0.0000     0.2391 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2391 r
  uce_1__uce/mem_resp_i[71] (net)                      32.7325              0.0000     0.2391 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1223   -0.0204 @   0.2187 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0667    0.0854     0.3041 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      14.5921              0.0000     0.3041 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3041 r
  data_mem_pkt_li[537] (net)                           14.5921              0.0000     0.3041 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3041 r
  core/data_mem_pkt_i[538] (net)                       14.5921              0.0000     0.3041 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3041 r
  core/be/data_mem_pkt_i[15] (net)                     14.5921              0.0000     0.3041 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3041 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              14.5921              0.0000     0.3041 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3041 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       14.5921              0.0000     0.3041 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0667    0.0002 &   0.3043 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0339    0.0778     0.3821 r
  core/be/be_mem/dcache/n2304 (net)             1       2.4026              0.0000     0.3821 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0339    0.0000 &   0.3821 r
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3665     0.3665
  clock reconvergence pessimism                                             0.0000     0.3665
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.3665 r
  library hold time                                                        -0.0260     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      16.5978              0.0000     0.1000 r
  U3243/IN4 (AO222X1)                                             0.0016    0.0002 @   0.1002 r
  U3243/Q (AO222X1)                                               0.0787    0.1190     0.2191 r
  mem_resp_li[665] (net)                        1      18.6530              0.0000     0.2191 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2191 r
  uce_1__uce/mem_resp_i[95] (net)                      18.6530              0.0000     0.2191 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.0787    0.0012 &   0.2204 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0776    0.0863     0.3066 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      19.0811              0.0000     0.3066 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3066 r
  data_mem_pkt_li[561] (net)                           19.0811              0.0000     0.3066 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3066 r
  core/data_mem_pkt_i[562] (net)                       19.0811              0.0000     0.3066 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3066 r
  core/be/data_mem_pkt_i[39] (net)                     19.0811              0.0000     0.3066 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3066 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              19.0811              0.0000     0.3066 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3066 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       19.0811              0.0000     0.3066 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0776   -0.0038 &   0.3028 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0351    0.0806     0.3834 r
  core/be/be_mem/dcache/n2280 (net)             1       2.6318              0.0000     0.3834 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0351    0.0000 &   0.3834 r
  data arrival time                                                                    0.3834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  clock reconvergence pessimism                                             0.0000     0.3682
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.3682 r
  library hold time                                                        -0.0263     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.3834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      18.8857              0.0000     0.1000 r
  U3214/IN4 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3214/Q (AO222X1)                                               0.1076    0.1348     0.2351 r
  mem_resp_li[639] (net)                        1      29.2628              0.0000     0.2351 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2351 r
  uce_1__uce/mem_resp_i[69] (net)                      29.2628              0.0000     0.2351 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1076   -0.0205 &   0.2146 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0800    0.0907     0.3053 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.5998              0.0000     0.3053 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3053 r
  data_mem_pkt_li[535] (net)                           19.5998              0.0000     0.3053 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3053 r
  core/data_mem_pkt_i[536] (net)                       19.5998              0.0000     0.3053 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3053 r
  core/be/data_mem_pkt_i[13] (net)                     19.5998              0.0000     0.3053 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3053 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.5998              0.0000     0.3053 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3053 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.5998              0.0000     0.3053 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0800   -0.0058 &   0.2995 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0377    0.0830     0.3825 r
  core/be/be_mem/dcache/n2306 (net)             1       3.5188              0.0000     0.3825 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0377   -0.0005 &   0.3819 r
  data arrival time                                                                    0.3819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3671     0.3671
  clock reconvergence pessimism                                             0.0000     0.3671
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.3671 r
  library hold time                                                        -0.0270     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.3819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0419


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      18.3512              0.0000     0.1000 f
  U3383/IN1 (AO222X1)                                             0.0019    0.0005 @   0.1005 f
  U3383/Q (AO222X1)                                               0.1263    0.1605 @   0.2610 f
  mem_resp_li[84] (net)                         1      34.2421              0.0000     0.2610 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2610 f
  uce_0__uce/mem_resp_i[84] (net)                      34.2421              0.0000     0.2610 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1263   -0.0251 @   0.2360 f
  uce_0__uce/U182/Q (AND2X1)                                      0.2652    0.1931 @   0.4291 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      78.5738              0.0000     0.4291 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.4291 f
  data_mem_pkt_li[27] (net)                            78.5738              0.0000     0.4291 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.4291 f
  core/data_mem_pkt_i[28] (net)                        78.5738              0.0000     0.4291 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.4291 f
  core/fe/data_mem_pkt_i[28] (net)                     78.5738              0.0000     0.4291 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.4291 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 78.5738              0.0000     0.4291 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.4291 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          78.5738              0.0000     0.4291 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2652   -0.0474 @   0.3816 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0361    0.0945     0.4761 f
  core/fe/mem/icache/n520 (net)                 1       2.3019              0.0000     0.4761 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0361    0.0000 &   0.4761 f
  data arrival time                                                                    0.4761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4152 r
  library hold time                                                         0.0184     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.4761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: io_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[28] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[28] (net)                           2      13.8828              0.0000     0.1000 r
  U3172/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3172/Q (AO222X1)                                               0.2032    0.1359 @   0.2361 r
  mem_resp_li[598] (net)                        1      59.9964              0.0000     0.2361 r
  uce_1__uce/mem_resp_i[28] (bp_uce_02_3)                                   0.0000     0.2361 r
  uce_1__uce/mem_resp_i[28] (net)                      59.9964              0.0000     0.2361 r
  uce_1__uce/U802/IN2 (AND2X1)                                    0.2032   -0.0500 @   0.1861 r
  uce_1__uce/U802/Q (AND2X1)                                      0.1238    0.1183 @   0.3044 r
  uce_1__uce/tag_mem_pkt_o[15] (net)            2      32.5721              0.0000     0.3044 r
  uce_1__uce/tag_mem_pkt_o[15] (bp_uce_02_3)                                0.0000     0.3044 r
  tag_mem_pkt_li[54] (net)                             32.5721              0.0000     0.3044 r
  core/tag_mem_pkt_i[58] (bp_core_minimal_02_0)                             0.0000     0.3044 r
  core/tag_mem_pkt_i[58] (net)                         32.5721              0.0000     0.3044 r
  core/be/tag_mem_pkt_i[15] (bp_be_top_02_0)                                0.0000     0.3044 r
  core/be/tag_mem_pkt_i[15] (net)                      32.5721              0.0000     0.3044 r
  core/be/be_mem/tag_mem_pkt_i[15] (bp_be_mem_top_02_0)                     0.0000     0.3044 r
  core/be/be_mem/tag_mem_pkt_i[15] (net)               32.5721              0.0000     0.3044 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (bp_be_dcache_02_0_0)             0.0000     0.3044 r
  core/be/be_mem/dcache/tag_mem_pkt_i[15] (net)        32.5721              0.0000     0.3044 r
  core/be/be_mem/dcache/U1223/IN1 (AND2X2)                        0.1240   -0.0228 @   0.2816 r
  core/be/be_mem/dcache/U1223/Q (AND2X2)                          0.0793    0.1122 @   0.3938 r
  core/be/be_mem/dcache/tag_mem_data_li[12] (net)     3  34.7371            0.0000     0.3938 r
  core/be/be_mem/dcache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3938 r
  core/be/be_mem/dcache/tag_mem/data_i[136] (net)      34.7371              0.0000     0.3938 r
  core/be/be_mem/dcache/tag_mem/icc_place26/INP (NBUFFX2)         0.0793   -0.0088 @   0.3850 r
  core/be/be_mem/dcache/tag_mem/icc_place26/Z (NBUFFX2)           0.0245    0.0576     0.4426 r
  core/be/be_mem/dcache/tag_mem/n198 (net)      1       1.6427              0.0000     0.4426 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[12] (saed90_248x64_1P_bit)   0.0245   0.0000 &   0.4426 r d 
  data arrival time                                                                    0.4426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0425


  Startpoint: mem_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_cmd_ready_i (in)                                            0.0000    0.0000 @   0.1000 r
  mem_cmd_ready_i (net)                         1      14.6544              0.0000     0.1000 r
  U3121/IN2 (AND3X1)                                              0.0012    0.0003 @   0.1003 r
  U3121/Q (AND3X1)                                                0.2240    0.1578 @   0.2581 r
  arb_ready_li (net)                            2      64.1549              0.0000     0.2581 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)               0.0000     0.2581 r
  mem_arbiter/ready_i (net)                            64.1549              0.0000     0.2581 r
  mem_arbiter/U2/IN1 (AND2X1)                                     0.2240   -0.0498 @   0.2084 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0510    0.0975     0.3059 r
  mem_arbiter/grants_o[0] (net)                 2       9.7711              0.0000     0.3059 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.3059 r
  fifo_yumi_li[0] (net)                                 9.7711              0.0000     0.3059 r
  fifo_0__mem_fifo/yumi_i (bsg_one_fifo_width_p570_2)                       0.0000     0.3059 r
  fifo_0__mem_fifo/yumi_i (net)                         9.7711              0.0000     0.3059 r
  fifo_0__mem_fifo/U6/IN1 (NOR2X0)                                0.0510    0.0001 &   0.3060 r
  fifo_0__mem_fifo/U6/QN (NOR2X0)                                 0.0406    0.0344     0.3404 f
  fifo_0__mem_fifo/n2 (net)                     1       2.9472              0.0000     0.3404 f
  fifo_0__mem_fifo/U7/IN1 (OR2X1)                                 0.0406    0.0000 &   0.3405 f
  fifo_0__mem_fifo/U7/Q (OR2X1)                                   0.0252    0.0489     0.3894 f
  fifo_0__mem_fifo/n_0_net_ (net)               1       2.2798              0.0000     0.3894 f
  fifo_0__mem_fifo/dff_full/data_i[0] (bsg_dff_reset_width_p1_11)           0.0000     0.3894 f
  fifo_0__mem_fifo/dff_full/data_i[0] (net)             2.2798              0.0000     0.3894 f
  fifo_0__mem_fifo/dff_full/U3/INP (INVX0)                        0.0252    0.0000 &   0.3894 f
  fifo_0__mem_fifo/dff_full/U3/ZN (INVX0)                         0.0325    0.0204     0.4098 r
  fifo_0__mem_fifo/dff_full/n1 (net)            1       2.6910              0.0000     0.4098 r
  fifo_0__mem_fifo/dff_full/U4/IN2 (NOR2X0)                       0.0325    0.0000 &   0.4098 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0543    0.0407     0.4504 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1       4.3795              0.0000     0.4504 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0543   -0.0015 &   0.4489 f
  data arrival time                                                                    0.4489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3939     0.3939
  clock reconvergence pessimism                                             0.0000     0.3939
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3939 r
  library hold time                                                         0.0124     0.4063
  data required time                                                                   0.4063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4063
  data arrival time                                                                   -0.4489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: io_resp_i[31]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[31] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[31] (net)                           2      14.6886              0.0000     0.1000 r
  U3175/IN6 (AO222X1)                                             0.0012    0.0003 @   0.1003 r
  U3175/Q (AO222X1)                                               0.1976    0.1361 @   0.2365 r
  mem_resp_li[601] (net)                        1      58.0596              0.0000     0.2365 r
  uce_1__uce/mem_resp_i[31] (bp_uce_02_3)                                   0.0000     0.2365 r
  uce_1__uce/mem_resp_i[31] (net)                      58.0596              0.0000     0.2365 r
  uce_1__uce/U805/IN2 (AND2X1)                                    0.1976   -0.0305 @   0.2059 r
  uce_1__uce/U805/Q (AND2X1)                                      0.1121    0.1151 @   0.3210 r
  uce_1__uce/tag_mem_pkt_o[18] (net)            3      30.2928              0.0000     0.3210 r
  uce_1__uce/tag_mem_pkt_o[18] (bp_uce_02_3)                                0.0000     0.3210 r
  tag_mem_pkt_li[57] (net)                             30.2928              0.0000     0.3210 r
  core/tag_mem_pkt_i[61] (bp_core_minimal_02_0)                             0.0000     0.3210 r
  core/tag_mem_pkt_i[61] (net)                         30.2928              0.0000     0.3210 r
  core/be/tag_mem_pkt_i[18] (bp_be_top_02_0)                                0.0000     0.3210 r
  core/be/tag_mem_pkt_i[18] (net)                      30.2928              0.0000     0.3210 r
  core/be/be_mem/tag_mem_pkt_i[18] (bp_be_mem_top_02_0)                     0.0000     0.3210 r
  core/be/be_mem/tag_mem_pkt_i[18] (net)               30.2928              0.0000     0.3210 r
  core/be/be_mem/dcache/tag_mem_pkt_i[18] (bp_be_dcache_02_0_0)             0.0000     0.3210 r
  core/be/be_mem/dcache/tag_mem_pkt_i[18] (net)        30.2928              0.0000     0.3210 r
  core/be/be_mem/dcache/U1227/IN1 (AND2X2)                        0.1122   -0.0287 @   0.2923 r
  core/be/be_mem/dcache/U1227/Q (AND2X2)                          0.0825    0.1118 @   0.4042 r
  core/be/be_mem/dcache/tag_mem_data_li[15] (net)     3  37.9081            0.0000     0.4042 r
  core/be/be_mem/dcache/tag_mem/data_i[139] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4042 r
  core/be/be_mem/dcache/tag_mem/data_i[139] (net)      37.9081              0.0000     0.4042 r
  core/be/be_mem/dcache/tag_mem/icc_place43/INP (NBUFFX2)         0.0826   -0.0197 @   0.3844 r
  core/be/be_mem/dcache/tag_mem/icc_place43/Z (NBUFFX2)           0.0250    0.0584     0.4428 r
  core/be/be_mem/dcache/tag_mem/n190 (net)      1       1.8081              0.0000     0.4428 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[15] (saed90_248x64_1P_bit)   0.0250   0.0000 &   0.4428 r d 
  data arrival time                                                                    0.4428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: io_resp_i[37]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[37] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[37] (net)                           2      13.8288              0.0000     0.1000 r
  U3182/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3182/Q (AO222X1)                                               0.1936    0.1346 @   0.2349 r
  mem_resp_li[607] (net)                        1      56.7490              0.0000     0.2349 r
  uce_1__uce/mem_resp_i[37] (bp_uce_02_3)                                   0.0000     0.2349 r
  uce_1__uce/mem_resp_i[37] (net)                      56.7490              0.0000     0.2349 r
  uce_1__uce/U811/IN2 (AND2X1)                                    0.1936   -0.0408 @   0.1941 r
  uce_1__uce/U811/Q (AND2X1)                                      0.1226    0.1167 @   0.3108 r
  uce_1__uce/tag_mem_pkt_o[24] (net)            2      32.1422              0.0000     0.3108 r
  uce_1__uce/tag_mem_pkt_o[24] (bp_uce_02_3)                                0.0000     0.3108 r
  tag_mem_pkt_li[63] (net)                             32.1422              0.0000     0.3108 r
  core/tag_mem_pkt_i[67] (bp_core_minimal_02_0)                             0.0000     0.3108 r
  core/tag_mem_pkt_i[67] (net)                         32.1422              0.0000     0.3108 r
  core/be/tag_mem_pkt_i[24] (bp_be_top_02_0)                                0.0000     0.3108 r
  core/be/tag_mem_pkt_i[24] (net)                      32.1422              0.0000     0.3108 r
  core/be/be_mem/tag_mem_pkt_i[24] (bp_be_mem_top_02_0)                     0.0000     0.3108 r
  core/be/be_mem/tag_mem_pkt_i[24] (net)               32.1422              0.0000     0.3108 r
  core/be/be_mem/dcache/tag_mem_pkt_i[24] (bp_be_dcache_02_0_0)             0.0000     0.3108 r
  core/be/be_mem/dcache/tag_mem_pkt_i[24] (net)        32.1422              0.0000     0.3108 r
  core/be/be_mem/dcache/U1233/IN1 (AND2X2)                        0.1228   -0.0282 @   0.2825 r
  core/be/be_mem/dcache/U1233/Q (AND2X2)                          0.0820    0.1136 @   0.3962 r
  core/be/be_mem/dcache/tag_mem_data_li[21] (net)     3  37.1212            0.0000     0.3962 r
  core/be/be_mem/dcache/tag_mem/data_i[145] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3962 r
  core/be/be_mem/dcache/tag_mem/data_i[145] (net)      37.1212              0.0000     0.3962 r
  core/be/be_mem/dcache/tag_mem/icc_place179/INP (NBUFFX2)        0.0821   -0.0123 @   0.3839 r
  core/be/be_mem/dcache/tag_mem/icc_place179/Z (NBUFFX2)          0.0265    0.0594     0.4433 r
  core/be/be_mem/dcache/tag_mem/n179 (net)      1       2.9430              0.0000     0.4433 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[21] (saed90_248x64_1P_bit)   0.0265  -0.0004 &   0.4429 r d 
  data arrival time                                                                    0.4429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0427


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mstatus_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/IN50 (net)                           263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN37 (net)                       263.7545              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1643    0.0594 @   0.1594 r
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.2807    0.1771 @   0.3364 f
  core/be/be_mem/csr/n42 (net)                 37      99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (bsg_dff_reset_width_p15_0)        0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/reset_i (net)         99.2140              0.0000     0.3364 f
  core/be/be_mem/csr/mstatus_reg/U12/IN2 (AND2X1)                 0.2807    0.0049 @   0.3413 f
  core/be/be_mem/csr/mstatus_reg/U12/Q (AND2X1)                   0.0292    0.0914     0.4327 f
  core/be/be_mem/csr/mstatus_reg/n14 (net)      1       3.5323              0.0000     0.4327 f
  core/be/be_mem/csr/mstatus_reg/data_r_reg_6_/D (DFFX1)          0.0292    0.0000 &   0.4328 f
  data arrival time                                                                    0.4328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3749     0.3749
  clock reconvergence pessimism                                             0.0000     0.3749
  core/be/be_mem/csr/mstatus_reg/data_r_reg_6_/CLK (DFFX1)                  0.0000     0.3749 r
  library hold time                                                         0.0150     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.4328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0428


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      14.1464              0.0000     0.1000 f
  U3416/IN3 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3416/Q (AO222X1)                                               0.1691    0.1636 @   0.2638 f
  mem_resp_li[112] (net)                        1      48.5039              0.0000     0.2638 f
  uce_0__uce/mem_resp_i[112] (bp_uce_02_2)                                  0.0000     0.2638 f
  uce_0__uce/mem_resp_i[112] (net)                     48.5039              0.0000     0.2638 f
  uce_0__uce/U212/IN2 (AND2X1)                                    0.1691   -0.0309 @   0.2330 f
  uce_0__uce/U212/Q (AND2X1)                                      0.2389    0.1827 @   0.4157 f
  uce_0__uce/data_mem_pkt_o[56] (net)           3      69.2105              0.0000     0.4157 f
  uce_0__uce/data_mem_pkt_o[56] (bp_uce_02_2)                               0.0000     0.4157 f
  data_mem_pkt_li[55] (net)                            69.2105              0.0000     0.4157 f
  core/data_mem_pkt_i[56] (bp_core_minimal_02_0)                            0.0000     0.4157 f
  core/data_mem_pkt_i[56] (net)                        69.2105              0.0000     0.4157 f
  core/fe/data_mem_pkt_i[56] (bp_fe_top_02_0)                               0.0000     0.4157 f
  core/fe/data_mem_pkt_i[56] (net)                     69.2105              0.0000     0.4157 f
  core/fe/mem/data_mem_pkt_i[56] (bp_fe_mem_02_0)                           0.0000     0.4157 f
  core/fe/mem/data_mem_pkt_i[56] (net)                 69.2105              0.0000     0.4157 f
  core/fe/mem/icache/data_mem_pkt_i[56] (bp_fe_icache_02_0)                 0.0000     0.4157 f
  core/fe/mem/icache/data_mem_pkt_i[56] (net)          69.2105              0.0000     0.4157 f
  core/fe/mem/icache/U1505/IN1 (MUX21X1)                          0.2389   -0.0316 @   0.3841 f
  core/fe/mem/icache/U1505/Q (MUX21X1)                            0.0358    0.0927     0.4768 f
  core/fe/mem/icache/n548 (net)                 1       2.5967              0.0000     0.4768 f
  core/fe/mem/icache/uncached_load_data_r_reg_54_/D (DFFX1)       0.0358    0.0000 &   0.4768 f
  data arrival time                                                                    0.4768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                             0.0000     0.4154
  core/fe/mem/icache/uncached_load_data_r_reg_54_/CLK (DFFX1)               0.0000     0.4154 r
  library hold time                                                         0.0185     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  icc_place1857/INP (NBUFFX2)                                     0.1247    0.0166 @   0.1166 f
  icc_place1857/Z (NBUFFX2)                                       0.3660    0.2161 @   0.3327 f
  n2493 (net)                                  39     227.5377              0.0000     0.3327 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.3327 f
  clint/reset_i (net)                                 227.5377              0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (bp_clint_slice_02_0)            0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (net)      227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 227.5377           0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/IN3 (NOR3X0)       0.3660    0.0019 @   0.3346 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)        0.0789    0.0491     0.3836 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1   2.9484       0.0000     0.3836 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3836 r
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)         2.9484              0.0000     0.3836 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.3836 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)   2.9484           0.0000     0.3836 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)   0.0789   0.0000 &   0.3837 r
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                             0.0000     0.3776
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.3776 r
  library hold time                                                        -0.0370     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place24/INP (NBUFFX16)        0.0806   -0.0146 @   0.3601 r
  core/be/be_mem/dcache/tag_mem/icc_place24/Z (NBUFFX16)          0.0451    0.0848 @   0.4448 r
  core/be/be_mem/dcache/tag_mem/n216 (net)      5      38.0047              0.0000     0.4448 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[50] (saed90_248x64_1P_bit)   0.0451  -0.0016 @   0.4433 r d 
  data arrival time                                                                    0.4433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0432


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place168/INP (NBUFFX8)        0.0806   -0.0150 @   0.3597 r
  core/be/be_mem/dcache/tag_mem/icc_place168/Z (NBUFFX8)          0.0478    0.0876 @   0.4473 r
  core/be/be_mem/dcache/tag_mem/n148 (net)      2      29.7107              0.0000     0.4473 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[205] (saed90_248x64_1P_bit)   0.0348  -0.0039 @   0.4434 r d 
  data arrival time                                                                    0.4434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0433


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2      17.1736              0.0000     0.1000 r
  U3225/IN4 (AO222X1)                                             0.0015    0.0003 @   0.1003 r
  U3225/Q (AO222X1)                                               0.1241    0.1397 @   0.2400 r
  mem_resp_li[649] (net)                        1      33.3883              0.0000     0.2400 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2400 r
  uce_1__uce/mem_resp_i[79] (net)                      33.3883              0.0000     0.2400 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1243   -0.0230 @   0.2169 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0648    0.0845     0.3014 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      13.8817              0.0000     0.3014 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3014 r
  data_mem_pkt_li[545] (net)                           13.8817              0.0000     0.3014 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3014 r
  core/data_mem_pkt_i[546] (net)                       13.8817              0.0000     0.3014 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3014 r
  core/be/data_mem_pkt_i[23] (net)                     13.8817              0.0000     0.3014 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3014 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              13.8817              0.0000     0.3014 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3014 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       13.8817              0.0000     0.3014 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0648   -0.0007 &   0.3008 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0410    0.0823     0.3831 r
  core/be/be_mem/dcache/n2296 (net)             1       4.8706              0.0000     0.3831 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0410    0.0001 &   0.3831 r
  data arrival time                                                                    0.3831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.3676 r
  library hold time                                                        -0.0279     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.3831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0435


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place168/INP (NBUFFX8)        0.0806   -0.0150 @   0.3597 r
  core/be/be_mem/dcache/tag_mem/icc_place168/Z (NBUFFX8)          0.0478    0.0876 @   0.4473 r
  core/be/be_mem/dcache/tag_mem/n148 (net)      2      29.7107              0.0000     0.4473 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[236] (saed90_248x64_1P_bit)   0.0347  -0.0037 @   0.4436 r d 
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0435


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2       9.5481              0.0000     0.1000 f
  U3392/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3392/Q (AO222X1)                                               0.1949    0.1468 @   0.2468 f
  mem_resp_li[91] (net)                         1      57.8306              0.0000     0.2468 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2468 f
  uce_0__uce/mem_resp_i[91] (net)                      57.8306              0.0000     0.2468 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1949   -0.0305 @   0.2163 f
  uce_0__uce/U190/Q (AND2X1)                                      0.2822    0.2052 @   0.4215 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3      82.5702              0.0000     0.4215 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.4215 f
  data_mem_pkt_li[34] (net)                            82.5702              0.0000     0.4215 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.4215 f
  core/data_mem_pkt_i[35] (net)                        82.5702              0.0000     0.4215 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.4215 f
  core/fe/data_mem_pkt_i[35] (net)                     82.5702              0.0000     0.4215 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.4215 f
  core/fe/mem/data_mem_pkt_i[35] (net)                 82.5702              0.0000     0.4215 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.4215 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)          82.5702              0.0000     0.4215 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.2822   -0.0396 @   0.3819 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0366    0.0960     0.4779 f
  core/fe/mem/icache/n527 (net)                 1       2.4633              0.0000     0.4779 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0366    0.0000 &   0.4779 f
  data arrival time                                                                    0.4779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4161 r
  library hold time                                                         0.0183     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.4779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0435


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[26] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[26] (net)                           2      13.9083              0.0000     0.1000 f
  U3169/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3169/Q (AO222X1)                                               0.2312    0.1640 @   0.2643 f
  mem_resp_li[596] (net)                        1      70.1035              0.0000     0.2643 f
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                                   0.0000     0.2643 f
  uce_1__uce/mem_resp_i[26] (net)                      70.1035              0.0000     0.2643 f
  uce_1__uce/U800/IN2 (AND2X1)                                    0.2312   -0.0837 @   0.1806 f
  uce_1__uce/U800/Q (AND2X1)                                      0.0944    0.1242     0.3048 f
  uce_1__uce/tag_mem_pkt_o[13] (net)            2      24.5438              0.0000     0.3048 f
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                                0.0000     0.3048 f
  tag_mem_pkt_li[52] (net)                             24.5438              0.0000     0.3048 f
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                             0.0000     0.3048 f
  core/tag_mem_pkt_i[56] (net)                         24.5438              0.0000     0.3048 f
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                                0.0000     0.3048 f
  core/be/tag_mem_pkt_i[13] (net)                      24.5438              0.0000     0.3048 f
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)                     0.0000     0.3048 f
  core/be/be_mem/tag_mem_pkt_i[13] (net)               24.5438              0.0000     0.3048 f
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)             0.0000     0.3048 f
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)        24.5438              0.0000     0.3048 f
  core/be/be_mem/dcache/U1221/IN1 (AND2X2)                        0.0944   -0.0027 &   0.3021 f
  core/be/be_mem/dcache/U1221/Q (AND2X2)                          0.0661    0.1001 @   0.4022 f
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     3  29.1372            0.0000     0.4022 f
  core/be/be_mem/dcache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4022 f
  core/be/be_mem/dcache/tag_mem/data_i[134] (net)      29.1372              0.0000     0.4022 f
  core/be/be_mem/dcache/tag_mem/icc_place9/INP (NBUFFX2)          0.0661   -0.0099 @   0.3923 f
  core/be/be_mem/dcache/tag_mem/icc_place9/Z (NBUFFX2)            0.0211    0.0517     0.4440 f
  core/be/be_mem/dcache/tag_mem/n205 (net)      1       1.6743              0.0000     0.4440 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[10] (saed90_248x64_1P_bit)   0.0211  -0.0004 &   0.4436 f d 
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0435


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      15.8450              0.0000     0.1000 r
  U3246/IN4 (AO222X1)                                             0.0013    0.0003 @   0.1003 r
  U3246/Q (AO222X1)                                               0.1255    0.1402 @   0.2405 r
  mem_resp_li[667] (net)                        1      33.8026              0.0000     0.2405 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2405 r
  uce_1__uce/mem_resp_i[97] (net)                      33.8026              0.0000     0.2405 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.1257   -0.0212 @   0.2193 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0718    0.0884     0.3077 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      16.3937              0.0000     0.3077 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3077 r
  data_mem_pkt_li[563] (net)                           16.3937              0.0000     0.3077 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3077 r
  core/data_mem_pkt_i[564] (net)                       16.3937              0.0000     0.3077 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3077 r
  core/be/data_mem_pkt_i[41] (net)                     16.3937              0.0000     0.3077 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3077 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              16.3937              0.0000     0.3077 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3077 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       16.3937              0.0000     0.3077 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0718   -0.0033 &   0.3044 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0363    0.0804     0.3848 r
  core/be/be_mem/dcache/n2278 (net)             1       3.1352              0.0000     0.3848 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0363    0.0000 &   0.3848 r
  data arrival time                                                                    0.3848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.3679 r
  library hold time                                                        -0.0266     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.3848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[42] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[42] (net)                          2       8.2863              0.0000     0.1000 f
  U3188/IN4 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3188/Q (AO222X1)                                               0.2070    0.1857 @   0.2858 f
  mem_resp_li[612] (net)                        1      61.9155              0.0000     0.2858 f
  uce_1__uce/mem_resp_i[42] (bp_uce_02_3)                                   0.0000     0.2858 f
  uce_1__uce/mem_resp_i[42] (net)                      61.9155              0.0000     0.2858 f
  uce_1__uce/U816/IN2 (AND2X1)                                    0.2070   -0.0844 @   0.2014 f
  uce_1__uce/U816/Q (AND2X1)                                      0.1193    0.1327 @   0.3341 f
  uce_1__uce/tag_mem_pkt_o[29] (net)            2      31.9954              0.0000     0.3341 f
  uce_1__uce/tag_mem_pkt_o[29] (bp_uce_02_3)                                0.0000     0.3341 f
  tag_mem_pkt_li[68] (net)                             31.9954              0.0000     0.3341 f
  core/tag_mem_pkt_i[72] (bp_core_minimal_02_0)                             0.0000     0.3341 f
  core/tag_mem_pkt_i[72] (net)                         31.9954              0.0000     0.3341 f
  core/be/tag_mem_pkt_i[29] (bp_be_top_02_0)                                0.0000     0.3341 f
  core/be/tag_mem_pkt_i[29] (net)                      31.9954              0.0000     0.3341 f
  core/be/be_mem/tag_mem_pkt_i[29] (bp_be_mem_top_02_0)                     0.0000     0.3341 f
  core/be/be_mem/tag_mem_pkt_i[29] (net)               31.9954              0.0000     0.3341 f
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (bp_be_dcache_02_0_0)             0.0000     0.3341 f
  core/be/be_mem/dcache/tag_mem_pkt_i[29] (net)        31.9954              0.0000     0.3341 f
  core/be/be_mem/dcache/U1238/IN1 (AND2X1)                        0.1193   -0.0227 @   0.3113 f
  core/be/be_mem/dcache/U1238/Q (AND2X1)                          0.0659    0.0891     0.4004 f
  core/be/be_mem/dcache/tag_mem_data_li[26] (net)     2  15.0412            0.0000     0.4004 f
  core/be/be_mem/dcache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4004 f
  core/be/be_mem/dcache/tag_mem/data_i[150] (net)      15.0412              0.0000     0.4004 f
  core/be/be_mem/dcache/tag_mem/icc_place45/INP (NBUFFX2)         0.0659   -0.0088 &   0.3917 f
  core/be/be_mem/dcache/tag_mem/icc_place45/Z (NBUFFX2)           0.0224    0.0528     0.4445 f
  core/be/be_mem/dcache/tag_mem/n193 (net)      1       2.7399              0.0000     0.4445 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[26] (saed90_248x64_1P_bit)   0.0224  -0.0006 &   0.4439 f d 
  data arrival time                                                                    0.4439

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0438


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2      18.2184              0.0000     0.1000 r
  U3223/IN4 (AO222X1)                                             0.0017    0.0003 @   0.1003 r
  U3223/Q (AO222X1)                                               0.1240    0.1396 @   0.2399 r
  mem_resp_li[647] (net)                        1      33.2903              0.0000     0.2399 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2399 r
  uce_1__uce/mem_resp_i[77] (net)                      33.2903              0.0000     0.2399 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1242   -0.0223 @   0.2176 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0697    0.0872     0.3048 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.6369              0.0000     0.3048 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3048 r
  data_mem_pkt_li[543] (net)                           15.6369              0.0000     0.3048 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3048 r
  core/data_mem_pkt_i[544] (net)                       15.6369              0.0000     0.3048 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3048 r
  core/be/data_mem_pkt_i[21] (net)                     15.6369              0.0000     0.3048 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3048 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.6369              0.0000     0.3048 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3048 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.6369              0.0000     0.3048 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0697   -0.0008 &   0.3040 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0373    0.0806     0.3846 r
  core/be/be_mem/dcache/n2298 (net)             1       3.5135              0.0000     0.3846 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0373    0.0000 &   0.3847 r
  data arrival time                                                                    0.3847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3677     0.3677
  clock reconvergence pessimism                                             0.0000     0.3677
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.3677 r
  library hold time                                                        -0.0269     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.3847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[24] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[24] (net)                           2      14.9710              0.0000     0.1000 r
  U3167/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3167/Q (AO222X1)                                               0.2090    0.1387 @   0.2389 r
  mem_resp_li[594] (net)                        1      62.0082              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                                   0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (net)                      62.0082              0.0000     0.2389 r
  uce_1__uce/U798/IN2 (AND2X1)                                    0.2090   -0.0558 @   0.1831 r
  uce_1__uce/U798/Q (AND2X1)                                      0.1076    0.1138     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2      28.2512              0.0000     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                                0.0000     0.2968 r
  tag_mem_pkt_li[50] (net)                             28.2512              0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                             0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (net)                         28.2512              0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                                0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (net)                      28.2512              0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)                     0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)               28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)             0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)        28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/U1219/IN1 (AND2X2)                        0.1076   -0.0104 &   0.2864 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                          0.0654    0.1006     0.3871 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     3  24.6040             0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (net)      24.6040              0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/icc_place100/INP (NBUFFX2)        0.0654   -0.0043 &   0.3828 r
  core/be/be_mem/dcache/tag_mem/icc_place100/Z (NBUFFX2)          0.0460    0.0700     0.4528 r
  core/be/be_mem/dcache/tag_mem/n68 (net)       3      18.2886              0.0000     0.4528 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[39] (saed90_248x64_1P_bit)   0.0460  -0.0086 &   0.4442 r d 
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place24/INP (NBUFFX16)        0.0806   -0.0146 @   0.3601 r
  core/be/be_mem/dcache/tag_mem/icc_place24/Z (NBUFFX16)          0.0451    0.0848 @   0.4448 r
  core/be/be_mem/dcache/tag_mem/n216 (net)      5      38.0047              0.0000     0.4448 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[81] (saed90_248x64_1P_bit)   0.0451  -0.0006 @   0.4442 r d 
  data arrival time                                                                    0.4442

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place161/INP (NBUFFX8)        0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place161/Z (NBUFFX8)          0.0437    0.0851 @   0.4528 r
  core/be/be_mem/dcache/tag_mem/n136 (net)      2      23.6391              0.0000     0.4528 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[109] (saed90_248x64_1P_bit)   0.0316  -0.0085 @   0.4443 r d 
  data arrival time                                                                    0.4443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0442


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[24] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[24] (net)                           2      14.9710              0.0000     0.1000 r
  U3167/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3167/Q (AO222X1)                                               0.2090    0.1387 @   0.2389 r
  mem_resp_li[594] (net)                        1      62.0082              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                                   0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (net)                      62.0082              0.0000     0.2389 r
  uce_1__uce/U798/IN2 (AND2X1)                                    0.2090   -0.0558 @   0.1831 r
  uce_1__uce/U798/Q (AND2X1)                                      0.1076    0.1138     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2      28.2512              0.0000     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                                0.0000     0.2968 r
  tag_mem_pkt_li[50] (net)                             28.2512              0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                             0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (net)                         28.2512              0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                                0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (net)                      28.2512              0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)                     0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)               28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)             0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)        28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/U1219/IN1 (AND2X2)                        0.1076   -0.0104 &   0.2864 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                          0.0654    0.1006     0.3871 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     3  24.6040             0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (net)      24.6040              0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/icc_place100/INP (NBUFFX2)        0.0654   -0.0043 &   0.3828 r
  core/be/be_mem/dcache/tag_mem/icc_place100/Z (NBUFFX2)          0.0460    0.0700     0.4528 r
  core/be/be_mem/dcache/tag_mem/n68 (net)       3      18.2886              0.0000     0.4528 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[70] (saed90_248x64_1P_bit)   0.0460  -0.0083 &   0.4446 r d 
  data arrival time                                                                    0.4446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0445


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place173/INP (NBUFFX16)       0.0738   -0.0044 @   0.3659 r
  core/be/be_mem/dcache/tag_mem/icc_place173/Z (NBUFFX16)         0.0538    0.0853 @   0.4513 r
  core/be/be_mem/dcache/tag_mem/n154 (net)      3      58.0927              0.0000     0.4513 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)   0.0538  -0.0066 @   0.4447 r d 
  data arrival time                                                                    0.4447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0446


  Startpoint: io_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[24] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[24] (net)                           2      14.9710              0.0000     0.1000 r
  U3167/IN5 (AO222X1)                                             0.0013    0.0002 @   0.1002 r
  U3167/Q (AO222X1)                                               0.2090    0.1387 @   0.2389 r
  mem_resp_li[594] (net)                        1      62.0082              0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (bp_uce_02_3)                                   0.0000     0.2389 r
  uce_1__uce/mem_resp_i[24] (net)                      62.0082              0.0000     0.2389 r
  uce_1__uce/U798/IN2 (AND2X1)                                    0.2090   -0.0558 @   0.1831 r
  uce_1__uce/U798/Q (AND2X1)                                      0.1076    0.1138     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (net)            2      28.2512              0.0000     0.2968 r
  uce_1__uce/tag_mem_pkt_o[11] (bp_uce_02_3)                                0.0000     0.2968 r
  tag_mem_pkt_li[50] (net)                             28.2512              0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (bp_core_minimal_02_0)                             0.0000     0.2968 r
  core/tag_mem_pkt_i[54] (net)                         28.2512              0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (bp_be_top_02_0)                                0.0000     0.2968 r
  core/be/tag_mem_pkt_i[11] (net)                      28.2512              0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (bp_be_mem_top_02_0)                     0.0000     0.2968 r
  core/be/be_mem/tag_mem_pkt_i[11] (net)               28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (bp_be_dcache_02_0_0)             0.0000     0.2968 r
  core/be/be_mem/dcache/tag_mem_pkt_i[11] (net)        28.2512              0.0000     0.2968 r
  core/be/be_mem/dcache/U1219/IN1 (AND2X2)                        0.1076   -0.0104 &   0.2864 r
  core/be/be_mem/dcache/U1219/Q (AND2X2)                          0.0654    0.1006     0.3871 r
  core/be/be_mem/dcache/tag_mem_data_li[8] (net)     3  24.6040             0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3871 r
  core/be/be_mem/dcache/tag_mem/data_i[132] (net)      24.6040              0.0000     0.3871 r
  core/be/be_mem/dcache/tag_mem/icc_place100/INP (NBUFFX2)        0.0654   -0.0043 &   0.3828 r
  core/be/be_mem/dcache/tag_mem/icc_place100/Z (NBUFFX2)          0.0460    0.0700     0.4528 r
  core/be/be_mem/dcache/tag_mem/n68 (net)       3      18.2886              0.0000     0.4528 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[101] (saed90_248x64_1P_bit)   0.0460  -0.0081 &   0.4447 r d 
  data arrival time                                                                    0.4447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0446


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      12.8950              0.0000     0.1000 r
  U3177/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3177/Q (AO222X1)                                               0.1930    0.1349 @   0.2352 r
  mem_resp_li[603] (net)                        1      56.8081              0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                                   0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (net)                      56.8081              0.0000     0.2352 r
  uce_1__uce/U807/IN2 (AND2X1)                                    0.1930   -0.0655 @   0.1697 r
  uce_1__uce/U807/Q (AND2X1)                                      0.1188    0.1149 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2      30.8515              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[59] (net)                             30.8515              0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (net)                         30.8515              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (net)                      30.8515              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)               30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)        30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/U1229/IN1 (AND2X2)                        0.1190   -0.0147 @   0.2699 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                          0.0677    0.1044 @   0.3743 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     3  26.1599            0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)      26.1599              0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/icc_place172/INP (NBUFFX16)       0.0677   -0.0065 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place172/Z (NBUFFX16)         0.0489    0.0824 @   0.4501 r
  core/be/be_mem/dcache/tag_mem/n152 (net)      3      44.7466              0.0000     0.4501 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[172] (saed90_248x64_1P_bit)   0.0489  -0.0053 @   0.4448 r d 
  data arrival time                                                                    0.4448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0446


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place161/INP (NBUFFX8)        0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place161/Z (NBUFFX8)          0.0437    0.0851 @   0.4528 r
  core/be/be_mem/dcache/tag_mem/n136 (net)      2      23.6391              0.0000     0.4528 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[171] (saed90_248x64_1P_bit)   0.0316  -0.0079 @   0.4448 r d 
  data arrival time                                                                    0.4448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0447


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  icc_place1857/INP (NBUFFX2)                                     0.1247    0.0166 @   0.1166 f
  icc_place1857/Z (NBUFFX2)                                       0.3660    0.2161 @   0.3327 f
  n2493 (net)                                  39     227.5377              0.0000     0.3327 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.3327 f
  clint/reset_i (net)                                 227.5377              0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (bp_clint_slice_02_0)            0.0000     0.3327 f
  clint/clint_slice/reset_i_hfs_netlink_20 (net)      227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    227.5377              0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 227.5377           0.0000     0.3327 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/IN3 (NOR3X0)       0.3660    0.0013 @   0.3341 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)        0.0839    0.0532     0.3872 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1   3.6987       0.0000     0.3872 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.3872 r
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)         3.6987              0.0000     0.3872 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.3872 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)   3.6987           0.0000     0.3872 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)   0.0839  -0.0028 &   0.3844 r
  data arrival time                                                                    0.3844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  clock reconvergence pessimism                                             0.0000     0.3776
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.3776 r
  library hold time                                                        -0.0380     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.3844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0447


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place24/INP (NBUFFX16)        0.0806   -0.0146 @   0.3601 r
  core/be/be_mem/dcache/tag_mem/icc_place24/Z (NBUFFX16)          0.0451    0.0848 @   0.4448 r
  core/be/be_mem/dcache/tag_mem/n216 (net)      5      38.0047              0.0000     0.4448 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[112] (saed90_248x64_1P_bit)   0.0451   0.0002 @   0.4450 r d 
  data arrival time                                                                    0.4450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0449


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place173/INP (NBUFFX16)       0.0738   -0.0044 @   0.3659 r
  core/be/be_mem/dcache/tag_mem/icc_place173/Z (NBUFFX16)         0.0538    0.0853 @   0.4513 r
  core/be/be_mem/dcache/tag_mem/n154 (net)      3      58.0927              0.0000     0.4513 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)   0.0538  -0.0062 @   0.4451 r d 
  data arrival time                                                                    0.4451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[100] (net)                         2      10.7637              0.0000     0.1000 r
  U3403/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3403/Q (AO222X1)                                               0.1942    0.1326 @   0.2326 r
  mem_resp_li[100] (net)                        1      57.1869              0.0000     0.2326 r
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                                  0.0000     0.2326 r
  uce_0__uce/mem_resp_i[100] (net)                     57.1869              0.0000     0.2326 r
  uce_0__uce/U199/IN2 (AND2X1)                                    0.1942   -0.0597 @   0.1729 r
  uce_0__uce/U199/Q (AND2X1)                                      0.2552    0.1702 @   0.3431 r
  uce_0__uce/data_mem_pkt_o[44] (net)           3      76.0060              0.0000     0.3431 r
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                               0.0000     0.3431 r
  data_mem_pkt_li[43] (net)                            76.0060              0.0000     0.3431 r
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                            0.0000     0.3431 r
  core/data_mem_pkt_i[44] (net)                        76.0060              0.0000     0.3431 r
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                               0.0000     0.3431 r
  core/fe/data_mem_pkt_i[44] (net)                     76.0060              0.0000     0.3431 r
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                           0.0000     0.3431 r
  core/fe/mem/data_mem_pkt_i[44] (net)                 76.0060              0.0000     0.3431 r
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)                 0.0000     0.3431 r
  core/fe/mem/icache/data_mem_pkt_i[44] (net)          76.0060              0.0000     0.3431 r
  core/fe/mem/icache/U1517/IN1 (MUX21X1)                          0.2552   -0.0238 @   0.3193 r
  core/fe/mem/icache/U1517/Q (MUX21X1)                            0.0347    0.1132     0.4325 r
  core/fe/mem/icache/n536 (net)                 1       2.5489              0.0000     0.4325 r
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)       0.0347    0.0000 &   0.4325 r
  data arrival time                                                                    0.4325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  clock reconvergence pessimism                                             0.0000     0.4137
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)               0.0000     0.4137 r
  library hold time                                                        -0.0262     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.4325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0450


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      12.8950              0.0000     0.1000 r
  U3177/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3177/Q (AO222X1)                                               0.1930    0.1349 @   0.2352 r
  mem_resp_li[603] (net)                        1      56.8081              0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                                   0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (net)                      56.8081              0.0000     0.2352 r
  uce_1__uce/U807/IN2 (AND2X1)                                    0.1930   -0.0655 @   0.1697 r
  uce_1__uce/U807/Q (AND2X1)                                      0.1188    0.1149 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2      30.8515              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[59] (net)                             30.8515              0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (net)                         30.8515              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (net)                      30.8515              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)               30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)        30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/U1229/IN1 (AND2X2)                        0.1190   -0.0147 @   0.2699 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                          0.0677    0.1044 @   0.3743 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     3  26.1599            0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)      26.1599              0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/icc_place172/INP (NBUFFX16)       0.0677   -0.0065 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place172/Z (NBUFFX16)         0.0489    0.0824 @   0.4501 r
  core/be/be_mem/dcache/tag_mem/n152 (net)      3      44.7466              0.0000     0.4501 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[203] (saed90_248x64_1P_bit)   0.0489  -0.0049 @   0.4452 r d 
  data arrival time                                                                    0.4452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place173/INP (NBUFFX16)       0.0738   -0.0044 @   0.3659 r
  core/be/be_mem/dcache/tag_mem/icc_place173/Z (NBUFFX16)         0.0538    0.0853 @   0.4513 r
  core/be/be_mem/dcache/tag_mem/n154 (net)      3      58.0927              0.0000     0.4513 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)   0.0538  -0.0060 @   0.4453 r d 
  data arrival time                                                                    0.4453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0452


  Startpoint: io_resp_i[33]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[33] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[33] (net)                           2      12.8950              0.0000     0.1000 r
  U3177/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3177/Q (AO222X1)                                               0.1930    0.1349 @   0.2352 r
  mem_resp_li[603] (net)                        1      56.8081              0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (bp_uce_02_3)                                   0.0000     0.2352 r
  uce_1__uce/mem_resp_i[33] (net)                      56.8081              0.0000     0.2352 r
  uce_1__uce/U807/IN2 (AND2X1)                                    0.1930   -0.0655 @   0.1697 r
  uce_1__uce/U807/Q (AND2X1)                                      0.1188    0.1149 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (net)            2      30.8515              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[20] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[59] (net)                             30.8515              0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[63] (net)                         30.8515              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[20] (net)                      30.8515              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[20] (net)               30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[20] (net)        30.8515              0.0000     0.2846 r
  core/be/be_mem/dcache/U1229/IN1 (AND2X2)                        0.1190   -0.0147 @   0.2699 r
  core/be/be_mem/dcache/U1229/Q (AND2X2)                          0.0677    0.1044 @   0.3743 r
  core/be/be_mem/dcache/tag_mem_data_li[17] (net)     3  26.1599            0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3743 r
  core/be/be_mem/dcache/tag_mem/data_i[141] (net)      26.1599              0.0000     0.3743 r
  core/be/be_mem/dcache/tag_mem/icc_place172/INP (NBUFFX16)       0.0677   -0.0065 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place172/Z (NBUFFX16)         0.0489    0.0824 @   0.4501 r
  core/be/be_mem/dcache/tag_mem/n152 (net)      3      44.7466              0.0000     0.4501 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[234] (saed90_248x64_1P_bit)   0.0489  -0.0047 @   0.4454 r d 
  data arrival time                                                                    0.4454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0452


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[39] (net)                           2      13.3315              0.0000     0.1000 f
  U3184/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3184/Q (AO222X1)                                               0.2176    0.1576 @   0.2577 f
  mem_resp_li[609] (net)                        1      65.5092              0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (net)                      65.5092              0.0000     0.2577 f
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2176   -0.0751 @   0.1826 f
  uce_1__uce/U813/Q (AND2X1)                                      0.1036    0.1280 @   0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1000              0.0000     0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.3106 f
  tag_mem_pkt_li[65] (net)                             28.1000              0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (net)                         28.1000              0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (net)                      28.1000              0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1037   -0.0123 @   0.2983 f
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0571    0.0816     0.3799 f
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.1430            0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.1430              0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0571   -0.0107 &   0.3692 f
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0390    0.0762 @   0.4454 f
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      24.9617              0.0000     0.4454 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0282  -0.0001 @   0.4454 f d 
  data arrival time                                                                    0.4454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0453


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place160/INP (NBUFFX8)        0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place160/Z (NBUFFX8)          0.0428    0.0848 @   0.4525 r
  core/be/be_mem/dcache/tag_mem/n135 (net)      3      22.2841              0.0000     0.4525 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[78] (saed90_248x64_1P_bit)   0.0309  -0.0070 @   0.4455 r d 
  data arrival time                                                                    0.4455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0454


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[22] (net)                           2      14.4668              0.0000     0.1000 r
  U3163/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3163/Q (AO222X1)                                               0.2170    0.1448 @   0.2450 r
  mem_resp_li[592] (net)                        1      64.7858              0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (net)                      64.7858              0.0000     0.2450 r
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2170   -0.0844 @   0.1606 r
  uce_1__uce/U796/Q (AND2X1)                                      0.1037    0.1129 @   0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2347              0.0000     0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2735 r
  tag_mem_pkt_li[48] (net)                             27.2347              0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (net)                         27.2347              0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (net)                       27.2347              0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1037   -0.0102 @   0.2633 r
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0700    0.1030 @   0.3663 r
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  28.5961             0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      28.5961              0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/icc_place115/INP (NBUFFX8)        0.0701   -0.0008 @   0.3654 r
  core/be/be_mem/dcache/tag_mem/icc_place115/Z (NBUFFX8)          0.0451    0.0845 @   0.4500 r
  core/be/be_mem/dcache/tag_mem/n86 (net)       4      27.3407              0.0000     0.4500 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[37] (saed90_248x64_1P_bit)   0.0325  -0.0043 @   0.4456 r d 
  data arrival time                                                                    0.4456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0455


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place24/INP (NBUFFX16)        0.0806   -0.0146 @   0.3601 r
  core/be/be_mem/dcache/tag_mem/icc_place24/Z (NBUFFX16)          0.0451    0.0848 @   0.4448 r
  core/be/be_mem/dcache/tag_mem/n216 (net)      5      38.0047              0.0000     0.4448 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[143] (saed90_248x64_1P_bit)   0.0451   0.0008 @   0.4457 r d 
  data arrival time                                                                    0.4457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0455


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[27] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[27] (net)                          2      17.5059              0.0000     0.1000 f
  U3171/IN4 (AO222X1)                                             0.0017    0.0002 @   0.1002 f
  U3171/Q (AO222X1)                                               0.2199    0.1926 @   0.2928 f
  mem_resp_li[597] (net)                        1      66.4181              0.0000     0.2928 f
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                                   0.0000     0.2928 f
  uce_1__uce/mem_resp_i[27] (net)                      66.4181              0.0000     0.2928 f
  uce_1__uce/U801/IN2 (AND2X1)                                    0.2199   -0.1081 @   0.1847 f
  uce_1__uce/U801/Q (AND2X1)                                      0.1018    0.1272 @   0.3119 f
  uce_1__uce/tag_mem_pkt_o[14] (net)            3      27.3955              0.0000     0.3119 f
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                                0.0000     0.3119 f
  tag_mem_pkt_li[53] (net)                             27.3955              0.0000     0.3119 f
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                             0.0000     0.3119 f
  core/tag_mem_pkt_i[57] (net)                         27.3955              0.0000     0.3119 f
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                                0.0000     0.3119 f
  core/be/tag_mem_pkt_i[14] (net)                      27.3955              0.0000     0.3119 f
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)                     0.0000     0.3119 f
  core/be/be_mem/tag_mem_pkt_i[14] (net)               27.3955              0.0000     0.3119 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)             0.0000     0.3119 f
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)        27.3955              0.0000     0.3119 f
  core/be/be_mem/dcache/U1222/IN1 (AND2X2)                        0.1018   -0.0148 @   0.2971 f
  core/be/be_mem/dcache/U1222/Q (AND2X2)                          0.0637    0.0997 @   0.3969 f
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     3  27.0490            0.0000     0.3969 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3969 f
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)      27.0490              0.0000     0.3969 f
  core/be/be_mem/dcache/tag_mem/icc_place44/INP (NBUFFX2)         0.0637   -0.0031 @   0.3938 f
  core/be/be_mem/dcache/tag_mem/icc_place44/Z (NBUFFX2)           0.0222    0.0524     0.4461 f
  core/be/be_mem/dcache/tag_mem/n192 (net)      1       2.6746              0.0000     0.4461 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[11] (saed90_248x64_1P_bit)   0.0222  -0.0004 &   0.4457 f d 
  data arrival time                                                                    0.4457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0456


  Startpoint: io_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[35] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[35] (net)                           2       9.2414              0.0000     0.1000 r
  U3179/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3179/Q (AO222X1)                                               0.2099    0.1386 @   0.2385 r
  mem_resp_li[605] (net)                        1      62.2278              0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (bp_uce_02_3)                                   0.0000     0.2385 r
  uce_1__uce/mem_resp_i[35] (net)                      62.2278              0.0000     0.2385 r
  uce_1__uce/U809/IN2 (AND2X1)                                    0.2099   -0.0754 @   0.1632 r
  uce_1__uce/U809/Q (AND2X1)                                      0.1295    0.1214 @   0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (net)            2      34.4431              0.0000     0.2846 r
  uce_1__uce/tag_mem_pkt_o[22] (bp_uce_02_3)                                0.0000     0.2846 r
  tag_mem_pkt_li[61] (net)                             34.4431              0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (bp_core_minimal_02_0)                             0.0000     0.2846 r
  core/tag_mem_pkt_i[65] (net)                         34.4431              0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (bp_be_top_02_0)                                0.0000     0.2846 r
  core/be/tag_mem_pkt_i[22] (net)                      34.4431              0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (bp_be_mem_top_02_0)                     0.0000     0.2846 r
  core/be/be_mem/tag_mem_pkt_i[22] (net)               34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (bp_be_dcache_02_0_0)             0.0000     0.2846 r
  core/be/be_mem/dcache/tag_mem_pkt_i[22] (net)        34.4431              0.0000     0.2846 r
  core/be/be_mem/dcache/U1231/IN1 (AND2X2)                        0.1297   -0.0239 @   0.2607 r
  core/be/be_mem/dcache/U1231/Q (AND2X2)                          0.0805    0.1140 @   0.3747 r
  core/be/be_mem/dcache/tag_mem_data_li[19] (net)     3  35.6109            0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3747 r
  core/be/be_mem/dcache/tag_mem/data_i[143] (net)      35.6109              0.0000     0.3747 r
  core/be/be_mem/dcache/tag_mem/icc_place24/INP (NBUFFX16)        0.0806   -0.0146 @   0.3601 r
  core/be/be_mem/dcache/tag_mem/icc_place24/Z (NBUFFX16)          0.0451    0.0848 @   0.4448 r
  core/be/be_mem/dcache/tag_mem/n216 (net)      5      38.0047              0.0000     0.4448 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[174] (saed90_248x64_1P_bit)   0.0451   0.0011 @   0.4459 r d 
  data arrival time                                                                    0.4459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      20.5398              0.0000     0.1000 r
  U3362/IN5 (AO222X1)                                             0.0025    0.0009 @   0.1009 r
  U3362/Q (AO222X1)                                               0.2049    0.1374 @   0.2383 r
  mem_resp_li[66] (net)                         1      60.7164              0.0000     0.2383 r
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2383 r
  uce_0__uce/mem_resp_i[66] (net)                      60.7164              0.0000     0.2383 r
  uce_0__uce/U162/IN2 (AND2X1)                                    0.2049   -0.0723 @   0.1660 r
  uce_0__uce/U162/Q (AND2X1)                                      0.2583    0.1726 @   0.3386 r
  uce_0__uce/data_mem_pkt_o[10] (net)           3      77.0284              0.0000     0.3386 r
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3386 r
  data_mem_pkt_li[9] (net)                             77.0284              0.0000     0.3386 r
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3386 r
  core/data_mem_pkt_i[10] (net)                        77.0284              0.0000     0.3386 r
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3386 r
  core/fe/data_mem_pkt_i[10] (net)                     77.0284              0.0000     0.3386 r
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3386 r
  core/fe/mem/data_mem_pkt_i[10] (net)                 77.0284              0.0000     0.3386 r
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3386 r
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          77.0284              0.0000     0.3386 r
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.2583   -0.0177 @   0.3210 r
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0344    0.1134     0.4344 r
  core/fe/mem/icache/n502 (net)                 1       2.4503              0.0000     0.4344 r
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0344    0.0000 &   0.4344 r
  data arrival time                                                                    0.4344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4147 r
  library hold time                                                        -0.0261     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[34] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[34] (net)                           2      11.8083              0.0000     0.1000 f
  U3178/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3178/Q (AO222X1)                                               0.1905    0.1448 @   0.2450 f
  mem_resp_li[604] (net)                        1      56.3487              0.0000     0.2450 f
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                                   0.0000     0.2450 f
  uce_1__uce/mem_resp_i[34] (net)                      56.3487              0.0000     0.2450 f
  uce_1__uce/U808/IN2 (AND2X1)                                    0.1905   -0.0452 @   0.1998 f
  uce_1__uce/U808/Q (AND2X1)                                      0.1111    0.1288 @   0.3287 f
  uce_1__uce/tag_mem_pkt_o[21] (net)            2      30.6752              0.0000     0.3287 f
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                                0.0000     0.3287 f
  tag_mem_pkt_li[60] (net)                             30.6752              0.0000     0.3287 f
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                             0.0000     0.3287 f
  core/tag_mem_pkt_i[64] (net)                         30.6752              0.0000     0.3287 f
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                                0.0000     0.3287 f
  core/be/tag_mem_pkt_i[21] (net)                      30.6752              0.0000     0.3287 f
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)                     0.0000     0.3287 f
  core/be/be_mem/tag_mem_pkt_i[21] (net)               30.6752              0.0000     0.3287 f
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)             0.0000     0.3287 f
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)        30.6752              0.0000     0.3287 f
  core/be/be_mem/dcache/U1230/IN1 (AND2X2)                        0.1112   -0.0307 @   0.2980 f
  core/be/be_mem/dcache/U1230/Q (AND2X2)                          0.0705    0.1058 @   0.4038 f
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     3  31.7701            0.0000     0.4038 f
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4038 f
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)      31.7701              0.0000     0.4038 f
  core/be/be_mem/dcache/tag_mem/icc_place55/INP (NBUFFX2)         0.0706   -0.0103 @   0.3935 f
  core/be/be_mem/dcache/tag_mem/icc_place55/Z (NBUFFX2)           0.0215    0.0525     0.4460 f
  core/be/be_mem/dcache/tag_mem/n173 (net)      1       1.7768              0.0000     0.4460 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0215   0.0000 &   0.4460 f d 
  data arrival time                                                                    0.4460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0458


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/director/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 r
  core/reset_i_hfs_netlink_24 (net)                   263.7545              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_281 (net)               263.7545              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX1)                                 0.1643    0.0605 @   0.1605 r
  core/be/icc_place13/ZN (INVX1)                                  0.2805    0.1777 @   0.3382 f
  core/be/n19 (net)                            37      99.5554              0.0000     0.3382 f
  core/be/be_checker/reset_i_hfs_netlink_291 (bp_be_checker_top_02_0)       0.0000     0.3382 f
  core/be/be_checker/reset_i_hfs_netlink_291 (net)     99.5554              0.0000     0.3382 f
  core/be/be_checker/director/reset_i_hfs_netlink_295 (bp_be_director_02_0)   0.0000   0.3382 f
  core/be/be_checker/director/reset_i_hfs_netlink_295 (net)  99.5554        0.0000     0.3382 f
  core/be/be_checker/director/U420/IN3 (OA21X1)                   0.2805   -0.0003 @   0.3379 f
  core/be/be_checker/director/U420/Q (OA21X1)                     0.0366    0.1006     0.4385 f
  core/be/be_checker/director/n213 (net)        1       3.6701              0.0000     0.4385 f
  core/be/be_checker/director/state_r_reg_0_/D (DFFX1)            0.0366   -0.0017 &   0.4368 f
  data arrival time                                                                    0.4368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3748     0.3748
  clock reconvergence pessimism                                             0.0000     0.3748
  core/be/be_checker/director/state_r_reg_0_/CLK (DFFX1)                    0.0000     0.3748 r
  library hold time                                                         0.0161     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.4368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0459


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[39] (net)                           2      13.3315              0.0000     0.1000 f
  U3184/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3184/Q (AO222X1)                                               0.2176    0.1576 @   0.2577 f
  mem_resp_li[609] (net)                        1      65.5092              0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (net)                      65.5092              0.0000     0.2577 f
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2176   -0.0751 @   0.1826 f
  uce_1__uce/U813/Q (AND2X1)                                      0.1036    0.1280 @   0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1000              0.0000     0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.3106 f
  tag_mem_pkt_li[65] (net)                             28.1000              0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (net)                         28.1000              0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (net)                      28.1000              0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1037   -0.0123 @   0.2983 f
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0571    0.0816     0.3799 f
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.1430            0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.1430              0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0571   -0.0107 &   0.3692 f
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0390    0.0762 @   0.4454 f
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      24.9617              0.0000     0.4454 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[54] (saed90_248x64_1P_bit)   0.0283   0.0007 @   0.4461 f d 
  data arrival time                                                                    0.4461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0460


  Startpoint: io_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[20] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[20] (net)                           2      13.5268              0.0000     0.1000 f
  U3161/IN6 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3161/Q (AO222X1)                                               0.1719    0.1379 @   0.2381 f
  mem_resp_li[590] (net)                        1      49.5991              0.0000     0.2381 f
  uce_1__uce/mem_resp_i[20] (bp_uce_02_3)                                   0.0000     0.2381 f
  uce_1__uce/mem_resp_i[20] (net)                      49.5991              0.0000     0.2381 f
  uce_1__uce/U794/IN2 (AND2X1)                                    0.1719   -0.0434 @   0.1947 f
  uce_1__uce/U794/Q (AND2X1)                                      0.1139    0.1281 @   0.3228 f
  uce_1__uce/tag_mem_pkt_o[7] (net)             3      31.5656              0.0000     0.3228 f
  uce_1__uce/tag_mem_pkt_o[7] (bp_uce_02_3)                                 0.0000     0.3228 f
  tag_mem_pkt_li[46] (net)                             31.5656              0.0000     0.3228 f
  core/tag_mem_pkt_i[50] (bp_core_minimal_02_0)                             0.0000     0.3228 f
  core/tag_mem_pkt_i[50] (net)                         31.5656              0.0000     0.3228 f
  core/be/tag_mem_pkt_i[7] (bp_be_top_02_0)                                 0.0000     0.3228 f
  core/be/tag_mem_pkt_i[7] (net)                       31.5656              0.0000     0.3228 f
  core/be/be_mem/tag_mem_pkt_i[7] (bp_be_mem_top_02_0)                      0.0000     0.3228 f
  core/be/be_mem/tag_mem_pkt_i[7] (net)                31.5656              0.0000     0.3228 f
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (bp_be_dcache_02_0_0)              0.0000     0.3228 f
  core/be/be_mem/dcache/tag_mem_pkt_i[7] (net)         31.5656              0.0000     0.3228 f
  core/be/be_mem/dcache/U1215/IN1 (AND2X2)                        0.1140   -0.0203 @   0.3025 f
  core/be/be_mem/dcache/U1215/Q (AND2X2)                          0.0667    0.1038 @   0.4063 f
  core/be/be_mem/dcache/tag_mem_data_li[4] (net)     3  28.7992             0.0000     0.4063 f
  core/be/be_mem/dcache/tag_mem/data_i[128] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.4063 f
  core/be/be_mem/dcache/tag_mem/data_i[128] (net)      28.7992              0.0000     0.4063 f
  core/be/be_mem/dcache/tag_mem/icc_place46/INP (NBUFFX2)         0.0667   -0.0114 @   0.3949 f
  core/be/be_mem/dcache/tag_mem/icc_place46/Z (NBUFFX2)           0.0223    0.0528     0.4477 f
  core/be/be_mem/dcache/tag_mem/n186 (net)      1       2.6410              0.0000     0.4477 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[4] (saed90_248x64_1P_bit)   0.0223  -0.0015 &   0.4462 f d 
  data arrival time                                                                    0.4462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[22] (net)                           2      14.4668              0.0000     0.1000 r
  U3163/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3163/Q (AO222X1)                                               0.2170    0.1448 @   0.2450 r
  mem_resp_li[592] (net)                        1      64.7858              0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (net)                      64.7858              0.0000     0.2450 r
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2170   -0.0844 @   0.1606 r
  uce_1__uce/U796/Q (AND2X1)                                      0.1037    0.1129 @   0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2347              0.0000     0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2735 r
  tag_mem_pkt_li[48] (net)                             27.2347              0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (net)                         27.2347              0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (net)                       27.2347              0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1037   -0.0102 @   0.2633 r
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0700    0.1030 @   0.3663 r
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  28.5961             0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      28.5961              0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/icc_place115/INP (NBUFFX8)        0.0701   -0.0008 @   0.3654 r
  core/be/be_mem/dcache/tag_mem/icc_place115/Z (NBUFFX8)          0.0451    0.0845 @   0.4500 r
  core/be/be_mem/dcache/tag_mem/n86 (net)       4      27.3407              0.0000     0.4500 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[68] (saed90_248x64_1P_bit)   0.0327  -0.0035 @   0.4465 r d 
  data arrival time                                                                    0.4465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0463


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[39] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[39] (net)                           2      13.3315              0.0000     0.1000 f
  U3184/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3184/Q (AO222X1)                                               0.2176    0.1576 @   0.2577 f
  mem_resp_li[609] (net)                        1      65.5092              0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                                   0.0000     0.2577 f
  uce_1__uce/mem_resp_i[39] (net)                      65.5092              0.0000     0.2577 f
  uce_1__uce/U813/IN2 (AND2X1)                                    0.2176   -0.0751 @   0.1826 f
  uce_1__uce/U813/Q (AND2X1)                                      0.1036    0.1280 @   0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (net)            2      28.1000              0.0000     0.3106 f
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                                0.0000     0.3106 f
  tag_mem_pkt_li[65] (net)                             28.1000              0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                             0.0000     0.3106 f
  core/tag_mem_pkt_i[69] (net)                         28.1000              0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                                0.0000     0.3106 f
  core/be/tag_mem_pkt_i[26] (net)                      28.1000              0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)                     0.0000     0.3106 f
  core/be/be_mem/tag_mem_pkt_i[26] (net)               28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)             0.0000     0.3106 f
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)        28.1000              0.0000     0.3106 f
  core/be/be_mem/dcache/U1235/IN1 (AND2X1)                        0.1037   -0.0123 @   0.2983 f
  core/be/be_mem/dcache/U1235/Q (AND2X1)                          0.0571    0.0816     0.3799 f
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     1  12.1430            0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3799 f
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)      12.1430              0.0000     0.3799 f
  core/be/be_mem/dcache/tag_mem/icc_place10/INP (NBUFFX8)         0.0571   -0.0107 &   0.3692 f
  core/be/be_mem/dcache/tag_mem/icc_place10/Z (NBUFFX8)           0.0390    0.0762 @   0.4454 f
  core/be/be_mem/dcache/tag_mem/n12 (net)       4      24.9617              0.0000     0.4454 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[85] (saed90_248x64_1P_bit)   0.0283   0.0011 @   0.4466 f d 
  data arrival time                                                                    0.4466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4466
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      22.7240              0.0000     0.1000 f
  U3366/IN5 (AO222X1)                                             0.0029    0.0004 @   0.1004 f
  U3366/Q (AO222X1)                                               0.1912    0.1456 @   0.2460 f
  mem_resp_li[70] (net)                         1      56.5928              0.0000     0.2460 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2460 f
  uce_0__uce/mem_resp_i[70] (net)                      56.5928              0.0000     0.2460 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1912   -0.0279 @   0.2181 f
  uce_0__uce/U166/Q (AND2X1)                                      0.2675    0.1982 @   0.4163 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      78.0803              0.0000     0.4163 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.4163 f
  data_mem_pkt_li[13] (net)                            78.0803              0.0000     0.4163 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.4163 f
  core/data_mem_pkt_i[14] (net)                        78.0803              0.0000     0.4163 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.4163 f
  core/fe/data_mem_pkt_i[14] (net)                     78.0803              0.0000     0.4163 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.4163 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 78.0803              0.0000     0.4163 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.4163 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          78.0803              0.0000     0.4163 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.2675   -0.0374 @   0.3789 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0409    0.0987     0.4777 f
  core/fe/mem/icache/n506 (net)                 1       4.0009              0.0000     0.4777 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0409   -0.0048 &   0.4729 f
  data arrival time                                                                    0.4729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4075 r
  library hold time                                                         0.0187     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0467


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[22] (net)                           2      14.4668              0.0000     0.1000 r
  U3163/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3163/Q (AO222X1)                                               0.2170    0.1448 @   0.2450 r
  mem_resp_li[592] (net)                        1      64.7858              0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (net)                      64.7858              0.0000     0.2450 r
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2170   -0.0844 @   0.1606 r
  uce_1__uce/U796/Q (AND2X1)                                      0.1037    0.1129 @   0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2347              0.0000     0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2735 r
  tag_mem_pkt_li[48] (net)                             27.2347              0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (net)                         27.2347              0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (net)                       27.2347              0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1037   -0.0102 @   0.2633 r
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0700    0.1030 @   0.3663 r
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  28.5961             0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      28.5961              0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/icc_place115/INP (NBUFFX8)        0.0701   -0.0008 @   0.3654 r
  core/be/be_mem/dcache/tag_mem/icc_place115/Z (NBUFFX8)          0.0451    0.0845 @   0.4500 r
  core/be/be_mem/dcache/tag_mem/n86 (net)       4      27.3407              0.0000     0.4500 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[99] (saed90_248x64_1P_bit)   0.0327  -0.0032 @   0.4468 r d 
  data arrival time                                                                    0.4468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0467


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      22.2425              0.0000     0.1000 f
  U3372/IN5 (AO222X1)                                             0.0025    0.0003 @   0.1003 f
  U3372/Q (AO222X1)                                               0.1918    0.1453 @   0.2456 f
  mem_resp_li[75] (net)                         1      56.6322              0.0000     0.2456 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2456 f
  uce_0__uce/mem_resp_i[75] (net)                      56.6322              0.0000     0.2456 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1918   -0.0463 @   0.1994 f
  uce_0__uce/U171/Q (AND2X1)                                      0.2815    0.2040 @   0.4034 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3      82.2113              0.0000     0.4034 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.4034 f
  data_mem_pkt_li[18] (net)                            82.2113              0.0000     0.4034 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.4034 f
  core/data_mem_pkt_i[19] (net)                        82.2113              0.0000     0.4034 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.4034 f
  core/fe/data_mem_pkt_i[19] (net)                     82.2113              0.0000     0.4034 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.4034 f
  core/fe/mem/data_mem_pkt_i[19] (net)                 82.2113              0.0000     0.4034 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.4034 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)          82.2113              0.0000     0.4034 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.2815   -0.0196 @   0.3838 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0376    0.0970     0.4808 f
  core/fe/mem/icache/n511 (net)                 1       2.9098              0.0000     0.4808 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0376    0.0000 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4160 r
  library hold time                                                         0.0181     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0468


  Startpoint: io_resp_i[22]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[22] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[22] (net)                           2      14.4668              0.0000     0.1000 r
  U3163/IN6 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3163/Q (AO222X1)                                               0.2170    0.1448 @   0.2450 r
  mem_resp_li[592] (net)                        1      64.7858              0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (bp_uce_02_3)                                   0.0000     0.2450 r
  uce_1__uce/mem_resp_i[22] (net)                      64.7858              0.0000     0.2450 r
  uce_1__uce/U796/IN2 (AND2X1)                                    0.2170   -0.0844 @   0.1606 r
  uce_1__uce/U796/Q (AND2X1)                                      0.1037    0.1129 @   0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (net)             2      27.2347              0.0000     0.2735 r
  uce_1__uce/tag_mem_pkt_o[9] (bp_uce_02_3)                                 0.0000     0.2735 r
  tag_mem_pkt_li[48] (net)                             27.2347              0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (bp_core_minimal_02_0)                             0.0000     0.2735 r
  core/tag_mem_pkt_i[52] (net)                         27.2347              0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (bp_be_top_02_0)                                 0.0000     0.2735 r
  core/be/tag_mem_pkt_i[9] (net)                       27.2347              0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (bp_be_mem_top_02_0)                      0.0000     0.2735 r
  core/be/be_mem/tag_mem_pkt_i[9] (net)                27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (bp_be_dcache_02_0_0)              0.0000     0.2735 r
  core/be/be_mem/dcache/tag_mem_pkt_i[9] (net)         27.2347              0.0000     0.2735 r
  core/be/be_mem/dcache/U1217/IN1 (AND2X2)                        0.1037   -0.0102 @   0.2633 r
  core/be/be_mem/dcache/U1217/Q (AND2X2)                          0.0700    0.1030 @   0.3663 r
  core/be/be_mem/dcache/tag_mem_data_li[6] (net)     3  28.5961             0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3663 r
  core/be/be_mem/dcache/tag_mem/data_i[130] (net)      28.5961              0.0000     0.3663 r
  core/be/be_mem/dcache/tag_mem/icc_place115/INP (NBUFFX8)        0.0701   -0.0008 @   0.3654 r
  core/be/be_mem/dcache/tag_mem/icc_place115/Z (NBUFFX8)          0.0451    0.0845 @   0.4500 r
  core/be/be_mem/dcache/tag_mem/n86 (net)       4      27.3407              0.0000     0.4500 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[130] (saed90_248x64_1P_bit)   0.0326  -0.0030 @   0.4470 r d 
  data arrival time                                                                    0.4470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0469


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place114/INP (NBUFFX8)        0.0738   -0.0052 @   0.3652 r
  core/be/be_mem/dcache/tag_mem/icc_place114/Z (NBUFFX8)          0.0468    0.0863 @   0.4515 r
  core/be/be_mem/dcache/tag_mem/n85 (net)       4      30.5115              0.0000     0.4515 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)   0.0337  -0.0044 @   0.4471 r d 
  data arrival time                                                                    0.4471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0470


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[25] (net)                           2      15.2008              0.0000     0.1000 f
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3168/Q (AO222X1)                                               0.1927    0.1486 @   0.2491 f
  mem_resp_li[595] (net)                        1      56.8103              0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (net)                      56.8103              0.0000     0.2491 f
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1927   -0.0566 @   0.1925 f
  uce_1__uce/U799/Q (AND2X1)                                      0.1234    0.1333 @   0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.3772              0.0000     0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.3258 f
  tag_mem_pkt_li[51] (net)                             33.3772              0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (net)                         33.3772              0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (net)                      33.3772              0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1234   -0.0304 @   0.2954 f
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0817    0.0988     0.3942 f
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.5457             0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.5457              0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0817   -0.0104 &   0.3838 f
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0417    0.0692     0.4530 f
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4530 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[40] (saed90_248x64_1P_bit)   0.0417  -0.0059 &   0.4471 f d 
  data arrival time                                                                    0.4471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0470


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      14.2657              0.0000     0.1000 f
  U3418/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3418/Q (AO222X1)                                               0.2664    0.1794 @   0.2796 f
  mem_resp_li[114] (net)                        1      81.4363              0.0000     0.2796 f
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                                  0.0000     0.2796 f
  uce_0__uce/mem_resp_i[114] (net)                     81.4363              0.0000     0.2796 f
  uce_0__uce/U215/IN2 (AND2X1)                                    0.2664   -0.0672 @   0.2124 f
  uce_0__uce/U215/Q (AND2X1)                                      0.2890    0.2165 @   0.4289 f
  uce_0__uce/data_mem_pkt_o[58] (net)           3      84.5513              0.0000     0.4289 f
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                               0.0000     0.4289 f
  data_mem_pkt_li[57] (net)                            84.5513              0.0000     0.4289 f
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                            0.0000     0.4289 f
  core/data_mem_pkt_i[58] (net)                        84.5513              0.0000     0.4289 f
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                               0.0000     0.4289 f
  core/fe/data_mem_pkt_i[58] (net)                     84.5513              0.0000     0.4289 f
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                           0.0000     0.4289 f
  core/fe/mem/data_mem_pkt_i[58] (net)                 84.5513              0.0000     0.4289 f
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)                 0.0000     0.4289 f
  core/fe/mem/icache/data_mem_pkt_i[58] (net)          84.5513              0.0000     0.4289 f
  core/fe/mem/icache/U1502/IN1 (MUX21X1)                          0.2890   -0.0450 @   0.3838 f
  core/fe/mem/icache/U1502/Q (MUX21X1)                            0.0360    0.0970     0.4809 f
  core/fe/mem/icache/n550 (net)                 1       2.6865              0.0000     0.4809 f
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)       0.0360    0.0000 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                             0.0000     0.4154
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)               0.0000     0.4154 r
  library hold time                                                         0.0185     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0470


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                24     263.7545              0.0000     0.1000 r
  icc_place1857/INP (NBUFFX2)                                     0.1273    0.0167 @   0.1167 r
  icc_place1857/Z (NBUFFX2)                                       0.3936    0.2116 @   0.3282 r
  n2493 (net)                                  39     237.4232              0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (bp_core_minimal_02_0)                        0.0000     0.3282 r
  core/reset_i_hfs_netlink_27 (net)                   237.4232              0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (bp_be_top_02_0)                          0.0000     0.3282 r
  core/be/reset_i_hfs_netlink_283 (net)               237.4232              0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (bp_be_mem_top_02_0)               0.0000     0.3282 r
  core/be/be_mem/reset_i_hfs_netlink_308 (net)        237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (bp_be_dcache_02_0_0)       0.0000     0.3282 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_320 (net) 237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (bsg_dff_reset_width_p1_13)   0.0000   0.3282 r
  core/be/be_mem/dcache/cache_req_v_reg/reset_i (net) 237.4232              0.0000     0.3282 r
  core/be/be_mem/dcache/cache_req_v_reg/U4/IN1 (NOR2X0)           0.3936    0.0383 @   0.3665 r
  core/be/be_mem/dcache/cache_req_v_reg/U4/QN (NOR2X0)            0.0541    0.0718     0.4383 f
  core/be/be_mem/dcache/cache_req_v_reg/n3 (net)     1   3.5655             0.0000     0.4383 f
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/D (DFFX1)   0.0541    0.0000 &   0.4383 f
  data arrival time                                                                    0.4383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3811     0.3811
  clock reconvergence pessimism                                             0.0000     0.3811
  core/be/be_mem/dcache/cache_req_v_reg/data_r_reg_0_/CLK (DFFX1)           0.0000     0.3811 r
  library hold time                                                         0.0102     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.4383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0470


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place114/INP (NBUFFX8)        0.0738   -0.0052 @   0.3652 r
  core/be/be_mem/dcache/tag_mem/icc_place114/Z (NBUFFX8)          0.0468    0.0863 @   0.4515 r
  core/be/be_mem/dcache/tag_mem/n85 (net)       4      30.5115              0.0000     0.4515 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)   0.0339  -0.0042 @   0.4472 r d 
  data arrival time                                                                    0.4472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0471


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[25] (net)                           2      15.2008              0.0000     0.1000 f
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3168/Q (AO222X1)                                               0.1927    0.1486 @   0.2491 f
  mem_resp_li[595] (net)                        1      56.8103              0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (net)                      56.8103              0.0000     0.2491 f
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1927   -0.0566 @   0.1925 f
  uce_1__uce/U799/Q (AND2X1)                                      0.1234    0.1333 @   0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.3772              0.0000     0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.3258 f
  tag_mem_pkt_li[51] (net)                             33.3772              0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (net)                         33.3772              0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (net)                      33.3772              0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1234   -0.0304 @   0.2954 f
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0817    0.0988     0.3942 f
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.5457             0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.5457              0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0817   -0.0104 &   0.3838 f
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0417    0.0692     0.4530 f
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4530 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[71] (saed90_248x64_1P_bit)   0.0417  -0.0057 &   0.4473 f d 
  data arrival time                                                                    0.4473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0472


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1604    0.0582 @   0.1582 f
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3291    0.1764 @   0.3346 r
  core/be/be_mem/csr/n42 (net)                 37      99.3932              0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.3932     0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/U4/IN2 (AND2X1)                  0.3292    0.0011 @   0.3357 r
  core/be/be_mem/csr/mideleg_reg/U4/Q (AND2X1)                    0.0296    0.0820     0.4176 r
  core/be/be_mem/csr/mideleg_reg/n6 (net)       1       2.4336              0.0000     0.4176 r
  core/be/be_mem/csr/mideleg_reg/data_r_reg_2_/D (DFFX1)          0.0296    0.0000 &   0.4177 r
  data arrival time                                                                    0.4177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_2_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                        -0.0245     0.3704
  data required time                                                                   0.3704
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3704
  data arrival time                                                                   -0.4177
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: io_resp_i[36]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[36] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[36] (net)                           2       8.3311              0.0000     0.1000 r
  U3181/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 r
  U3181/Q (AO222X1)                                               0.1962    0.1359 @   0.2358 r
  mem_resp_li[606] (net)                        1      57.8048              0.0000     0.2358 r
  uce_1__uce/mem_resp_i[36] (bp_uce_02_3)                                   0.0000     0.2358 r
  uce_1__uce/mem_resp_i[36] (net)                      57.8048              0.0000     0.2358 r
  uce_1__uce/U810/IN2 (AND2X1)                                    0.1962   -0.0506 @   0.1853 r
  uce_1__uce/U810/Q (AND2X1)                                      0.1361    0.1225 @   0.3078 r
  uce_1__uce/tag_mem_pkt_o[23] (net)            2      36.4859              0.0000     0.3078 r
  uce_1__uce/tag_mem_pkt_o[23] (bp_uce_02_3)                                0.0000     0.3078 r
  tag_mem_pkt_li[62] (net)                             36.4859              0.0000     0.3078 r
  core/tag_mem_pkt_i[66] (bp_core_minimal_02_0)                             0.0000     0.3078 r
  core/tag_mem_pkt_i[66] (net)                         36.4859              0.0000     0.3078 r
  core/be/tag_mem_pkt_i[23] (bp_be_top_02_0)                                0.0000     0.3078 r
  core/be/tag_mem_pkt_i[23] (net)                      36.4859              0.0000     0.3078 r
  core/be/be_mem/tag_mem_pkt_i[23] (bp_be_mem_top_02_0)                     0.0000     0.3078 r
  core/be/be_mem/tag_mem_pkt_i[23] (net)               36.4859              0.0000     0.3078 r
  core/be/be_mem/dcache/tag_mem_pkt_i[23] (bp_be_dcache_02_0_0)             0.0000     0.3078 r
  core/be/be_mem/dcache/tag_mem_pkt_i[23] (net)        36.4859              0.0000     0.3078 r
  core/be/be_mem/dcache/U1232/IN1 (AND2X2)                        0.1363   -0.0230 @   0.2848 r
  core/be/be_mem/dcache/U1232/Q (AND2X2)                          0.0715    0.1096 @   0.3943 r
  core/be/be_mem/dcache/tag_mem_data_li[20] (net)     3  28.2704            0.0000     0.3943 r
  core/be/be_mem/dcache/tag_mem/data_i[144] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3943 r
  core/be/be_mem/dcache/tag_mem/data_i[144] (net)      28.2704              0.0000     0.3943 r
  core/be/be_mem/dcache/tag_mem/icc_place186/INP (NBUFFX2)        0.0715   -0.0040 @   0.3903 r
  core/be/be_mem/dcache/tag_mem/icc_place186/Z (NBUFFX2)          0.0253    0.0570     0.4474 r
  core/be/be_mem/dcache/tag_mem/n194 (net)      1       2.6580              0.0000     0.4474 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[20] (saed90_248x64_1P_bit)   0.0253   0.0000 &   0.4474 r d 
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: io_resp_i[25]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[25] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[25] (net)                           2      15.2008              0.0000     0.1000 f
  U3168/IN6 (AO222X1)                                             0.0014    0.0005 @   0.1005 f
  U3168/Q (AO222X1)                                               0.1927    0.1486 @   0.2491 f
  mem_resp_li[595] (net)                        1      56.8103              0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (bp_uce_02_3)                                   0.0000     0.2491 f
  uce_1__uce/mem_resp_i[25] (net)                      56.8103              0.0000     0.2491 f
  uce_1__uce/U799/IN2 (AND2X1)                                    0.1927   -0.0566 @   0.1925 f
  uce_1__uce/U799/Q (AND2X1)                                      0.1234    0.1333 @   0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (net)            2      33.3772              0.0000     0.3258 f
  uce_1__uce/tag_mem_pkt_o[12] (bp_uce_02_3)                                0.0000     0.3258 f
  tag_mem_pkt_li[51] (net)                             33.3772              0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (bp_core_minimal_02_0)                             0.0000     0.3258 f
  core/tag_mem_pkt_i[55] (net)                         33.3772              0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (bp_be_top_02_0)                                0.0000     0.3258 f
  core/be/tag_mem_pkt_i[12] (net)                      33.3772              0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (bp_be_mem_top_02_0)                     0.0000     0.3258 f
  core/be/be_mem/tag_mem_pkt_i[12] (net)               33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (bp_be_dcache_02_0_0)             0.0000     0.3258 f
  core/be/be_mem/dcache/tag_mem_pkt_i[12] (net)        33.3772              0.0000     0.3258 f
  core/be/be_mem/dcache/U1220/IN1 (AND2X1)                        0.1234   -0.0304 @   0.2954 f
  core/be/be_mem/dcache/U1220/Q (AND2X1)                          0.0817    0.0988     0.3942 f
  core/be/be_mem/dcache/tag_mem_data_li[9] (net)     3  20.5457             0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3942 f
  core/be/be_mem/dcache/tag_mem/data_i[133] (net)      20.5457              0.0000     0.3942 f
  core/be/be_mem/dcache/tag_mem/icc_place99/INP (NBUFFX2)         0.0817   -0.0104 &   0.3838 f
  core/be/be_mem/dcache/tag_mem/icc_place99/Z (NBUFFX2)           0.0417    0.0692     0.4530 f
  core/be/be_mem/dcache/tag_mem/n67 (net)       3      16.8476              0.0000     0.4530 f
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[102] (saed90_248x64_1P_bit)   0.0417  -0.0056 &   0.4474 f d 
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: io_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[32] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[32] (net)                           2      15.7504              0.0000     0.1000 r
  U3176/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3176/Q (AO222X1)                                               0.2271    0.1461 @   0.2463 r
  mem_resp_li[602] (net)                        1      67.9666              0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (bp_uce_02_3)                                   0.0000     0.2463 r
  uce_1__uce/mem_resp_i[32] (net)                      67.9666              0.0000     0.2463 r
  uce_1__uce/U806/IN2 (AND2X1)                                    0.2271   -0.0796 @   0.1667 r
  uce_1__uce/U806/Q (AND2X1)                                      0.1031    0.1135     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (net)            2      26.6566              0.0000     0.2802 r
  uce_1__uce/tag_mem_pkt_o[19] (bp_uce_02_3)                                0.0000     0.2802 r
  tag_mem_pkt_li[58] (net)                             26.6566              0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (bp_core_minimal_02_0)                             0.0000     0.2802 r
  core/tag_mem_pkt_i[62] (net)                         26.6566              0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (bp_be_top_02_0)                                0.0000     0.2802 r
  core/be/tag_mem_pkt_i[19] (net)                      26.6566              0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (bp_be_mem_top_02_0)                     0.0000     0.2802 r
  core/be/be_mem/tag_mem_pkt_i[19] (net)               26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (bp_be_dcache_02_0_0)             0.0000     0.2802 r
  core/be/be_mem/dcache/tag_mem_pkt_i[19] (net)        26.6566              0.0000     0.2802 r
  core/be/be_mem/dcache/U1228/IN1 (AND2X2)                        0.1031   -0.0092 &   0.2710 r
  core/be/be_mem/dcache/U1228/Q (AND2X2)                          0.0757    0.1062 @   0.3772 r
  core/be/be_mem/dcache/tag_mem_data_li[16] (net)     3  32.8943            0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3772 r
  core/be/be_mem/dcache/tag_mem/data_i[140] (net)      32.8943              0.0000     0.3772 r
  core/be/be_mem/dcache/tag_mem/icc_place160/INP (NBUFFX8)        0.0758   -0.0095 @   0.3677 r
  core/be/be_mem/dcache/tag_mem/icc_place160/Z (NBUFFX8)          0.0428    0.0848 @   0.4525 r
  core/be/be_mem/dcache/tag_mem/n135 (net)      3      22.2841              0.0000     0.4525 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)   0.0309  -0.0051 @   0.4474 r d 
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0473


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2      14.6579              0.0000     0.1000 f
  U3398/IN1 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3398/Q (AO222X1)                                               0.1352    0.1657 @   0.2659 f
  mem_resp_li[97] (net)                         1      37.3454              0.0000     0.2659 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2659 f
  uce_0__uce/mem_resp_i[97] (net)                      37.3454              0.0000     0.2659 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1352   -0.0300 @   0.2359 f
  uce_0__uce/U196/Q (AND2X1)                                      0.2717    0.1928 @   0.4287 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3      79.1788              0.0000     0.4287 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.4287 f
  data_mem_pkt_li[40] (net)                            79.1788              0.0000     0.4287 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.4287 f
  core/data_mem_pkt_i[41] (net)                        79.1788              0.0000     0.4287 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.4287 f
  core/fe/data_mem_pkt_i[41] (net)                     79.1788              0.0000     0.4287 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.4287 f
  core/fe/mem/data_mem_pkt_i[41] (net)                 79.1788              0.0000     0.4287 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.4287 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)          79.1788              0.0000     0.4287 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.2717   -0.0453 @   0.3834 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0380    0.0968     0.4801 f
  core/fe/mem/icache/n533 (net)                 1       3.0789              0.0000     0.4801 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0380    0.0000 &   0.4802 f
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4148 r
  library hold time                                                         0.0180     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0474


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place114/INP (NBUFFX8)        0.0738   -0.0052 @   0.3652 r
  core/be/be_mem/dcache/tag_mem/icc_place114/Z (NBUFFX8)          0.0468    0.0863 @   0.4515 r
  core/be/be_mem/dcache/tag_mem/n85 (net)       4      30.5115              0.0000     0.4515 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)   0.0339  -0.0037 @   0.4477 r d 
  data arrival time                                                                    0.4477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0476


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      20.1981              0.0000     0.1000 f
  U3368/IN1 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3368/Q (AO222X1)                                               0.1350    0.1655 @   0.2658 f
  mem_resp_li[72] (net)                         1      37.1681              0.0000     0.2658 f
  uce_0__uce/mem_resp_i[72] (bp_uce_02_2)                                   0.0000     0.2658 f
  uce_0__uce/mem_resp_i[72] (net)                      37.1681              0.0000     0.2658 f
  uce_0__uce/U168/IN2 (AND2X1)                                    0.1350   -0.0306 @   0.2351 f
  uce_0__uce/U168/Q (AND2X1)                                      0.2410    0.1812 @   0.4163 f
  uce_0__uce/data_mem_pkt_o[16] (net)           3      70.5822              0.0000     0.4163 f
  uce_0__uce/data_mem_pkt_o[16] (bp_uce_02_2)                               0.0000     0.4163 f
  data_mem_pkt_li[15] (net)                            70.5822              0.0000     0.4163 f
  core/data_mem_pkt_i[16] (bp_core_minimal_02_0)                            0.0000     0.4163 f
  core/data_mem_pkt_i[16] (net)                        70.5822              0.0000     0.4163 f
  core/fe/data_mem_pkt_i[16] (bp_fe_top_02_0)                               0.0000     0.4163 f
  core/fe/data_mem_pkt_i[16] (net)                     70.5822              0.0000     0.4163 f
  core/fe/mem/data_mem_pkt_i[16] (bp_fe_mem_02_0)                           0.0000     0.4163 f
  core/fe/mem/data_mem_pkt_i[16] (net)                 70.5822              0.0000     0.4163 f
  core/fe/mem/icache/data_mem_pkt_i[16] (bp_fe_icache_02_0)                 0.0000     0.4163 f
  core/fe/mem/icache/data_mem_pkt_i[16] (net)          70.5822              0.0000     0.4163 f
  core/fe/mem/icache/U1539/IN1 (MUX21X1)                          0.2410   -0.0288 @   0.3875 f
  core/fe/mem/icache/U1539/Q (MUX21X1)                            0.0374    0.0933     0.4808 f
  core/fe/mem/icache/n508 (net)                 1       2.7726              0.0000     0.4808 f
  core/fe/mem/icache/uncached_load_data_r_reg_14_/D (DFFX1)       0.0374    0.0000 &   0.4809 f
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/mem/icache/uncached_load_data_r_reg_14_/CLK (DFFX1)               0.0000     0.4150 r
  library hold time                                                         0.0181     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0477


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[18] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[18] (net)                           2      13.5429              0.0000     0.1000 r
  U3159/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3159/Q (AO222X1)                                               0.2077    0.1387 @   0.2390 r
  mem_resp_li[588] (net)                        1      61.8212              0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                                   0.0000     0.2390 r
  uce_1__uce/mem_resp_i[18] (net)                      61.8212              0.0000     0.2390 r
  uce_1__uce/U792/IN2 (AND2X1)                                    0.2077   -0.0677 @   0.1713 r
  uce_1__uce/U792/Q (AND2X1)                                      0.1150    0.1174 @   0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3      31.3013              0.0000     0.2887 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                                 0.0000     0.2887 r
  tag_mem_pkt_li[44] (net)                             31.3013              0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                             0.0000     0.2887 r
  core/tag_mem_pkt_i[48] (net)                         31.3013              0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                                 0.0000     0.2887 r
  core/be/tag_mem_pkt_i[5] (net)                       31.3013              0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)                      0.0000     0.2887 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)              0.0000     0.2887 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)         31.3013              0.0000     0.2887 r
  core/be/be_mem/dcache/U1213/IN1 (AND2X2)                        0.1151   -0.0257 @   0.2630 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                          0.0738    0.1074 @   0.3704 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     3  30.9096             0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3704 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)      30.9096              0.0000     0.3704 r
  core/be/be_mem/dcache/tag_mem/icc_place114/INP (NBUFFX8)        0.0738   -0.0052 @   0.3652 r
  core/be/be_mem/dcache/tag_mem/icc_place114/Z (NBUFFX8)          0.0468    0.0863 @   0.4515 r
  core/be/be_mem/dcache/tag_mem/n85 (net)       4      30.5115              0.0000     0.4515 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)   0.0339  -0.0036 @   0.4479 r d 
  data arrival time                                                                    0.4479

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0478


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[16] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[16] (net)                           2      14.8587              0.0000     0.1000 r
  U3157/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3157/Q (AO222X1)                                               0.1765    0.1248 @   0.2251 r
  mem_resp_li[586] (net)                        1      51.0696              0.0000     0.2251 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                                   0.0000     0.2251 r
  uce_1__uce/mem_resp_i[16] (net)                      51.0696              0.0000     0.2251 r
  uce_1__uce/U790/IN2 (AND2X1)                                    0.1765   -0.0246 @   0.2005 r
  uce_1__uce/U790/Q (AND2X1)                                      0.1255    0.1165 @   0.3170 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2      33.3536              0.0000     0.3170 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                                 0.0000     0.3170 r
  tag_mem_pkt_li[42] (net)                             33.3536              0.0000     0.3170 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                             0.0000     0.3170 r
  core/tag_mem_pkt_i[46] (net)                         33.3536              0.0000     0.3170 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                                 0.0000     0.3170 r
  core/be/tag_mem_pkt_i[3] (net)                       33.3536              0.0000     0.3170 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)                      0.0000     0.3170 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                33.3536              0.0000     0.3170 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)              0.0000     0.3170 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)         33.3536              0.0000     0.3170 r
  core/be/be_mem/dcache/U1211/IN1 (AND2X2)                        0.1257   -0.0161 @   0.3009 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                          0.0521    0.0957     0.3966 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     2  14.2889             0.0000     0.3966 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)   0.0000   0.3966 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (net)      14.2889              0.0000     0.3966 r
  core/be/be_mem/dcache/tag_mem/icc_place53/INP (NBUFFX2)         0.0521    0.0004 &   0.3970 r
  core/be/be_mem/dcache/tag_mem/icc_place53/Z (NBUFFX2)           0.0233    0.0519     0.4489 r
  core/be/be_mem/dcache/tag_mem/n177 (net)      1       1.9593              0.0000     0.4489 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)   0.0233  -0.0004 &   0.4485 r d 
  data arrival time                                                                    0.4485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                             0.0000     0.3501
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)        0.0000     0.3501 r
  library hold time                                                         0.0500     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.4485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0484


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2       8.9440              0.0000     0.1000 r
  U3419/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 r
  U3419/Q (AO222X1)                                               0.2292    0.1450 @   0.2452 r
  mem_resp_li[115] (net)                        1      67.8953              0.0000     0.2452 r
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2452 r
  uce_0__uce/mem_resp_i[115] (net)                     67.8953              0.0000     0.2452 r
  uce_0__uce/U216/IN2 (AND2X1)                                    0.2292   -0.0463 @   0.1989 r
  uce_0__uce/U216/Q (AND2X1)                                      0.2432    0.1692 @   0.3681 r
  uce_0__uce/data_mem_pkt_o[59] (net)           3      71.9574              0.0000     0.3681 r
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.3681 r
  data_mem_pkt_li[58] (net)                            71.9574              0.0000     0.3681 r
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.3681 r
  core/data_mem_pkt_i[59] (net)                        71.9574              0.0000     0.3681 r
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.3681 r
  core/fe/data_mem_pkt_i[59] (net)                     71.9574              0.0000     0.3681 r
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.3681 r
  core/fe/mem/data_mem_pkt_i[59] (net)                 71.9574              0.0000     0.3681 r
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.3681 r
  core/fe/mem/icache/data_mem_pkt_i[59] (net)          71.9574              0.0000     0.3681 r
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.2432   -0.0442 @   0.3239 r
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0373    0.1131     0.4370 r
  core/fe/mem/icache/n551 (net)                 1       3.4523              0.0000     0.4370 r
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0373    0.0000 &   0.4370 r
  data arrival time                                                                    0.4370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  clock reconvergence pessimism                                             0.0000     0.4155
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.4155 r
  library hold time                                                        -0.0269     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0484


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      18.3334              0.0000     0.1000 f
  U3390/IN3 (AO222X1)                                             0.0017    0.0003 @   0.1003 f
  U3390/Q (AO222X1)                                               0.1395    0.1522     0.2525 f
  mem_resp_li[89] (net)                         1      40.5613              0.0000     0.2525 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2525 f
  uce_0__uce/mem_resp_i[89] (net)                      40.5613              0.0000     0.2525 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.1395   -0.0399 &   0.2126 f
  uce_0__uce/U187/Q (AND2X1)                                      0.2904    0.2010 @   0.4136 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3      84.6075              0.0000     0.4136 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.4136 f
  data_mem_pkt_li[32] (net)                            84.6075              0.0000     0.4136 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.4136 f
  core/data_mem_pkt_i[33] (net)                        84.6075              0.0000     0.4136 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.4136 f
  core/fe/data_mem_pkt_i[33] (net)                     84.6075              0.0000     0.4136 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.4136 f
  core/fe/mem/data_mem_pkt_i[33] (net)                 84.6075              0.0000     0.4136 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.4136 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)          84.6075              0.0000     0.4136 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.2904   -0.0293 @   0.3843 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0382    0.0981     0.4823 f
  core/fe/mem/icache/n525 (net)                 1       3.0867              0.0000     0.4823 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0382    0.0000 &   0.4824 f
  data arrival time                                                                    0.4824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.4160 r
  library hold time                                                         0.0180     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.4824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0485


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1604    0.0582 @   0.1582 f
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3291    0.1764 @   0.3346 r
  core/be/be_mem/csr/n42 (net)                 37      99.3932              0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.3932     0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/U6/IN2 (AND2X1)                  0.3292    0.0016 @   0.3361 r
  core/be/be_mem/csr/mideleg_reg/U6/Q (AND2X1)                    0.0306    0.0826     0.4187 r
  core/be/be_mem/csr/mideleg_reg/n2 (net)       1       2.7299              0.0000     0.4187 r
  core/be/be_mem/csr/mideleg_reg/data_r_reg_0_/D (DFFX1)          0.0306    0.0000 &   0.4187 r
  data arrival time                                                                    0.4187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_0_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                        -0.0247     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.4187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0485


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mideleg_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                24     259.5514              0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (bp_core_minimal_02_0)                        0.0000     0.1000 f
  core/reset_i_hfs_netlink_24 (net)                   259.5514              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (bp_be_top_02_0)                          0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_281 (net)               259.5514              0.0000     0.1000 f
  core/be/be_mem/IN50 (bp_be_mem_top_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/IN50 (net)                           259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN37 (net)                       259.5514              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place101/INP (INVX1)                     0.1604    0.0582 @   0.1582 f
  core/be/be_mem/csr/icc_place101/ZN (INVX1)                      0.3291    0.1764 @   0.3346 r
  core/be/be_mem/csr/n42 (net)                 37      99.3932              0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (bsg_dff_reset_width_p3_0)   0.0000   0.3346 r
  core/be/be_mem/csr/mideleg_reg/reset_i_hfs_netlink_350 (net)  99.3932     0.0000     0.3346 r
  core/be/be_mem/csr/mideleg_reg/U5/IN2 (AND2X1)                  0.3292    0.0015 @   0.3361 r
  core/be/be_mem/csr/mideleg_reg/U5/Q (AND2X1)                    0.0306    0.0826     0.4188 r
  core/be/be_mem/csr/mideleg_reg/n4 (net)       1       2.7648              0.0000     0.4188 r
  core/be/be_mem/csr/mideleg_reg/data_r_reg_1_/D (DFFX1)          0.0306    0.0000 &   0.4188 r
  data arrival time                                                                    0.4188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3949     0.3949
  clock reconvergence pessimism                                             0.0000     0.3949
  core/be/be_mem/csr/mideleg_reg/data_r_reg_1_/CLK (DFFX1)                  0.0000     0.3949 r
  library hold time                                                        -0.0247     0.3702
  data required time                                                                   0.3702
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3702
  data arrival time                                                                   -0.4188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0486


1
