ISim log file
Running: E:\vlsi\mytest\tb_ripple_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/vlsi/mytest/tb_ripple_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/fa0/, width 1 of formal port cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 700 ns : File "E:/vlsi/mytest/tb_ripple.v" Line 51
