

================================================================
== Vitis HLS Report for 'dut_Pipeline_SHIFT'
================================================================
* Date:           Thu Dec 19 08:55:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|       52|  59.500 ns|  0.442 us|    7|   52|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        5|       50|         3|          3|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 6 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln238_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln238"   --->   Operation 9 'read' 'zext_ln238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln238_cast = zext i6 %zext_ln238_read"   --->   Operation 10 'zext' 'zext_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %zext_ln238_cast, i7 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i65 0, i65 %k_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_2 = load i6 %x" [./bignum.h:238]   --->   Operation 15 'load' 'x_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_2, i32 5" [./bignum.h:238]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %tmp, void %.split8, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.i.loopexit.loopexit.exitStub" [./bignum.h:238]   --->   Operation 19 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i7 %j"   --->   Operation 20 'load' 'j_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_32 = trunc i7 %j_load"   --->   Operation 21 'trunc' 'empty_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./bignum.h:235]   --->   Operation 22 'specloopname' 'specloopname_ln235' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln240 = icmp_eq  i7 %j_load, i7 0" [./bignum.h:240]   --->   Operation 23 'icmp' 'icmp_ln240' <Predicate = (!tmp)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i28.i, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.i.loopexit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 24 'br' 'br_ln240' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln241 = add i5 %empty_32, i5 31" [./bignum.h:241]   --->   Operation 25 'add' 'add_ln241' <Predicate = (!tmp & !icmp_ln240)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i5 %add_ln241"   --->   Operation 26 'zext' 'zext_ln1691' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%e_digits_data_V_addr = getelementptr i64 %e_digits_data_V, i64 0, i64 %zext_ln1691" [./bignum.h:67]   --->   Operation 27 'getelementptr' 'e_digits_data_V_addr' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%e_digits_data_V_load = load i5 %e_digits_data_V_addr" [./bignum.h:67]   --->   Operation 28 'load' 'e_digits_data_V_load' <Predicate = (!tmp & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln240_1 = icmp_eq  i7 %j_load, i7 1" [./bignum.h:240]   --->   Operation 29 'icmp' 'icmp_ln240_1' <Predicate = (!tmp & !icmp_ln240)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln241_1 = add i7 %j_load, i7 126" [./bignum.h:241]   --->   Operation 30 'add' 'add_ln241_1' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i7 %add_ln241_1" [./bignum.h:67]   --->   Operation 31 'zext' 'zext_ln67' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%e_digits_data_V_addr_1 = getelementptr i64 %e_digits_data_V, i64 0, i64 %zext_ln67" [./bignum.h:67]   --->   Operation 32 'getelementptr' 'e_digits_data_V_addr_1' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%k_V_8 = load i5 %e_digits_data_V_addr_1" [./bignum.h:67]   --->   Operation 33 'load' 'k_V_8' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%x_3 = add i6 %x_2, i6 2" [./bignum.h:238]   --->   Operation 34 'add' 'x_3' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln241 = store i7 %add_ln241_1, i7 %j" [./bignum.h:241]   --->   Operation 35 'store' 'store_ln241' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln238 = store i6 %x_3, i6 %x" [./bignum.h:238]   --->   Operation 36 'store' 'store_ln238' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%k_V_load = load i65 %k_V"   --->   Operation 37 'load' 'k_V_load' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%e_digits_data_V_load = load i5 %e_digits_data_V_addr" [./bignum.h:67]   --->   Operation 38 'load' 'e_digits_data_V_load' <Predicate = (!tmp & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_load, i32 64"   --->   Operation 39 'bitselect' 'tmp_5' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %e_digits_data_V_load, i32 1, i32 63"   --->   Operation 40 'partselect' 'tmp_2' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%k_V_8 = load i5 %e_digits_data_V_addr_1" [./bignum.h:67]   --->   Operation 41 'load' 'k_V_8' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %k_V_8, i32 1, i32 63"   --->   Operation 42 'partselect' 'tmp_3' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_31 = trunc i64 %k_V_8" [./bignum.h:67]   --->   Operation 43 'trunc' 'empty_31' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%phitmp_cast = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 %empty_31, i64 0" [./bignum.h:67]   --->   Operation 44 'bitconcatenate' 'phitmp_cast' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln67 = store i65 %phitmp_cast, i65 %k_V" [./bignum.h:67]   --->   Operation 45 'store' 'store_ln67' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_5, i63 %tmp_2"   --->   Operation 46 'bitconcatenate' 'trunc_ln3' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln3, i5 %e_digits_data_V_addr" [./bignum.h:60]   --->   Operation 47 'store' 'store_ln60' <Predicate = (!tmp & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240_1, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i28.i.1, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.i.loopexit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 48 'br' 'br_ln240' <Predicate = (!tmp & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1543 = trunc i64 %e_digits_data_V_load"   --->   Operation 49 'trunc' 'trunc_ln1543' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln223_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %trunc_ln1543, i63 %tmp_3"   --->   Operation 50 'bitconcatenate' 'trunc_ln223_1' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223_1, i5 %e_digits_data_V_addr_1" [./bignum.h:60]   --->   Operation 51 'store' 'store_ln60' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln240 & !icmp_ln240_1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln240_1) | (icmp_ln240) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load') on local variable 'j' [19]  (0 ns)
	'add' operation ('add_ln241_1', ./bignum.h:241) [37]  (1.87 ns)
	'getelementptr' operation ('e_digits_data_V_addr_1', ./bignum.h:67) [39]  (0 ns)
	'load' operation ('k.V', ./bignum.h:67) on array 'e_digits_data_V' [40]  (3.25 ns)

 <State 2>: 4.84ns
The critical path consists of the following:
	'load' operation ('k.V', ./bignum.h:67) on array 'e_digits_data_V' [40]  (3.25 ns)
	'store' operation ('store_ln67', ./bignum.h:67) of variable 'phitmp_cast', ./bignum.h:67 on local variable 'k.V' [50]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'trunc_ln223_1' on array 'e_digits_data_V' [44]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
