Analysis & Synthesis report for Quartus
Sun Nov  5 11:51:10 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 14. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 15. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 16. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll
 17. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
 18. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
 23. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
 24. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 25. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 26. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 27. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 28. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 29. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 30. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 31. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller
 32. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
 35. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. scfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"
 39. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 40. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller"
 41. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1"
 42. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll"
 43. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 44. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal"
 45. Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0"
 46. Port Connectivity Checks: "ADC_to_12bits:inst1|adc_sample_to_out:adc_sample_to_out_conv"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov  5 11:51:10 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Quartus                                     ;
; Top-level Entity Name              ; hello-adc                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; hello-adc          ; Quartus            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ; Library ;
+------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; hello-adc.bdf                            ; yes             ; User Block Diagram/Schematic File  ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf                            ;         ;
; ADC_to_12bits.vhd                        ; yes             ; Auto-Found VHDL File               ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd                        ;         ;
; adc_sample_to_out.vhd                    ; yes             ; Auto-Found VHDL File               ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd                    ;         ;
; hello_adc.v                              ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v                              ;         ;
; hello_adc_adc_control_core.v             ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v             ;         ;
; altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v             ;         ;
; altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v         ;         ;
; altera_std_synchronizer.v                ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                           ;         ;
; altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v   ;         ;
; scfifo.tdf                               ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                          ;         ;
; a_regfifo.inc                            ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                       ;         ;
; a_dpfifo.inc                             ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                        ;         ;
; a_i2fifo.inc                             ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                        ;         ;
; a_fffifo.inc                             ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                        ;         ;
; a_f2fifo.inc                             ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                        ;         ;
; aglobal201.inc                           ; yes             ; Megafunction                       ; /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                      ;         ;
; db/scfifo_ds61.tdf                       ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf                       ;         ;
; db/a_dpfifo_3o41.tdf                     ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf                     ;         ;
; db/a_fefifo_c6e.tdf                      ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf                      ;         ;
; db/cntr_337.tdf                          ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_337.tdf                          ;         ;
; db/altsyncram_rqn1.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf                   ;         ;
; db/cntr_n2b.tdf                          ; yes             ; Auto-Generated Megafunction        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_n2b.tdf                          ;         ;
; fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v       ;         ;
; chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/chsel_code_converter_sw_to_hw.v          ;         ;
; fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_primitive_wrapper.v ;         ;
; hello_adc_altpll.v                       ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v                       ;         ;
; altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v                ;         ;
; altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File        ; /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_synchronizer.v              ;         ;
+------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
;                                             ;            ;
; Total combinational functions               ; 0          ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- <=2 input functions                  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 0          ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 2          ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; ADC_CLK_10 ;
; Maximum fan-out                             ; 1          ;
; Total fan-out                               ; 2          ;
; Average fan-out                             ; 0.50       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |hello-adc                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |hello-adc          ; hello-adc   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                   ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0..11]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|\adc_command:temp[1,2]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                          ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6,7]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                                            ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0,1,4]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|\adc_command:temp[0]                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY3                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                     ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                     ;
; Total Number of Removed Registers = 98                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend,                                                                                                                                                                                      ;
;                                                                                                                                                                                           ; due to stuck port data_in ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly,                                                                                                                                                                         ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0],                                                                                                                                    ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly,                                                                                                                                                                             ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0],                                                                                                                                        ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                                      ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1,                                                                                                                                     ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1,                                                                                                                                         ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|\adc_command:temp[0]                                                                                                                                                                                                                                                                                                                              ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                  ; Stuck at GND              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                                  ;
;                                                                                                                                                                                           ; due to stuck port data_in ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|\adc_command:temp[1], ADC_to_12bits:inst1|\adc_command:temp[2],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6],                                                                                                                                                                              ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready,                                                                                                                                                                                 ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN,                                                                                                                                                                         ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN,                                                                                                                                                                    ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC,                                                                                                                                                                      ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD,                                                                                                                                                                         ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV,                                                                                                                                                                       ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                                                                                                                                                            ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen           ; Stuck at GND              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7],                                                                                                                                                                              ;
;                                                                                                                                                                                           ; due to stuck port data_in ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc,                                                                                                                                                                                       ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                            ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4   ; Lost Fanouts              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP,                                                                                                                                                                        ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2,                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                       ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5   ; Lost Fanouts              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1,                                                                                                                                                                   ;
;                                                                                                                                                                                           ;                           ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                  ;
; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6   ; Lost Fanouts              ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hello-adc|ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll ;
+----------------+-------+------+------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                   ;
+----------------+-------+------+------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                           ;
+----------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                             ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                   ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                   ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                   ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                   ;
; refsel                          ; 0     ; Signed Integer                                                                                                                   ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                           ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                   ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                   ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                   ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                   ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                   ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                   ;
; simfilename_ch0                 ;       ; String                                                                                                                           ;
; simfilename_ch1                 ;       ; String                                                                                                                           ;
; simfilename_ch2                 ;       ; String                                                                                                                           ;
; simfilename_ch3                 ;       ; String                                                                                                                           ;
; simfilename_ch4                 ;       ; String                                                                                                                           ;
; simfilename_ch5                 ;       ; String                                                                                                                           ;
; simfilename_ch6                 ;       ; String                                                                                                                           ;
; simfilename_ch7                 ;       ; String                                                                                                                           ;
; simfilename_ch8                 ;       ; String                                                                                                                           ;
; simfilename_ch9                 ;       ; String                                                                                                                           ;
; simfilename_ch10                ;       ; String                                                                                                                           ;
; simfilename_ch11                ;       ; String                                                                                                                           ;
; simfilename_ch12                ;       ; String                                                                                                                           ;
; simfilename_ch13                ;       ; String                                                                                                                           ;
; simfilename_ch14                ;       ; String                                                                                                                           ;
; simfilename_ch15                ;       ; String                                                                                                                           ;
; simfilename_ch16                ;       ; String                                                                                                                           ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                    ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                            ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                       ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                             ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                             ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                             ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                             ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                             ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                     ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                             ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                             ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                             ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                             ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                             ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                     ;
; simfilename_ch10                ;       ; String                                                                                                                                                                     ;
; simfilename_ch11                ;       ; String                                                                                                                                                                     ;
; simfilename_ch12                ;       ; String                                                                                                                                                                     ;
; simfilename_ch13                ;       ; String                                                                                                                                                                     ;
; simfilename_ch14                ;       ; String                                                                                                                                                                     ;
; simfilename_ch15                ;       ; String                                                                                                                                                                     ;
; simfilename_ch16                ;       ; String                                                                                                                                                                     ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                             ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                           ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                   ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                         ;
+---------------------------+----------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                    ;
; Entity Instance            ; ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                         ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                        ;
+----------------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll" ;
+--------------------+--------+----------+--------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                          ;
+--------------------+--------+----------+--------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                           ;
; write              ; Input  ; Info     ; Explicitly unconnected                           ;
; address            ; Input  ; Info     ; Explicitly unconnected                           ;
; readdata           ; Output ; Info     ; Explicitly unconnected                           ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                           ;
; areset             ; Input  ; Info     ; Explicitly unconnected                           ;
; scandone           ; Output ; Info     ; Explicitly unconnected                           ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                           ;
; c2                 ; Output ; Info     ; Explicitly unconnected                           ;
; c3                 ; Output ; Info     ; Explicitly unconnected                           ;
; c4                 ; Output ; Info     ; Explicitly unconnected                           ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                           ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                     ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                     ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                     ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                     ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                     ;
; scandata           ; Input  ; Info     ; Stuck at GND                                     ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                     ;
+--------------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                       ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|hello_adc:qsys_u0"                                                                                 ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_control_core_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_channel[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_control_core_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_to_12bits:inst1|adc_sample_to_out:adc_sample_to_out_conv"                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; handred ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Nov  5 11:51:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus -c Quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hello-adc.bdf
    Info (12023): Found entity 1: hello-adc
Info (12021): Found 2 design units, including 1 entities, in source file detect.vhd
    Info (12022): Found design unit 1: detect-Behavioral File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd Line: 23
    Info (12023): Found entity 1: detect File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Div2Hz05s.bdf
    Info (12023): Found entity 1: Div2Hz05s
Info (12021): Found 2 design units, including 1 entities, in source file AffichagePorte.vhd
    Info (12022): Found design unit 1: AffichagePorte-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd Line: 45
    Info (12023): Found entity 1: AffichagePorte File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ETAGE.vhd
    Info (12022): Found design unit 1: ETAGE-BEHAVIOR File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd Line: 48
    Info (12023): Found entity 1: ETAGE File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file DivHorloge.bdf
    Info (12023): Found entity 1: DivHorloge
Info (12021): Found 1 design units, including 1 entities, in source file DivHorloge Robin.bdf
    Info (12023): Found entity 1: DivHorloge Robin
Info (12021): Found 1 design units, including 1 entities, in source file Quartus.bdf
    Info (12023): Found entity 1: Quartus
Info (12127): Elaborating entity "hello-adc" for the top level hierarchy
Warning (12125): Using design file ADC_to_12bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ADC_to_12bits-A File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 28
    Info (12023): Found entity 1: ADC_to_12bits File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 6
Info (12128): Elaborating entity "ADC_to_12bits" for hierarchy "ADC_to_12bits:inst1"
Warning (10036): Verilog HDL or VHDL warning at ADC_to_12bits.vhd(74): object "cur_channel" assigned a value but never read File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at ADC_to_12bits.vhd(86): object "handred" assigned a value but never read File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 86
Warning (12125): Using design file adc_sample_to_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adc_sample_to_out-A File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd Line: 16
    Info (12023): Found entity 1: adc_sample_to_out File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd Line: 6
Info (12128): Elaborating entity "adc_sample_to_out" for hierarchy "ADC_to_12bits:inst1|adc_sample_to_out:adc_sample_to_out_conv" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 131
Warning (12125): Using design file hello_adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hello_adc File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v Line: 6
Info (12128): Elaborating entity "hello_adc" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd Line: 157
Warning (12125): Using design file hello_adc_adc_control_core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hello_adc_adc_control_core File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v Line: 9
Info (12128): Elaborating entity "hello_adc_adc_control_core" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v Line: 44
Warning (12125): Using design file altera_modular_adc_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_modular_adc_control File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v Line: 18
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v Line: 92
Warning (12125): Using design file altera_modular_adc_control_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 18
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file altera_modular_adc_control_avrg_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf Line: 43
Warning (12125): Using design file fiftyfivenm_adcblock_top_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v Line: 152
Warning (12125): Using design file chsel_code_converter_sw_to_hw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/chsel_code_converter_sw_to_hw.v Line: 32
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Warning (12125): Using design file fiftyfivenm_adcblock_primitive_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Warning (12125): Using design file hello_adc_altpll.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 38
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 99
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 131
    Info (12023): Found entity 4: hello_adc_altpll File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 218
Info (12128): Elaborating entity "hello_adc_altpll" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v Line: 71
Info (12128): Elaborating entity "hello_adc_altpll_stdsync_sv6" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 289
Info (12128): Elaborating entity "hello_adc_altpll_dffpipe_l2c" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 117
Info (12128): Elaborating entity "hello_adc_altpll_altpll_5b92" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 295
Warning (12125): Using design file altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_controller File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v Line: 42
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v Line: 134
Warning (12125): Using design file altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_synchronizer.v Line: 24
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_to_12bits:inst1|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ADC_to_12bits:inst1|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|wire_pll7_clk[0]" File: /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v Line: 193
Info (17049): 89 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/output_files/Quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10"
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 435 megabytes
    Info: Processing ended: Sun Nov  5 11:51:10 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/output_files/Quartus.map.smsg.


