// Seed: 3383148149
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_4, id_5, id_6;
  initial begin
    id_6 = 1;
  end
  initial begin
    id_5 = id_6;
  end
  logic id_7;
  logic id_8;
  type_13(
      id_2, 1'd0
  );
  assign id_8 = 1;
  assign id_8 = id_4;
  logic id_9;
endmodule
