#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Sat Jan  3 22:01:13 2026
# Process ID         : 31236
# Current directory  : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1
# Command line       : vivado.exe -log RISC_V_RV32I_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_RV32I_top.tcl
# Log file           : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1/RISC_V_RV32I_top.vds
# Journal file       : D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1\vivado.jou
# Running On         : Tyler
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33945 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36093 MB
# Available Virtual  : 10732 MB
#-----------------------------------------------------------
source RISC_V_RV32I_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 505.070 ; gain = 212.902
Command: read_checkpoint -auto_incremental -incremental D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.srcs/utils_1/imports/synth_1/RISC_V_RV32I_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.srcs/utils_1/imports/synth_1/RISC_V_RV32I_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RISC_V_RV32I_top -part xczu2eg-sfvc784-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Device 21-403] Loading part xczu2eg-sfvc784-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1677.230 ; gain = 192.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_RV32I_top' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/RISC_V_RV32I_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'PLL_1' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1/.Xil/Vivado-31236-Tyler/realtime/PLL_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PLL_1' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1/.Xil/Vivado-31236-Tyler/realtime/PLL_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Program_Counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Program_Counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Instruction_Memory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'program.hex'; please make sure the file is added to project and has read permission, ignoring [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Instruction_Memory.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Instruction_Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Main_Control_Unit' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Main_Control_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Main_Control_Unit' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Main_Control_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Immediate_Generator' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Immediate_Generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Immediate_Generator' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Immediate_Generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control_Unit' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU_Control_Unit.v:1]
INFO: [Synth 8-226] default block is never used [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU_Control_Unit.v:9]
INFO: [Synth 8-226] default block is never used [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU_Control_Unit.v:27]
INFO: [Synth 8-226] default block is never used [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU_Control_Unit.v:51]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control_Unit' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU_Control_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Register_File.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Data_Memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Data_Memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_RV32I_top' (0#1) [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/RISC_V_RV32I_top.v:1]
WARNING: [Synth 8-3848] Net instruction_memory in module/entity Instruction_Memory does not have driver. [D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/RTL/Instruction_Memory.v:7]
WARNING: [Synth 8-7129] Port address[31] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[14] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[13] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[12] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[31] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[30] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[29] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[28] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[27] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[26] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[25] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[24] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[23] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[22] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[21] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[20] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[19] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[18] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[17] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[16] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[15] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[14] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[13] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[12] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[11] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[10] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[9] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[8] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[7] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[6] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[5] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[4] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[3] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[2] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[1] in module Instruction_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port program_counter[0] in module Instruction_Memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.465 ; gain = 301.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.465 ; gain = 301.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1786.465 ; gain = 301.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1786.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/IP/PLL_1/PLL_1/PLL_1_in_context.xdc] for cell 'PLL_1_Instance'
Finished Parsing XDC File [d:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/IP/PLL_1/PLL_1/PLL_1_in_context.xdc] for cell 'PLL_1_Instance'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1878.871 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.871 ; gain = 394.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfvc784-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.871 ; gain = 394.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.871 ; gain = 394.176
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "Register_File:/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.871 ; gain = 394.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "Register_File_Instance/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port address[31] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module Data_Memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module Data_Memory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "RISC_V_RV32I_top/Register_File_Instance/register_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1878.871 ; gain = 394.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.199 ; gain = 1038.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2523.199 ; gain = 1038.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2532.773 ; gain = 1048.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |PLL_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |PLL  |     1|
|2     |IBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2764.207 ; gain = 1279.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2764.207 ; gain = 1187.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2764.207 ; gain = 1279.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2764.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 55415d03
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2764.207 ; gain = 2201.770
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2764.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/TylerHong/Development/GitHub_Project/FPGA/RISC-V-RV32I/Vivado_Project/RISC-V-RV32I.runs/synth_1/RISC_V_RV32I_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file RISC_V_RV32I_top_utilization_synth.rpt -pb RISC_V_RV32I_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  3 22:02:06 2026...
