/*
 * MCR300_2G Device Tree Source
 *
 * Copyright 2010 CSSI, Inc
 */

/dts-v1/;

/ {
	model = "MCR3000_2G";
	compatible = "fsl,mod885";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		ethernet0 = &eth0;
		ethernet1 = &eth1;
		mdio = &phy;
		serial0 = &smc1;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,885@0 {
			device_type = "cpu";
			reg = <0x0>;
			d-cache-line-size = <16>;	// 16 bytes
			i-cache-line-size = <16>;	// 16 bytes
			d-cache-size = <8192>;
			i-cache-size = <8192>;
			timebase-frequency = <0>;
			bus-frequency = <0>;
			clock-frequency = <0>;
			interrupts = <15 2>;		// decrementer interrupt
			interrupt-parent = <&PIC>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0>;			// defined by U-BOOT
	};

	localbus@ff000100 {
		compatible = "fsl,mod885-localbus", "fsl,pq1-localbus";
		#address-cells = <2>;
		#size-cells = <1>;
		reg = <0xff000100 0x40>;		// ORx and BRx register

		ranges = <0x0 0x0 0x00000000 0x08000000 // SDRAM
			  0x1 0x0 0x40000000 0x00400000 // Boot Flash
			  0x2 0x0 0xc0000000 0x00008000 // Nand Flash
			  0x3 0x0 0xe0000000 0x00010000 // DPRAM
			  0x4 0x0 0xd0000000 0x10000000 // Periphs
			  0x5 0x0 0xc8000000 0x00008000 // CPLD
			  0x6 0x0 0x80000000 0x00008000 // mezzanine
			  0x7 0x0 0xf0000000 0x00008000>; // DSP

		flash@0,0 {
			compatible = "cfi-flash";
			reg = <0x0 0x00000000 0x400000>;
			bank-width = <2>;
			device-width = <2>;
		};

		nand@2,0 {
			compatible = "s3k,mod885-nand";
			reg = <2 0x0 0x01>;
			#address-cells = <1>;
			#size-cells = <1>;
			gpios = <&CPM1_PIO_D 12 1 	// CLE
				 &CPM1_PIO_D 13 1	// ALE
				 &CPM1_PIO_D 15 1>;	// NCE
		};
		
		fpgaf-info@4,0000002 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-fpgaf-info";
			reg = <4 0x0000002 1 4 0x0000042 1>;	// Version FPGA, Adresse carte/chassis
		};

		fpga-f@4,0000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-fpga-f";
			reg = <4 0x0000000 0x90>;
			ranges = <0 4 0x0000000 0x90>;
			ident1: gpio-controller@00 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x00 1>;
				gpio-controller;
			};
			ident2: gpio-controller@01 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x01 1>;
				gpio-controller;
			};
			ver1: gpio-controller@02 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x02 1>;
				gpio-controller;
			};
			ver2: gpio-controller@03 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x03 1>;
				gpio-controller;
			};
			rst1: gpio-controller@10 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x10 1>;
				gpio-controller;
			};
			rst2: gpio-controller@11 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x11 1>;
				gpio-controller;
			};
			mask1: gpio-controller@20 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x20 1>;
				gpio-controller;
			};
			mask2: gpio-controller@21 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x21 1>;
				gpio-controller;
			};
			pend1: gpio-controller@22 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x22 1>;
				gpio-controller;
			};
			pend2: gpio-controller@23 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x23 1>;
				gpio-controller;
			};
			acq1: gpio-controller@24 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x24 1>;
				gpio-controller;
			};
			acq2: gpio-controller@25 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x25 1>;
				gpio-controller;
			};
			ctrl1: gpio-controller@26 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x26 1>;
				gpio-controller;
			};
			ctrl2: gpio-controller@27 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x27 1>;
				gpio-controller;
			};
			alin1: gpio-controller@30 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x30 1>;
				gpio-controller;
			};
			alin2: gpio-controller@31 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x31 1>;
				gpio-controller;
			};
			alout1: gpio-controller@32 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x32 1>;
				gpio-controller;
			};
			alout2: gpio-controller@33 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x33 1>;
				gpio-controller;
			};
			gen1: gpio-controller@40 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x40 1>;
				gpio-controller;
			};
			gen2: gpio-controller@41 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x41 1>;
				gpio-controller;
			};
			adr1: gpio-controller@42 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x42 1>;
				gpio-controller;
			};
			adr2: gpio-controller@43 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x43 1>;
				gpio-controller;
			};
			ctrpll1: gpio-controller@50 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x50 1>;
				gpio-controller;
			};
			ctrpll2: gpio-controller@51 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x51 1>;
				gpio-controller;
			};
			statpll1: gpio-controller@52 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x52 1>;
				gpio-controller;
			};
			statpll2: gpio-controller@53 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x53 1>;
				gpio-controller;
			};
			srcpll1: gpio-controller@54 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x54 1>;
				gpio-controller;
			};
			srcpll2: gpio-controller@55 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x55 1>;
				gpio-controller;
			};
			netref1: gpio-controller@60 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x60 1>;
				gpio-controller;
			};
			netref2: gpio-controller@61 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x61 1>;
				gpio-controller;
			};
			etaref1: gpio-controller@62 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x62 1>;
				gpio-controller;
			};
			etaref2: gpio-controller@63 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x63 1>;
				gpio-controller;
			};
			h110syn1: gpio-controller@70 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x70 1>;
				gpio-controller;
			};
			h110syn2: gpio-controller@71 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x71 1>;
				gpio-controller;
			};
			test1: gpio-controller@80 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x80 1>;
				gpio-controller;
			};
			test2: gpio-controller@81 {
				#gpio-cells = <2>;
				compatible = "s3k,mcr3000-fpga-f-gpio";
				reg = <0x81 1>;
				gpio-controller;
			};
			FPGAF_PIC: pic@22 {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupts = <7 1>;
				interrupt-parent = <&PIC>;
				reg = <0x22 2>;
				compatible = "s3k,mcr3000_2g-pic";
			};
		};
		
		fpga@4,1000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-fpga";
			reg = <4 0x1000000 0x0200 6 0x0 0x0002>;
			interrupts = <6 1>;
			interrupt-parent = <&PIC>;
		};

		e1@4,2000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-e1";
			reg = <4 0x2000000 0xFF>;
			interrupts = <8 1>;
			interrupt-parent = <&PIC>;
		};
		
		mtsl@4,3000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-mtsl";
			reg = <4 0x3000000 0xFFFF>;
		};

		codec {
			compatible = "s3k,mcr3000-codec";
		};

		dpram@3,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-dpram";
			reg = <3 0x0 0x10000>;
			interrupts = <4 1>;
			interrupt-parent = <&PIC>;
		};

		dsp@7,0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-dsp";
			reg = <7 0x0 0x0008>;
		};

		fpga-loader@4,100009c {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "s3k,mcr3000-fpga-base-loader";
			reg = <4 0x100009c 1>;			// Version FPGA
			gpios = <&FPGA_CS0 1 1			// INITFPGA
				 &CPM1_PIO_E 23 1		// DONEFPGA
				 &rst2 2 1 >;			// RST_FPGA
		};
	};

	soc@ff000000 {
		compatible = "fsl,mpc885", "fsl,pq1-soc";
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		ranges = <0x0 0xff000000 0x4000>;
		bus-frequency = <0>;

		WDT: watchdog@0 {
			compatible = "fsl,mpc823-wdt";
			reg = <0x0 0x10>;
		};

		phy: mdio@e00 {
			compatible = "fsl,mpc885-fec-mdio", "fsl,pq1-fec-mdio";
			reg = <0xe00 0x188>;
			#address-cells = <1>;
			#size-cells = <0>;

			PHY1: ethernet-phy@1 {
				reg = <0x1>;
				device_type = "ethernet-phy";
			};

			PHY2: ethernet-phy@2 {
				reg = <0x2>;
				device_type = "ethernet-phy";
			};
		};

		eth0: ethernet@e00 {
			device_type = "network";
			compatible = "fsl,mpc885-fec-enet", "fsl,pq1-fec-enet";
			reg = <0xe00 0x188>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <3 1>;
			interrupt-parent = <&PIC>;
			phy-handle = <&PHY1>;
			linux,network-index = <0>;
		};

		eth1: ethernet@1e00 {
			device_type = "network";
			compatible = "fsl,mpc885-fec-enet", "fsl,pq1-fec-enet";
			reg = <0x1e00 0x188>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <7 1>;
			interrupt-parent = <&PIC>;
			phy-handle = <&PHY2>;
			linux,network-index = <1>;
		};

		PIC: pic@0 {
			interrupt-controller;
			#interrupt-cells = <2>;
			reg = <0x0 0x24>;
			compatible = "fsl,mpc885-pic", "fsl,pq1-pic";
		};

		FPGA_CS0: gpio-controller@dummy0 {
			#gpio-cells = <2>;
			compatible = "s3k,mcr3000-fpga-cs";
			gpio-controller;
			reg = <0x0 0x1>;	// necessaire mais non utilise
			gpios = <&CPM1_PIO_E 18 1	// PROGFPGA
				 &CPM1_PIO_D 6 1>;	// INITFPGA
		};

		cpm@9c0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc885-cpm", "fsl,cpm1";
			ranges;
			reg = <0x9c0 0x40>;
			brg-frequency = <0>;
			interrupts = <0>;	// cpm error interrupt
			interrupt-parent = <&CPM_PIC>;

			muram@2000 {
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0x0 0x2000 0x2000>;

				data@0 {
					compatible = "fsl,cpm-muram-data";
					reg = <0x0 0x1c00>;
				};
			};

			brg@9f0 {
				compatible = "fsl,mpc885-brg", "fsl,cpm1-brg", "fsl,cpm-brg";
				reg = <0x9f0 0x10>;
				clock-frequency = <0>;
			};

			CPM_PIC: pic@930 {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
				interrupts = <5 2 0 2>;
				interrupt-parent = <&PIC>;
				reg = <0x930 0x20>;
				compatible = "fsl,mpc885-cpm-pic", "fsl,cpm1-pic";
			};

			CPM1_PIO_A: gpio-controller@950 {
				#gpio-cells = <2>;
				compatible = "fsl,cpm1-pario-bank-a";
				reg = <0x950 0x10>;
				gpio-controller;
			};
		
			CPM1_PIO_B: gpio-controller@ab8 {
				#gpio-cells = <2>;
				compatible = "fsl,cpm1-pario-bank-b";
				reg = <0xab8 0x10>;
				gpio-controller;
			};
		
			CPM1_PIO_C: gpio-controller@960 {
				#gpio-cells = <2>;
				compatible = "fsl,cpm1-pario-bank-c";
				reg = <0x960 0x10>;
				gpio-controller;
			};
		
			CPM1_PIO_D: gpio-controller@970 {
				#gpio-cells = <2>;
				compatible = "fsl,cpm1-pario-bank-d";
				reg = <0x970 0x10>;
				gpio-controller;
			};
		
			CPM1_PIO_E: gpio-controller@ac8 {
				#gpio-cells = <2>;
				compatible = "fsl,cpm1-pario-bank-e";
				reg = <0xac8 0x18>;
				gpio-controller;
			};

			smc1: serial@a80 {
				device_type = "serial";
				compatible = "fsl,mpc885-smc-uart", "fsl,cpm1-smc-uart";
				reg = <0xa80 0x10 0x3e80 0x40>;
				interrupts = <4>;
				interrupt-parent = <&CPM_PIC>;
				fsl,cpm-brg = <1>;
				fsl,cpm-command = <0x90>;
			};
			spi: spi@a80 {
				#address-cells = <1>;
				#size-cells = <0>;
				cell-index = <0>;
				compatible = "fsl,spi", "fsl,cpm1-spi";
				reg = <0xa80 0x30 0x1d80 0x30>;
				interrupts = <5>;
				interrupt-parent = <&CPM_PIC>;
				mode = "cpu";
				gpios = <&CPM1_PIO_C 13 1	/* POT1 */
					 &CPM1_PIO_B 23 1	/* TEMP MCR */
					 &CPM1_PIO_C 8 1	/* ARCOFI */
					 &CPM1_PIO_C 12 1	/* EEPROM */
					 &CPM1_PIO_C 14 1	/* POT2 */
					 &CPM1_PIO_C 4 1	/* SICOFI */
					 &CPM1_PIO_B 14 1	/* TEMP MPC885 */
					 &FPGA_CS0 0 1>;	/* FPGA Radio */					 
				pot1@0 {
					compatible = "cs,mcr3000-pot1";
					spi-max-frequency = <1000000>;
					reg = <0>;
					spi-cs-high;
				};
				lm74@1 {
					compatible = "ti,tmp121", "ns,lm74";
					spi-max-frequency = <1000000>;
					reg = <1>;
					spi-cs-high;
				};
				arcofi@2 {
					compatible = "infineon,mcr3000-arcofi";
					spi-max-frequency = <1000000>;
					reg = <2>;
					spi-cs-high;
					spi-cpha;
					spi-troll;
				};
				eeprom@3 {
					compatible = "cs,at25", "cs,eeprom";
					spi-max-frequency = <1000000>;
					reg = <3>;
					spi-cs-high;
				};
				pot2@4 {
					compatible = "cs,mcr3000-pot2";
					spi-max-frequency = <1000000>;
					reg = <4>;
					spi-cs-high;
				};
				sicofi@5 {
					compatible = "infineon,mcr3000-sicofi";
					spi-max-frequency = <1000000>;
					reg = <5>;
					spi-cs-high;
					spi-cpha;
					spi-troll;
				};
				lm74@6 {
					compatible = "ti,tmp121", "ns,lm74";
					spi-max-frequency = <1000000>;
					reg = <6>;
					spi-cs-high;
				};
				fpga-loader@7 {
					compatible = "s3k,mcr3000-fpga-loader";
					spi-max-frequency = <10000000>;
					reg = <7>;
					spi-cs-high;
					loader = "base";
				};
/*				mezz@8 {
					compatible = "s3k,mcr3000-fpga-mezz-loader";
					spi-max-frequency = <1000000>;
					spi-cs-high;
				};
*/				
			};
		};
	};

	chosen {
		linux,stdout-path = &smc1;
	};
};
