/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [10:0] _05_;
  reg [10:0] _06_;
  wire [9:0] _07_;
  wire [7:0] _08_;
  wire [19:0] _09_;
  reg [5:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_9z ? celloutsig_1_2z : celloutsig_1_6z;
  assign celloutsig_1_7z = !(_01_ ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_1_9z = !(celloutsig_1_3z[1] ? celloutsig_1_7z : in_data[133]);
  assign celloutsig_1_12z = !(celloutsig_1_9z ? celloutsig_1_8z : celloutsig_1_2z);
  assign celloutsig_0_22z = !(celloutsig_0_11z ? celloutsig_0_17z[3] : celloutsig_0_14z);
  assign celloutsig_0_23z = !(celloutsig_0_19z ? celloutsig_0_12z[3] : celloutsig_0_2z);
  assign celloutsig_0_26z = !(celloutsig_0_21z ? celloutsig_0_15z[2] : celloutsig_0_14z);
  assign celloutsig_0_37z = ~(celloutsig_0_11z | celloutsig_0_11z);
  assign celloutsig_0_48z = ~_02_;
  assign celloutsig_0_59z = ~_03_;
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_27z = ~celloutsig_0_10z;
  assign celloutsig_0_4z = ~((in_data[4] | celloutsig_0_3z[0]) & (celloutsig_0_0z | in_data[80]));
  assign celloutsig_0_30z = ~((celloutsig_0_9z | celloutsig_0_27z) & (celloutsig_0_14z | celloutsig_0_12z[2]));
  assign celloutsig_0_36z = ~((celloutsig_0_2z | celloutsig_0_8z) & (celloutsig_0_15z[0] | celloutsig_0_18z));
  assign celloutsig_0_14z = ~((celloutsig_0_8z | celloutsig_0_10z) & (celloutsig_0_12z[12] | celloutsig_0_6z[3]));
  assign celloutsig_0_29z = ~((celloutsig_0_22z | celloutsig_0_1z[11]) & (_04_ | celloutsig_0_22z));
  assign celloutsig_0_49z = ~(celloutsig_0_27z ^ celloutsig_0_12z[5]);
  assign celloutsig_0_58z = ~(celloutsig_0_31z ^ celloutsig_0_51z);
  assign celloutsig_1_8z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  reg [9:0] _31_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _31_ <= 10'h000;
    else _31_ <= in_data[86:77];
  assign { _07_[9], _04_, _07_[7], _02_, _07_[5:0] } = _31_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 11'h000;
    else _06_ <= { _05_[10], _03_, celloutsig_0_48z, celloutsig_0_15z, celloutsig_0_39z, celloutsig_0_9z };
  reg [19:0] _33_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _33_ <= 20'h00000;
    else _33_ <= { _04_, _07_[7], _02_, _07_[5:4], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, _07_[9], _04_, _07_[7], _02_, _07_[5:0], celloutsig_0_4z, celloutsig_0_4z };
  assign { _09_[19:18], _00_, _09_[16:13], _05_[10], _03_, _09_[10:0] } = _33_;
  reg [7:0] _34_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _34_ <= 8'h00;
    else _34_ <= { in_data[143:138], celloutsig_1_0z, celloutsig_1_0z };
  assign { _08_[7:3], _01_, _08_[1:0] } = _34_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _10_ <= 6'h00;
    else _10_ <= { _00_, _09_[16:14], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_32z = { celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_20z } / { 1'h1, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_3z[3:1], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z } / { 1'h1, _02_, _07_[5:2] };
  assign celloutsig_0_71z = { _07_[9], _04_, _07_[7], _02_ } == { celloutsig_0_65z[1:0], celloutsig_0_45z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_8z, 1'h1, celloutsig_1_12z, celloutsig_1_6z, 1'h1 } == in_data[170:166];
  assign celloutsig_0_28z = { in_data[74:73], celloutsig_0_26z } == { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_39z = { celloutsig_0_1z[7:5], _10_, celloutsig_0_32z, celloutsig_0_8z, celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_33z } && { _09_[18], _00_, _09_[16:13], _05_[10], _03_, _09_[10:6], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_29z };
  assign celloutsig_1_16z = { _08_[3], _01_, _08_[1], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_7z } && 1'h1;
  assign celloutsig_0_0z = ! in_data[18:8];
  assign celloutsig_0_19z = ! celloutsig_0_3z[4:1];
  assign celloutsig_1_2z = in_data[163:156] || { _08_[7:3], _01_, _08_[1:0] };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:3], celloutsig_0_0z } || celloutsig_0_6z[4:0];
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_11z } || { _09_[16:15], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_25z = { _09_[1:0], celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_20z } || { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_51z = celloutsig_0_25z & ~(celloutsig_0_16z);
  assign celloutsig_1_19z = celloutsig_1_15z & ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_1z[11] & ~(celloutsig_0_8z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[44]);
  assign celloutsig_0_21z = celloutsig_0_8z & ~(celloutsig_0_0z);
  assign celloutsig_0_24z = celloutsig_0_0z & ~(celloutsig_0_18z);
  assign celloutsig_0_1z = - { in_data[38:26], celloutsig_0_0z };
  assign celloutsig_0_3z = - celloutsig_0_1z[8:1];
  assign celloutsig_0_6z = { _07_[9], _04_, _07_[7], _02_, _07_[5], celloutsig_0_0z } | { in_data[29:25], celloutsig_0_4z };
  assign celloutsig_0_31z = & { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_3z[5] };
  assign celloutsig_0_72z = & { celloutsig_0_58z, celloutsig_0_56z, _06_, celloutsig_0_19z, celloutsig_0_15z[0], celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_15z[1] & celloutsig_0_12z[10];
  assign celloutsig_0_33z = | { celloutsig_0_11z, celloutsig_0_10z, in_data[91:88] };
  assign celloutsig_0_56z = ~^ { in_data[10:2], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_18z = ~^ { in_data[128:121], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_16z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_3z[4:2], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_14z = ^ { in_data[156:146], 1'h1, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, 1'h1 };
  assign celloutsig_0_16z = ^ { celloutsig_0_12z[9:3], _10_ };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z } >> { _07_[7], _02_, _07_[5:1], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z } >> celloutsig_0_12z[7:4];
  assign celloutsig_0_65z = { _04_, _07_[7], _02_, _07_[5:4], celloutsig_0_36z, celloutsig_0_59z } ~^ { celloutsig_0_12z[11:9], celloutsig_0_55z, celloutsig_0_48z, celloutsig_0_31z, celloutsig_0_52z };
  assign celloutsig_1_3z = { in_data[120], celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[99:98], celloutsig_1_2z };
  assign celloutsig_0_45z = ~((celloutsig_0_21z & celloutsig_0_25z) | celloutsig_0_24z);
  assign celloutsig_0_52z = ~((celloutsig_0_49z & celloutsig_0_33z) | celloutsig_0_9z);
  assign celloutsig_0_55z = ~((celloutsig_0_37z & celloutsig_0_30z) | _06_[5]);
  assign celloutsig_1_0z = ~((in_data[146] & in_data[98]) | in_data[116]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & in_data[102]) | celloutsig_1_4z);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[2] & celloutsig_0_3z[7]) | celloutsig_0_6z[5]);
  assign _05_[9:0] = { _03_, celloutsig_0_48z, celloutsig_0_15z, celloutsig_0_39z, celloutsig_0_9z };
  assign { _07_[8], _07_[6] } = { _04_, _02_ };
  assign _08_[2] = _01_;
  assign { _09_[17], _09_[12:11] } = { _00_, _05_[10], _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
