// Seed: 987377317
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  wor   id_3,
    output tri0  id_4,
    output uwire id_5,
    input  uwire id_6
);
  wire id_8;
  assign id_5 = 1;
  tri id_9;
  assign id_9 = id_0;
  wire id_10;
  assign id_4 = 1;
  wire id_11, id_12;
  wire id_13, id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1#(
        .id_3 (1),
        .id_4 (1),
        .id_5 (id_5),
        .id_6 (1),
        .id_7 (1'b0),
        .id_8 (1'd0),
        .id_9 (id_6),
        .id_10(id_6),
        .id_11(this),
        .id_12(1)
    )
);
  always if (1'h0) if (1) id_1 = id_12;
  wire id_13;
  xor (id_1, id_3, id_12, id_9, id_14, id_8);
  tri id_14 = id_12;
  module_0(
      id_14, id_12, id_12, id_12, id_0, id_14, id_12
  );
  wire id_15;
endmodule
