$date
	Wed Mar 26 18:24:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seg_decoder_tb $end
$var wire 7 ! d [6:0] $end
$var reg 4 " w [3:0] $end
$scope module uut $end
$var wire 4 # w [3:0] $end
$var wire 7 $ d [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111110 $
b0 #
b0 "
b1111110 !
$end
#10000
b110000 !
b110000 $
b1 "
b1 #
#20000
b1101101 !
b1101101 $
b10 "
b10 #
#30000
b1111001 !
b1111001 $
b11 "
b11 #
#40000
b110011 !
b110011 $
b100 "
b100 #
#50000
b1011011 !
b1011011 $
b101 "
b101 #
#60000
b1111101 !
b1111101 $
b110 "
b110 #
#70000
b1110000 !
b1110000 $
b111 "
b111 #
#80000
b1111111 !
b1111111 $
b1000 "
b1000 #
#90000
b1110011 !
b1110011 $
b1001 "
b1001 #
#100000
