// Seed: 1743453841
macromodule module_0 (
    output tri1 id_0
);
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  id_7(
      1 + id_2 & 1
  );
  wire id_8;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd20,
    parameter id_11 = 32'd12
) ();
  wire id_2;
  wor  id_4;
  supply1 id_5, id_6, id_7;
  wire id_8, id_9;
  defparam id_10 = id_4, id_11 = id_7;
  wire id_12;
endmodule
module module_3 (
    output logic id_0,
    input wand id_1,
    input supply0 id_2
);
  assign id_0 = 1;
  always_comb id_0 <= 1;
  module_2 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_4 = id_4;
  tran (1);
  wire id_5, id_6;
endmodule
