GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v'
Analyzing Verilog file 'C:\Users\Petr\Documents\FPGA\NanoHDMI\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Petr\Documents\FPGA\NanoHDMI\src\tmds_encoder.v'
Compiling module 'HDMI_test'("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v":4)
WARN  (EX3780) : Using initial value of 'qs' since it is never assigned("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v":51)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v":14)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v":15)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\HDMI.v":45)
Compiling module 'TMDS_encoder'("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\tmds_encoder.v":1)
Compiling module 'Gowin_rPLL'("C:\Users\Petr\Documents\FPGA\NanoHDMI\src\gowin_rpll\gowin_rpll.v":10)
NOTE  (EX0101) : Current top module is "HDMI_test"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Petr\Documents\FPGA\NanoHDMI\impl\gwsynthesis\hdmi123.vg" completed
[100%] Generate report file "C:\Users\Petr\Documents\FPGA\NanoHDMI\impl\gwsynthesis\hdmi123_syn.rpt.html" completed
GowinSynthesis finish
