Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hdc_maxi_top glbl -Oenable_linking_all_libraries -prj hdc_maxi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s hdc_maxi 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_AM_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_AM_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_IM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_test_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_test_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_axi_s_test_label_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_test_label_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hdc_maxi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_AM_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_AM_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_15_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_40_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_51_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module hdc_maxi_mac_muladd_3ns_8ns_7ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module hdc_maxi_mac_muladd_3ns_8ns_8ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_mux_42_8192_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_mux_42_8192_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_ngram_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_ngram_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_regslice_both
INFO: [VRFC 10-311] analyzing module hdc_maxi_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/hdc_maxi_test_data_d_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdc_maxi_test_data_d_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:47]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:63]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/kevin/Desktop/AAHLS_Final_Project_deploy/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:71]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hdc_maxi_AM_RAM_AUTO_1R1W_defaul...
Compiling module xil_defaultlib.hdc_maxi_ngram_RAM_AUTO_1R1W_def...
Compiling module xil_defaultlib.hdc_maxi_test_data_d_RAM_AUTO_1R...
Compiling module xil_defaultlib.hdc_maxi_mux_42_8192_1_1(ID=1,di...
Compiling module xil_defaultlib.hdc_maxi_flow_control_loop_pipe_...
Compiling module xil_defaultlib.hdc_maxi_hdc_maxi_Pipeline_VITIS...
Compiling module xil_defaultlib.hdc_maxi_mac_muladd_3ns_8ns_8ns_...
Compiling module xil_defaultlib.hdc_maxi_mac_muladd_3ns_8ns_8ns_...
Compiling module xil_defaultlib.hdc_maxi_hdc_maxi_Pipeline_VITIS...
Compiling module xil_defaultlib.hdc_maxi_hdc_maxi_Pipeline_VITIS...
Compiling module xil_defaultlib.hdc_maxi_mac_muladd_3ns_8ns_7ns_...
Compiling module xil_defaultlib.hdc_maxi_mac_muladd_3ns_8ns_7ns_...
Compiling module xil_defaultlib.hdc_maxi_hdc_maxi_Pipeline_VITIS...
Compiling module xil_defaultlib.hdc_maxi_hdc_maxi_Pipeline_VITIS...
Compiling module xil_defaultlib.hdc_maxi_control_s_axi
Compiling module xil_defaultlib.hdc_maxi_regslice_both
Compiling module xil_defaultlib.hdc_maxi_regslice_both(DataWidth...
Compiling module xil_defaultlib.hdc_maxi_regslice_both(DataWidth...
Compiling module xil_defaultlib.hdc_maxi
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_test_data
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_test_label_out
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_IM
Compiling module xil_defaultlib.fifo(DEPTH=5000,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=5000,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=5000,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_AM_out
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=66)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hdc_maxi_top
Compiling module work.glbl
Built simulation snapshot hdc_maxi
