<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../zx81_zxuno_lx9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dpram_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="emu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="emu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="emu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="emu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="emu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="emu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="emu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="emu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="emu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="emu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="emu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="emu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="emu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="emu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="emu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="emu.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="emu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="emu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="emu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="emu_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="emu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="emu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="emu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="emu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="emu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="emu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pll_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scandoubler.prj"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="scandoubler.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="video_mixer.prj"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="video_mixer.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zx81_zxdos_lx25.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="zx81_zxdos_lx25.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="zx81_zxdos_lx25.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="zx81_zxdos_lx25.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="zx81_zxdos_lx25.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="zx81_zxdos_lx25.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxdos_lx25.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="zx81_zxdos_lx25.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="zx81_zxdos_lx25.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="zx81_zxdos_lx25.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="zx81_zxdos_lx25.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="zx81_zxdos_lx25.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="zx81_zxdos_lx25.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="zx81_zxdos_lx25.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="zx81_zxdos_lx25.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="zx81_zxdos_lx25.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="zx81_zxdos_lx25.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="zx81_zxdos_lx25.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="zx81_zxdos_lx25.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="zx81_zxdos_lx25.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zx81_zxdos_lx25.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="zx81_zxdos_lx25.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="zx81_zxdos_lx25.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="zx81_zxdos_lx25_beh.prj"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="zx81_zxdos_lx25_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="zx81_zxdos_lx25_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zx81_zxdos_lx25_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxdos_lx25_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="zx81_zxdos_lx25_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="zx81_zxdos_lx25_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zx81_zxdos_lx25_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zx81_zxdos_lx25_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxdos_lx25_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="zx81_zxdos_lx25_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxdos_lx25_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxdos_lx25_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="zx81_zxdos_lx25_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="zx81_zxdos_lx25_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxdos_lx25_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zx81_zxdos_lx25_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="zx81_zxdos_lx25_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="zx81_zxdos_lx25_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxdos_lx25_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zx81_zxuno_lx9.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="zx81_zxuno_lx9.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="zx81_zxuno_lx9.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="zx81_zxuno_lx9.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="zx81_zxuno_lx9.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="zx81_zxuno_lx9.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxuno_lx9.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="zx81_zxuno_lx9.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="zx81_zxuno_lx9.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="zx81_zxuno_lx9.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="zx81_zxuno_lx9.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="zx81_zxuno_lx9.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="zx81_zxuno_lx9.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="zx81_zxuno_lx9.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="zx81_zxuno_lx9.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="zx81_zxuno_lx9.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="zx81_zxuno_lx9.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="zx81_zxuno_lx9.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="zx81_zxuno_lx9.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="zx81_zxuno_lx9.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zx81_zxuno_lx9.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="zx81_zxuno_lx9.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="zx81_zxuno_lx9.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zx81_zxuno_lx9_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxuno_lx9_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zx81_zxuno_lx9_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zx81_zxuno_lx9_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zx81_zxuno_lx9_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="zx81_zxuno_lx9_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxuno_lx9_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxuno_lx9_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="zx81_zxuno_lx9_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="zx81_zxuno_lx9_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxuno_lx9_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zx81_zxuno_lx9_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="zx81_zxuno_lx9_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="zx81_zxuno_lx9_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zx81_zxuno_lx9_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1624030787" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1624030787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624092680" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1624092680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1624092651" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1624092651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624092651" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1624092651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1624092651" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1624092651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1624092680" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1624092680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1624092698" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1624092680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1624092698" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1624092698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="270316039075105637" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="210023802967501684" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3381858553944884775" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630843820" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5001017354969238786" xil_pn:start_ts="1630843820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631043607" xil_pn:in_ck="2279799832144936082" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="9204584750917291002" xil_pn:start_ts="1631043558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.lso"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ngc"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ngr"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.prj"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.stx"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.syr"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.xst"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_xst.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1630843868" xil_pn:in_ck="4853000262589326569" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1150277287808780412" xil_pn:start_ts="1630843867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1631043614" xil_pn:in_ck="-5585602870467044529" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8629961818425734625" xil_pn:start_ts="1631043607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.bld"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ngd"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1631043677" xil_pn:in_ck="-4313799120061836751" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1631043614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.pcf"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_map.map"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_map.mrp"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_map.ncd"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_map.ngm"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_map.xrpt"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_summary.xml"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1631043717" xil_pn:in_ck="2445315634852732995" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1631043677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ncd"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.pad"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.par"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ptwx"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.unroutes"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.xpi"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_pad.csv"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_pad.txt"/>
      <outfile xil_pn:name="zx81_zxuno_lx9_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1631043734" xil_pn:in_ck="7852514456464360416" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1631043717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.bgn"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.bit"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.drc"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.ut"/>
    </transform>
    <transform xil_pn:end_ts="1625415182" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:start_ts="1625415182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1631043717" xil_pn:in_ck="-6171197510163298903" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1631043708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.twr"/>
      <outfile xil_pn:name="zx81_zxuno_lx9.twx"/>
    </transform>
  </transforms>

</generated_project>
