# do CPU_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying /home/pedro/altera/13.0sp1/modelsim_ase/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {CPU.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# 
# vlog -vlog01compat -work work +incdir+/home/pedro/odilon/mips {/home/pedro/odilon/mips/cpu_TB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module cpu_TB
# 
# Top level modules:
# 	cpu_TB
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  cpu_TB
# vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps cpu_TB 
# Loading work.cpu_TB
# Loading work.cpu
# Loading cycloneii_ver.cycloneii_mac_out
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_mac_mult
# Loading cycloneii_ver.cycloneii_mac_data_reg
# Loading cycloneii_ver.cycloneii_mac_sign_reg
# Loading cycloneii_ver.cycloneii_mac_mult_internal
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading instances from CPU_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6778): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: (vsim-8607) /home/pedro/altera/13.0sp1/modelsim_ase/linuxaloem/../altera/verilog/src/cycloneii_atoms.v(6779): Non-positive replication multiplier inside concat. Replication will be ignored.
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from CPU_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_TB File: /home/pedro/odilon/mips/cpu_TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# xxxxxxxxxxxxxxxxxxx0000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000110000110000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000110000110000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000001010000110000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000001110000110000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000001
# 00000000010010000110000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000010
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000011
# 00010010100000000010000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000001111101000 00000000000000000001001110001000 00000000000000000001011101110000
# 00110100100100000010000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000011111010000 00000000000000000000101110111000 00000000000000000001001110001000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 10001001101000010010000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000001011101110000 00000000000000000001001110001000 00000000000000000000001111101000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
# Break in Module cpu_TB at /home/pedro/odilon/mips/cpu_TB.v line 26
# Simulation Breakpoint: Break in Module cpu_TB at /home/pedro/odilon/mips/cpu_TB.v line 26
# MACRO ./CPU_run_msim_gate_verilog.do PAUSED at line 17
