Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Apr 26 13:32:52 2021
| Host         : WT-SP4U running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file ex_synth_wrapper_control_sets_placed.rpt
| Design       : ex_synth_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   892 |
|    Minimum number of control sets                        |   835 |
|    Addition due to synthesis replication                 |    57 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2929 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   892 |
| >= 0 to < 4        |    97 |
| >= 4 to < 6        |   142 |
| >= 6 to < 8        |    67 |
| >= 8 to < 10       |   111 |
| >= 10 to < 12      |    55 |
| >= 12 to < 14      |    50 |
| >= 14 to < 16      |    31 |
| >= 16              |   339 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5521 |         1477 |
| No           | No                    | Yes                    |             414 |          119 |
| No           | Yes                   | No                     |            2695 |          950 |
| Yes          | No                    | No                     |            6963 |         1659 |
| Yes          | No                    | Yes                    |             255 |           54 |
| Yes          | Yes                   | No                     |            6287 |         1805 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                             Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                            |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/rst                                                                                                                                                                                             |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                       |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                                              |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                  |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                      |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                      |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                 |                1 |              1 |
| ~ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                |                1 |              1 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                 |                1 |              1 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                 |                1 |              1 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                    |                1 |              1 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                 |                1 |              1 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              1 |
| ~ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                  |                1 |              1 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                         | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                       |                2 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                   |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                       |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                         |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              2 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                1 |              2 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                       |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                  |                3 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln139_loc_c_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w3_d3_A_ram/sel                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln682_3_reg_3504[0]_i_2_n_2                                                                                                                                                                                                  | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln682_3_reg_3504[0]_i_1_n_2                                                                                                                                                                                     |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln645_3_reg_3538[0]_i_2_n_2                                                                                                                                                                                                  | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln645_3_reg_3538[0]_i_1_n_2                                                                                                                                                                                     |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                2 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                      |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]             |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]            |                1 |              3 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              3 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                              |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                           | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                        |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                              |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                  | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                       |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                    |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                              |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                   |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                                                  |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                    |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                       |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                  | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                           |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                   | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                       |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                      |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                           | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                             |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                              |                3 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                  |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                     | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                             | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                              |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                        | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                            | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/rst_reg                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                               | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                     | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                    |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                    |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                                 | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                                                          |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                       |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                           |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                      |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                         |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                       |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/rst_mig_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                               |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                2 |              4 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                          | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                            |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                       |                1 |              4 |
| ~ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                            |                1 |              4 |
|  ex_synth_i/axi_ethernetlite_0/U0/C                                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                               |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/reg_7580                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/reg_7530                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/m_axi_mm_video_ARREADY_4                                                                                                                                                                                | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                        |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                2 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                   | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                              |                2 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                              |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                3 |              4 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                          | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                            |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                   |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              4 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_1                                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                1 |              4 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                                        | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                   |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                            | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                      |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_8[0]                                                                                                                                                                                             | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_7                                                                                                                                                                                   |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/zero_i_reg[0]                                                                                                                                                                            | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg_0[0]                                                                                                                                                                                   | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                                     | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                          |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                2 |              5 |
|  ex_synth_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                      |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                 | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                              |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                              | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                             |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/E[0]                                                                                                             | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                                 |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                      | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                4 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Hit_DirectA_carry/MUXCY_I/E[0]                                                                                                                                                        | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                            | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                3 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                          | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg_0[0]                                                                                                           |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                        |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                    |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                   | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |                3 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                      | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                           | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                         |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                           |                2 |              5 |
|  ex_synth_i/axi_ethernetlite_0/U0/C                                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                1 |              5 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                2 |              5 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                    |                2 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                     |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                  |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                                             |                3 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                    |                2 |              5 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                    |                1 |              5 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                             | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                3 |              6 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                   |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4][0]                                                                                            | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                     |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_U27/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0_U/ap_CS_fsm_reg[61]                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_U27/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0_U/ap_enable_reg_pp4_iter1_reg                                                                       |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_U26/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0_U/ap_CS_fsm_reg[35]                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_U26/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_mul_mul_16ns_14ns_30_1_1_DSP48_0_U/ap_enable_reg_pp3_iter1_reg                                                                       |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/usedw[5]_i_1_n_2                                                                                                                                                                                       | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                   |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                          |                4 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/rst_mig_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | ex_synth_i/memory_ss/rst_mig_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                    |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_150M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                   |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                                   | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                |                1 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/RX_DONE_D1_I[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |                3 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                  |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                              |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                3 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                          |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | ex_synth_i/clock_and_reset/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                   |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                2 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                              | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                       |                4 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                  |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                1 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                3 |              6 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                 |                2 |              6 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/waddr                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |                3 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                          | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                3 |              7 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                                 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                                            | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                                                         |                3 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                1 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                              |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/pout[6]_i_1_n_2                                                                                                                                                                                         | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                3 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln453_6_reg_3592[0]_i_2_n_2                                                                                                                                                                                                  | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln453_6_reg_3592[0]_i_1_n_2                                                                                                                                                                                     |                1 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                4 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln995_7_reg_3217[0]_i_2_n_2                                                                                                                                                                                                  | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/or_ln995_7_reg_3217[0]_i_1_n_2                                                                                                                                                                                     |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                   |                1 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                   | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                      |                2 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/RDataRdy_reg[0]                                                                                                                                                | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                3 |              7 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                2 |              8 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                  |                                                                                                                                                                                                                                                                          |                7 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                1 |              8 |
| ~ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Dbg_Update_0                  | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/reg_7640                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_4[0]                                                                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                         | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                     | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                        | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/internal_full_n_reg[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                4 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                               |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                            | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                            |                4 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                        | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                          | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                          | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                           | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                              | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                        |                                                                                                                                                                                                                                                                          |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                   | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                     | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                         | ex_synth_i/vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                           |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                    |                3 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                        | ex_synth_i/vid_out/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                           |                3 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/axi_ethernetlite_0/U0/C                                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      |                                                                                                                                                                                                                                                                          |                1 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                              | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                    |                2 |              8 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                 |                2 |              8 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                  | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                3 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |                4 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                               | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/bytePlanes_plane1_V_s_U/usedw[8]_i_1__0_n_2                                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                             |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                     | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                 | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/ap_rst_n_2[0]                                                                                                                                                                              |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                      |                3 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/dout_valid_reg_2[0]                                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                6 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                4 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                          |                5 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                       |                3 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |                3 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                      |                3 |              9 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                     | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                                                            |                3 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                  | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |                4 |              9 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state76                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y_3_reg_33090                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y_6_reg_31530                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y_4_reg_33000                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[4]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[75][0]                                                                                                                                                     |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/p_90_in                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                5 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state48                                                                                                                                                                                                               | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y34_0_i_i_reg_506                                                                                                                                                                                                  |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state75                                                                                                                                                                                                               | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y23_0_i_i_reg_517                                                                                                                                                                                                  |                4 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state83                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                               | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                3 |             10 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                4 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/y_7_reg_31440                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                3 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                5 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                5 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[6]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[91][0]                                                                                                                                                     |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_6040                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                4 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state9                                                                                                                                                                                                                | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/i1_0_i_i_reg_264                                                                                                                                                                                                   |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_294/ap_NS_fsm1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                2 |             10 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[5]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[81][0]                                                                                                                                                     |                4 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[3]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[16][0]                                                                                                                                                     |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[2]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/SR[0]                                                                                                                                                                    |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Q[1]                                                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_CS_fsm_reg[4][0]                                                                                                                                                      |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/clear                                                                                                                                                                                                              |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0__0                                                                                                                                                                                                                   | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_aresetn_1                                                                                                                                                                                                       |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                          |                2 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                         |                3 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                        |                5 |             10 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/ap_CS_fsm_state2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                3 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |             11 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                       |                2 |             11 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                   | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                      |                6 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state90                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid_1[0]                                                                                                                                                                                                                  | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_300/ap_NS_fsm1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             11 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                     |                3 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.read_in_prog_reg_8[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                3 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |             11 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x39_0_i_i_reg_5280                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x39_0_i_i_reg_528                                                                                                                                                                                                  |                7 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x25_0_i_i_reg_5390                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x25_0_i_i_reg_539                                                                                                                                                                                                  |                6 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Block_proc5_U0/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                2 |             12 |
|  ex_synth_i/axi_ethernetlite_0/U0/C                                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_4_reg_3429[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_5_reg_3318[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                      | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                      |                4 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                                   | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/reg_7320                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/gdvld.data_valid_std_reg                                                                                                                                                                                             | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state3a_0                                                                                                                                                                                               |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                5 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                                           | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                                             |                3 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE10A_0[0]                                                                                                                                                                                                | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                6 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE12A_1                                                                                                                                                                                                   | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE8A_3                                                                                                                                                                                       |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                5 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                      |                4 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                              |                3 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               12 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                3 |             12 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                |                2 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                              |                3 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             12 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                      |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                | ex_synth_i/vid_out/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                  |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                              | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                  |                3 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             12 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                              |                3 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                     | ex_synth_i/vid_out/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                |                4 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                                | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/MultiPixStream2AXIvi_U0_HwReg_height_cast6_loc_read                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |             13 |
|  ex_synth_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                      | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                4 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                                                 |                4 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             13 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                |                3 |             13 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                          | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                    |                4 |             13 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                    |                4 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/FSM_onehot_rdDestAddrNib_D_t_q[12]_i_1_n_0                                                                                                                                                              |                6 |             13 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x15_0_i_i_reg_5610                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x15_0_i_i_reg_561                                                                                                                                                                                                  |                5 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                4 |             14 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/x_0_i_i_i_reg_3690                                                                                                                                                                                                                  | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/x_0_i_i_i_reg_369                                                                                                                                                                                                      |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/x1_0_i_i_i_reg_3800                                                                                                                                                                                                                 | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/x1_0_i_i_i_reg_380                                                                                                                                                                                                     |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/D[2]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/D[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                3 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                 | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                          |                3 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U24/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/start0                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/sel                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U25/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/start0                                                                                                             |                                                                                                                                                                                                                                                                          |                2 |             14 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                       |                8 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state37                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/ap_CS_fsm_state65                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                          |                5 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_2_reg_3559[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_0_i_i_reg_6050                                                                                                                                                                                                                | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_0_i_i_reg_605                                                                                                                                                                                                    |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                             | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                5 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x6_0_i_i_reg_5830                                                                                                                                                                                                               | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x6_0_i_i_reg_583                                                                                                                                                                                                   |                7 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x66_0_i_i_reg_4730                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x66_0_i_i_reg_473                                                                                                                                                                                                  |                7 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x57_0_i_i_reg_4840                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x57_0_i_i_reg_484                                                                                                                                                                                                  |                5 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_1_reg_3487[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x48_0_i_i_reg_4950                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x48_0_i_i_reg_495                                                                                                                                                                                                  |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_3_reg_3225[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_7_reg_3184[0]_i_1_n_2                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/x_reg_3521[0]_i_1_n_2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             14 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                             | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             15 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U24/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_u_0/E[0]                                         | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |             15 |
|  ex_synth_i/clk_wiz_0/inst/clk_out2                                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                       |                2 |             15 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                4 |             15 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U25/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_u_0/E[0]                                         | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |             15 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                                                                                                                                               | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                5 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                               | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                3 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                4 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                        | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                2 |             16 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                             | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                4 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/int_HwReg_stride[15]_i_1_n_2                                                                                                                                                                                                   | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                3 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                4 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_2                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                6 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_2                                                                                                                                                                                                   | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                4 |             16 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                4 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                          | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                 |                7 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                                                          |                4 |             16 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                    |                3 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             16 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                |                                                                                                                                                                                                                                                                          |                2 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             16 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                     |                6 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                3 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                3 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                              | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                              |                6 |             17 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |                6 |             17 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/start_for_Bytes2MultiPixStream_U0_U/Bytes2MultiPixStream_U0_mul_ln131_loc_read                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                6 |             19 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                4 |             19 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/video_lock_monitor/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                     |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/hls_ip_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                      |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                5 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                4 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                |                5 |             20 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                       |               10 |             20 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                          |               11 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/rreq_handling_reg[0]                                                                                                                                                                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                3 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/HwReg_height_cast6_l_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                3 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/HwReg_height_cast6_l_2_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             20 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/HwReg_height_cast6_l_1_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w10_d2_A_ram/shiftReg_ce                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                3 |             20 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                       |                9 |             21 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                7 |             22 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               17 |             22 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                      |                6 |             23 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                          |                7 |             23 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                               |                4 |             23 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                    | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |               13 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                                        | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                          | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                6 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               11 |             24 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                       |               11 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0                                                                                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |                8 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/Q[1]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                7 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                         | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                       |                6 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                        | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               12 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                        | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                8 |             24 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_5[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |               10 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                7 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_1                                                                                                                                       |                                                                                                                                                                                                                                                                          |                4 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_2[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                8 |             25 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                           |               13 |             25 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                            |                8 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                4 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |                7 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                                     | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                7 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rready_0                                                                                                           | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |                7 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_294/ap_NS_fsm114_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             25 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_0[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |                7 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                6 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_2[0]                                                                                                                                    |                                                                                                                                                                                                                                                                          |               10 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                4 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               10 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                5 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                6 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               10 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                7 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                              | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               13 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |                9 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_4                                                                                                                                       |                                                                                                                                                                                                                                                                          |                9 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                         | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               15 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_3                                                                                                                                       |                                                                                                                                                                                                                                                                          |                8 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_1                                                                                                                                       |                                                                                                                                                                                                                                                                          |               11 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                          |                8 |             26 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                              | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                5 |             27 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             27 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                8 |             27 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                7 |             27 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                       |               14 |             27 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                          | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[1]                                                                                                                                                     |                9 |             27 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                             | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                8 |             27 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                           | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             27 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                6 |             27 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                          |                5 |             27 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                             |               11 |             28 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/p_Val2_2_reg_3600[63]_i_1_n_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                6 |             28 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm113_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                8 |             28 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                                   | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                4 |             28 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               12 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                  |               11 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/offsetUV_fu_2460                                                                                                                                                                                                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/offsetUV_fu_246                                                                                                                                                                                                        |                8 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/add_ln385_reg_7440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/ap_NS_fsm1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                8 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |                9 |             29 |
|  ex_synth_i/axi_ethernetlite_0/U0/C                                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                6 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]_2[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                5 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/p_22_in                                                                                                                                                                                                 | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                9 |             29 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                          |                9 |             30 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |               11 |             30 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                                                                                                                                 | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                6 |             30 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                  |                                                                                                                                                                                                                                                                          |                8 |             30 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_NS_fsm1129_out                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                8 |             31 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                6 |             31 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                8 |             31 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_TLBS.IF_Instr_TLB_Miss_Excep_reg[0]                                                                                                                            | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                                             | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                     |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                             | ex_synth_i/vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                            |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                       |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                   | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                            |                8 |             32 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                                                            | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                              | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[31]_i_1_n_2                                                                                                                                                                                            | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                5 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                                                  | ex_synth_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                5 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_CTRL_s_axi_U/int_HwReg_frm_buffer_V[31]_i_1_n_2                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                8 |             32 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/tmp_V_1_fu_3720                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/tmp_V_4_fu_3600                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |                6 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/tmp_V_5_fu_3640                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state0a_1[0]                                                                                                                                                                                            |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/Bytes2MultiPixStream_U0_bytes_plane1_V_V_read                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                5 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                                                           |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/bytes_plane0_V_V_read6384_out                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                        | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                                                           |                6 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/dout_valid_reg_0[0]                                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | ex_synth_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                                         | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |                7 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                          |                                                                                                                                                                                                                                                                          |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/bytePlanes_plane1_V_s_U/pop                                                                                                                                                                                                                             | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                7 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/mul_ln131_loc_c_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |                7 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                     |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                     |               10 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                              |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/mul_ln131_loc_c9_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                     | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                5 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                 |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                8 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                               |                                                                                                                                                                                                                                                                          |                4 |             32 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                     |                9 |             32 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |               10 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                     | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                       |                9 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                5 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                               | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                7 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |               10 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/Q[3]                                                                                                                                                                                                                                | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c_U/SR[0]                                                                                                                                                                                                                  |                5 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |               12 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                7 |             33 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                           | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |               10 |             33 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                        | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                       |                9 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                8 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                             |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                     |                                                                                                                                                                                                                                                                          |                6 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |               11 |             33 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                7 |             34 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 |                                                                                                                                                                                                                                                                          |                7 |             34 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/ap_NS_fsm1131_out                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |                7 |             35 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c10_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w8_d2_A_ram/y55_0_i_i_reg_4510                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |                8 |             35 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_reg[0]                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |                6 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             36 |
|  ex_synth_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |                7 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                         |                                                                                                                                                                                                                                                                          |                8 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                      |                                                                                                                                                                                                                                                                          |                8 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                6 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/processor_ss/processor_axi_periph/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                              |                                                                                                                                                                                                                                                                          |                9 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                6 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                   |               11 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                5 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                5 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                7 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                6 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                6 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                5 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                        |                5 |             36 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                     |               14 |             37 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                               |                                                                                                                                                                                                                                                                          |                6 |             37 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                          |               11 |             38 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |                6 |             39 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |               12 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |               13 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |                9 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |                9 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |                8 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |               10 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |                9 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |                7 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |                9 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |               10 |             40 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                    | ex_synth_i/vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |               12 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |                6 |             40 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                          |                7 |             40 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                       |               18 |             41 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/push_1                                                                                                                                                                                                                              | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                8 |             41 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/push                                                                                                                                                                                                                                | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |               12 |             41 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U24/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_u_0/E[0]                                         |                                                                                                                                                                                                                                                                          |                8 |             42 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                                                                                          |               10 |             42 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                      |               12 |             42 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/Bytes2MultiPixStream_U0/v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_U25/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_U/ex_synth_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_14ns_3ns_2_18_seq_1_div_u_0/E[0]                                         |                                                                                                                                                                                                                                                                          |                8 |             42 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |                8 |             43 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                       |               13 |             43 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |               12 |             43 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                      |               11 |             43 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |               44 |             44 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               11 |             44 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |               10 |             44 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                          |               10 |             44 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                      |               15 |             44 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                       |               27 |             46 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    | ex_synth_i/processor_ss/processor_mdm/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               11 |             47 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                             |               21 |             57 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/HwReg_frm_buffer_V_c_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                                         |                                                                                                                                                                                                                                                                          |               10 |             58 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/HwReg_frm_buffer2_V_s_25_U/U_ex_synth_v_frmbuf_rd_0_0_fifo_w32_d2_A_ram/shiftReg_ce                                                                                                                                                                     |                                                                                                                                                                                                                                                                          |               13 |             58 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                 | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               22 |             60 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                  |               23 |             63 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                             |                                                                                                                                                                                                                                                                          |                8 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               17 |             64 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                 |                                                                                                                                                                                                                                                                          |               10 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                          |               11 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                          |                8 |             64 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                          |                                                                                                                                                                                                                                                                          |               11 |             64 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                          |               10 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/fb_pix_V_reg_7640                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |               27 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                          |               11 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/AXIMMvideo2Bytes_U0/fb_pix_V_1_reg_8020                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                          |               16 |             64 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |                9 |             65 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                               | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |               16 |             70 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               22 |             71 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                   | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |               11 |             71 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                    |                                                                                                                                                                                                                                                                          |               12 |             79 |
|  ex_synth_i/processor_ss/processor_mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               24 |             83 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                       |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                     |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |               11 |             88 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/trunc_ln131_loc_c_U/AXIMMvideo2Bytes_U0_srcImg_V_offset_read                                                                                                                                                                                            |                                                                                                                                                                                                                                                                          |               26 |             91 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               50 |            101 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                   |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                 |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                 |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                 |                                                                                                                                                                                                                                                                          |               14 |            112 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[13]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               16 |            128 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                |                                                                                                                                                                                                                                                                          |               33 |            128 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                        | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                               |               33 |            129 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                          |               31 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |               32 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                          |               28 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                          |               24 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                          |               26 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |               36 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |               36 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |               36 |            130 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                          |               27 |            131 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                          |               24 |            131 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                                                                                          |               27 |            131 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                       |                                                                                                                                                                                                                                                                          |               34 |            131 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                          |               29 |            131 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                               |                                                                                                                                                                                                                                                                          |               34 |            131 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aresetn_0                                                                                                                                                                                 |               50 |            142 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                              |                                                                                                                                                                                                                                                                          |               41 |            144 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |               22 |            145 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                          |               30 |            145 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |               23 |            145 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                          |               27 |            145 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                              | ex_synth_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                  |               23 |            145 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                          |               43 |            172 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                      | ex_synth_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                |               27 |            173 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               22 |            176 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               22 |            176 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                          |               22 |            176 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                   |                                                                                                                                                                                                                                                                          |               22 |            176 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               45 |            185 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |               24 |            192 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/memory_ss/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |               25 |            200 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    | ex_synth_i/memory_ss/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                          |               25 |            200 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                         | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |               89 |            257 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/v_frmbuf_rd_0/inst/v_frmbuf_rd_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                     |              120 |            347 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       | ex_synth_i/processor_ss/processor/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                        |              179 |            450 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out3                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |              205 |            742 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out1                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |              251 |            913 |
|  ex_synth_i/clock_and_reset/clk_wiz_1/inst/clk_out2                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |              291 |           1158 |
|  ex_synth_i/memory_ss/mig/u_ex_synth_mig_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                          |              698 |           2622 |
+----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


