<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl" kind="class" language="C++" prot="public">
    <compoundname>gr::limesdr_fpga::sink_fpga_impl</compoundname>
    <basecompoundref refid="classgr_1_1limesdr__fpga_1_1sink__fpga" prot="public" virt="non-virtual">gr::limesdr_fpga::sink_fpga</basecompoundref>
    <includes refid="sink__fpga__impl_8h" local="no">sink_fpga_impl.h</includes>
    <innerclass refid="structgr_1_1limesdr__fpga_1_1sink__fpga__impl_1_1constant__data" prot="private">gr::limesdr_fpga::sink_fpga_impl::constant_data</innerclass>
      <sectiondef kind="private-attrib">
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab639ca196daf1be57ab0edc5ef91a1d8" prot="private" static="no" mutable="no">
        <type>lms_stream_t</type>
        <definition>lms_stream_t gr::limesdr_fpga::sink_fpga_impl::streamId[2]</definition>
        <argsstring>[2]</argsstring>
        <name>streamId</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="35" column="18" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a424a8f7db1d3e982a466146aad2aa258" prot="private" static="no" mutable="no">
        <type>bool</type>
        <definition>bool gr::limesdr_fpga::sink_fpga_impl::stream_analyzer</definition>
        <argsstring></argsstring>
        <name>stream_analyzer</name>
        <initializer>= false</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="37" column="10" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a8d120677dc6e9c88d2d14edd96d9a271" prot="private" static="no" mutable="no">
        <type>int</type>
        <definition>int gr::limesdr_fpga::sink_fpga_impl::sink_fpga_block</definition>
        <argsstring></argsstring>
        <name>sink_fpga_block</name>
        <initializer>= 2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="39" column="9" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad5c1e1f4ef604b5f3a5afbdcf769b368" prot="private" static="no" mutable="no">
        <type>pmt::pmt_t</type>
        <definition>pmt::pmt_t gr::limesdr_fpga::sink_fpga_impl::LENGTH_TAG</definition>
        <argsstring></argsstring>
        <name>LENGTH_TAG</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="41" column="16" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1abe268aad7df543b24e70469762c0207e" prot="private" static="no" mutable="no">
        <type>lms_stream_meta_t</type>
        <definition>lms_stream_meta_t gr::limesdr_fpga::sink_fpga_impl::tx_meta</definition>
        <argsstring></argsstring>
        <name>tx_meta</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="42" column="23" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aac7993a259772ca9d0459b8c610893b1" prot="private" static="no" mutable="no">
        <type>long</type>
        <definition>long gr::limesdr_fpga::sink_fpga_impl::burst_length</definition>
        <argsstring></argsstring>
        <name>burst_length</name>
        <initializer>= 0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="43" column="10" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a059eb0b12ebdb51511bb39e8a89664f7" prot="private" static="no" mutable="no">
        <type>int</type>
        <definition>int gr::limesdr_fpga::sink_fpga_impl::nitems_send</definition>
        <argsstring></argsstring>
        <name>nitems_send</name>
        <initializer>= 0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="44" column="9" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ae0b83444ed328d8f32b9adc96fdc3355" prot="private" static="no" mutable="no">
        <type>int</type>
        <definition>int gr::limesdr_fpga::sink_fpga_impl::ret[2]</definition>
        <argsstring>[2]</argsstring>
        <name>ret</name>
        <initializer>= { 0 }</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="45" column="9" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="45" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1add69f8bb96e59b9b0abc91a40094970a" prot="private" static="no" mutable="no">
        <type>int</type>
        <definition>int gr::limesdr_fpga::sink_fpga_impl::pa_path[2]</definition>
        <argsstring>[2]</argsstring>
        <name>pa_path</name>
        <initializer>= { 0 }</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="46" column="9" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad66efb01c4dea2ead0b70e84a71634ef" prot="private" static="no" mutable="no">
        <type>struct gr::limesdr_fpga::sink_fpga_impl::constant_data</type>
        <definition>struct gr::limesdr_fpga::sink_fpga_impl::constant_data gr::limesdr_fpga::sink_fpga_impl::stored</definition>
        <argsstring></argsstring>
        <name>stored</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="54" column="12"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a59c1b981499e1704127e40ed8cb29275" prot="private" static="no" mutable="no">
        <type>std::chrono::high_resolution_clock::time_point</type>
        <definition>std::chrono::high_resolution_clock::time_point gr::limesdr_fpga::sink_fpga_impl::t1</definition>
        <argsstring></argsstring>
        <name>t1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="56" column="52" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab77c69e95c5ea9202f2fa2d48affabaf" prot="private" static="no" mutable="no">
        <type>std::chrono::high_resolution_clock::time_point</type>
        <definition>std::chrono::high_resolution_clock::time_point gr::limesdr_fpga::sink_fpga_impl::t2</definition>
        <argsstring></argsstring>
        <name>t2</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="56" column="55" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="56" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="private-func">
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac540c7d6d315b7d2924bcb7c16632266" prot="private" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::work_tags</definition>
        <argsstring>(int noutput_items)</argsstring>
        <name>work_tags</name>
        <param>
          <type>int</type>
          <declname>noutput_items</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="58" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aae4273aed441f2bd85ecd9239ff53e07" prot="private" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::print_stream_stats</definition>
        <argsstring>(int channel)</argsstring>
        <name>print_stream_stats</name>
        <param>
          <type>int</type>
          <declname>channel</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="60" column="10"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-func">
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1affc5b93a826826db6164a0123ec8846f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>gr::limesdr_fpga::sink_fpga_impl::sink_fpga_impl</definition>
        <argsstring>(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</argsstring>
        <name>sink_fpga_impl</name>
        <param>
          <type>std::string</type>
          <declname>serial</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel_mode</declname>
        </param>
        <param>
          <type>const std::string &amp;</type>
          <declname>filename</declname>
        </param>
        <param>
          <type>const std::string &amp;</type>
          <declname>length_tag_name</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="63" column="5"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a9558d5aa980847fdd10118e2b29d7772" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>gr::limesdr_fpga::sink_fpga_impl::~sink_fpga_impl</definition>
        <argsstring>()</argsstring>
        <name>~sink_fpga_impl</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="67" column="5"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aee833e244a4867e2c34887a9ecc22a9a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int</type>
        <definition>int gr::limesdr_fpga::sink_fpga_impl::work</definition>
        <argsstring>(int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</argsstring>
        <name>work</name>
        <param>
          <type>int</type>
          <declname>noutput_items</declname>
        </param>
        <param>
          <type>gr_vector_const_void_star &amp;</type>
          <declname>input_items</declname>
        </param>
        <param>
          <type>gr_vector_void_star &amp;</type>
          <declname>output_items</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="69" column="9"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a2ec6f276f827e6b6e28ee89cd5c4a171" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>bool</type>
        <definition>bool gr::limesdr_fpga::sink_fpga_impl::start</definition>
        <argsstring>(void)</argsstring>
        <name>start</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="73" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab5d5e9d26c1553e88c5aba653ca27b85" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>bool</type>
        <definition>bool gr::limesdr_fpga::sink_fpga_impl::stop</definition>
        <argsstring>(void)</argsstring>
        <name>stop</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="75" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a6804cb1cf4cd65b0a9838c729b0c2394" prot="public" static="no" const="no" explicit="no" inline="yes" virt="non-virtual">
        <type>gr::io_signature::sptr</type>
        <definition>gr::io_signature::sptr gr::limesdr_fpga::sink_fpga_impl::args_to_io_signature</definition>
        <argsstring>(int channel_number)</argsstring>
        <name>args_to_io_signature</name>
        <param>
          <type>int</type>
          <declname>channel_number</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="77" column="35"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a40332697463f74c5765ec06a93579d15" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::init_stream</definition>
        <argsstring>(int device_number, int channel)</argsstring>
        <name>init_stream</name>
        <param>
          <type>int</type>
          <declname>device_number</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="79" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a99b9e9af954bb9a1d28e0224d176640f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::release_stream</definition>
        <argsstring>(int device_number, lms_stream_t *stream)</argsstring>
        <name>release_stream</name>
        <param>
          <type>int</type>
          <declname>device_number</declname>
        </param>
        <param>
          <type>lms_stream_t *</type>
          <declname>stream</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="80" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a27a9e26a263b913e228c217791b91ce2" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>double</type>
        <definition>double gr::limesdr_fpga::sink_fpga_impl::set_center_freq</definition>
        <argsstring>(double freq, size_t chan=0)</argsstring>
        <name>set_center_freq</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a99ecd8d500e755d77d98a2006e2bc8ee">set_center_freq</reimplements>
        <param>
          <type>double</type>
          <declname>freq</declname>
        </param>
        <param>
          <type>size_t</type>
          <declname>chan</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set center frequency</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>freq</parametername>
</parameternamelist>
<parameterdescription>
<para>Frequency to set in Hz</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>chan</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel (not used)</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>actual center frequency </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="82" column="12"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad0796dc358bcc9b552b567eaf737834d" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_antenna</definition>
        <argsstring>(int antenna, int channel=0)</argsstring>
        <name>set_antenna</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a79fbe05e44f7b784891caaabc0801f82">set_antenna</reimplements>
        <param>
          <type>int</type>
          <declname>antenna</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set which antenna is used</para>
<para><simplesect kind="note"><para>setting antenna to BAND1 or BAND2 will enable PA path and because of that Lime boards will transmit CW signal, even when stream is stopped.</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>antenna</parametername>
</parameternamelist>
<parameterdescription>
<para>Antenna to set: None(0), BAND1(1), BAND(2), NONE(3), AUTO(255)</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="84" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a4d5408e909fd2d6811d47c21e6201d06" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::toggle_pa_path</definition>
        <argsstring>(int device_number, bool enable)</argsstring>
        <name>toggle_pa_path</name>
        <param>
          <type>int</type>
          <declname>device_number</declname>
        </param>
        <param>
          <type>bool</type>
          <declname>enable</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="85" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac3fab679bd00ba4166d1f00475138a6d" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_nco</definition>
        <argsstring>(float nco_freq, int channel=0)</argsstring>
        <name>set_nco</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1ad198f9150b40eccd48251672001af63e">set_nco</reimplements>
        <param>
          <type>float</type>
          <declname>nco_freq</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set NCO (numerically controlled oscillator). By selecting NCO frequency configure NCO. When NCO frequency is 0, NCO is off.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>nco_freq</parametername>
</parameternamelist>
<parameterdescription>
<para>NCO frequency in Hz.</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel index. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="87" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac58198bb4a77f4ab8320512062ceb48f" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>double</type>
        <definition>double gr::limesdr_fpga::sink_fpga_impl::set_bandwidth</definition>
        <argsstring>(double analog_bandw, int channel=0)</argsstring>
        <name>set_bandwidth</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a1ec91b7945d1eb75210d6f8e00012d12">set_bandwidth</reimplements>
        <param>
          <type>double</type>
          <declname>analog_bandw</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set analog filters.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>analog_bandw</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel filter bandwidth in Hz.</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>actual filter bandwidth in Hz </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="89" column="12"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a177a79f5c85c56ff7d54aacd2080b211" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_digital_filter</definition>
        <argsstring>(double digital_bandw, int channel=0)</argsstring>
        <name>set_digital_filter</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a66db89a5b359c359dc9951012d69ed7a">set_digital_filter</reimplements>
        <param>
          <type>double</type>
          <declname>digital_bandw</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set digital filters (GFIR).</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>digital_bandw</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel filter bandwidth in Hz.</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="91" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1afc5e87a42d301beb4893739d1fbb58ed" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>unsigned</type>
        <definition>unsigned gr::limesdr_fpga::sink_fpga_impl::set_gain</definition>
        <argsstring>(unsigned gain_dB, int channel=0)</argsstring>
        <name>set_gain</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a4e8b1667ff902b5883a73467dade77fb">set_gain</reimplements>
        <param>
          <type>unsigned</type>
          <declname>gain_dB</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set the combined gain value in dB</para>
<para><simplesect kind="note"><para>actual gain depends on LO frequency and analog LPF configuration and resulting output signal level may be different when those values are changed</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>gain_dB</parametername>
</parameternamelist>
<parameterdescription>
<para>Desired gain: [0,73] dB</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel selection: A(LMS_CH_0),B(LMS_CH_1).</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>actual gain in dB </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="93" column="14"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a6b90e1f429aa549e346ca35f19a3ce40" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>double</type>
        <definition>double gr::limesdr_fpga::sink_fpga_impl::set_sample_rate</definition>
        <argsstring>(double rate)</argsstring>
        <name>set_sample_rate</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1ab8f95b452587522b4451b620c171844b">set_sample_rate</reimplements>
        <param>
          <type>double</type>
          <declname>rate</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set the same sample rate for both channels.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>rate</parametername>
</parameternamelist>
<parameterdescription>
<para>Sample rate in S/s.</para>
</parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>actual sample rate in S/s </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="95" column="12"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad39ba70e95e304231ec535c79f5c8d94" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_oversampling</definition>
        <argsstring>(int oversample)</argsstring>
        <name>set_oversampling</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a79ab082f07e516a4b4dca8424833ef46">set_oversampling</reimplements>
        <param>
          <type>int</type>
          <declname>oversample</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set oversampling for both channels.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>oversample</parametername>
</parameternamelist>
<parameterdescription>
<para>Oversampling value (0 (default),1,2,4,8,16,32). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="97" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad6710f9036adadb9582c696be7d5cb3f" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_buffer_size</definition>
        <argsstring>(uint32_t size)</argsstring>
        <name>set_buffer_size</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a047492a83a7070f3a247f0d8c9d26e39">set_buffer_size</reimplements>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set stream buffer size</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>size</parametername>
</parameternamelist>
<parameterdescription>
<para>FIFO buffer size in samples </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="99" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aa7ccb826e324c59f334d4f35eab578f7" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::calibrate</definition>
        <argsstring>(double bandw, int channel=0)</argsstring>
        <name>calibrate</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1aade1722dc35cd9dd0c6ad66fc08094a7">calibrate</reimplements>
        <param>
          <type>double</type>
          <declname>bandw</declname>
        </param>
        <param>
          <type>int</type>
          <declname>channel</declname>
          <defval>0</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Perform device calibration.</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>bandw</parametername>
</parameternamelist>
<parameterdescription>
<para>Set calibration bandwidth in Hz.</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>channel</parametername>
</parameternamelist>
<parameterdescription>
<para>Channel selection: A(LMS_CH_0),B(LMS_CH_1). </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="101" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a80b3d5f23fc9c58ad9181270e94b3721" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_tcxo_dac</definition>
        <argsstring>(uint16_t dacVal=125)</argsstring>
        <name>set_tcxo_dac</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a76b975df9e62a95cd34cf8ebb7451bfd">set_tcxo_dac</reimplements>
        <param>
          <type>uint16_t</type>
          <declname>dacVal</declname>
          <defval>125</defval>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set TCXO DAC. <simplesect kind="note"><para>Care must be taken as this parameter is returned to default value only after power off. </para>
</simplesect>
<simplesect kind="note"><para>LimeSDR-Mini default value is 180 range is [0,255] LimeSDR-USB default value is 125 range is [0,255] LimeSDR-PCIe default value is 134 range is [0,255] LimeNET-Micro default value is 30714 range is [0,65535]</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dacVal</parametername>
</parameternamelist>
<parameterdescription>
<para>DAC value (0-65535) </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="103" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a4394987e67dc7acf6a5589bb227bde9e" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::write_lms_reg</definition>
        <argsstring>(uint32_t address, uint16_t val)</argsstring>
        <name>write_lms_reg</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a627b4d295ae063099cbcf6b804d03d84">write_lms_reg</reimplements>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>val</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Write LMS register</para>
<para>Writes a parameter by calling LMS_WriteLMSReg()</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>address</parametername>
</parameternamelist>
<parameterdescription>
<para>Address </para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>val</parametername>
</parameternamelist>
<parameterdescription>
<para>Value </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="105" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a71070300cba2c002fd38c4cfaac1edf6" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::set_gpio_dir</definition>
        <argsstring>(uint8_t dir)</argsstring>
        <name>set_gpio_dir</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1ab029fb0b30a34b12d5efef98597f615e">set_gpio_dir</reimplements>
        <param>
          <type>uint8_t</type>
          <declname>dir</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Set GPIO direction</para>
<para>Set GPIO direction by calling LMS_GPIODirWrite()</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>dir</parametername>
</parameternamelist>
<parameterdescription>
<para>Direction bitmap (eight bits, one for each pin, 1 = output, 0 = input) </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="108" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a8353259bf7c74c97a99b7d0bcb335b6f" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>void</type>
        <definition>void gr::limesdr_fpga::sink_fpga_impl::write_gpio</definition>
        <argsstring>(uint8_t out)</argsstring>
        <name>write_gpio</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a4efd755f6efe793a5600a35a292e8d55">write_gpio</reimplements>
        <param>
          <type>uint8_t</type>
          <declname>out</declname>
        </param>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Write GPIO outputs</para>
<para>Write GPIO outputs by calling LMS_GPIOWrite()</para>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>out</parametername>
</parameternamelist>
<parameterdescription>
<para>Level bitmap (eight bits, one for each pin) </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="111" column="10"/>
      </memberdef>
      <memberdef kind="function" id="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aa99e70ce202a65c864cf7ea8450a197e" prot="public" static="no" const="no" explicit="no" inline="no" virt="virtual">
        <type>uint8_t</type>
        <definition>uint8_t gr::limesdr_fpga::sink_fpga_impl::read_gpio</definition>
        <argsstring>()</argsstring>
        <name>read_gpio</name>
        <reimplements refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1ada66db23db758aeb7ea4a42cb5491328">read_gpio</reimplements>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Read GPIO inputs</para>
<para>Read GPIO inputs by calling LMS_GPIORead()</para>
<para><simplesect kind="return"><para>input level bitmap (eight bits, one for each pin) </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="114" column="13"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <inheritancegraph>
      <node id="3">
        <label>gr::sync_block</label>
      </node>
      <node id="2">
        <label>gr::limesdr_fpga::sink_fpga</label>
        <link refid="classgr_1_1limesdr__fpga_1_1sink__fpga"/>
        <childnode refid="3" relation="public-inheritance">
        </childnode>
      </node>
      <node id="1">
        <label>gr::limesdr_fpga::sink_fpga_impl</label>
        <link refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl"/>
        <childnode refid="2" relation="public-inheritance">
        </childnode>
      </node>
    </inheritancegraph>
    <collaborationgraph>
      <node id="3">
        <label>gr::sync_block</label>
      </node>
      <node id="2">
        <label>gr::limesdr_fpga::sink_fpga</label>
        <link refid="classgr_1_1limesdr__fpga_1_1sink__fpga"/>
        <childnode refid="3" relation="public-inheritance">
        </childnode>
      </node>
      <node id="1">
        <label>gr::limesdr_fpga::sink_fpga_impl</label>
        <link refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl"/>
        <childnode refid="2" relation="public-inheritance">
        </childnode>
      </node>
    </collaborationgraph>
    <location file="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" line="32" column="1" bodyfile="/home/martin/Documents/EPL/M1/Project-Embedded/LELEC210X/telecom/gr-limesdr-3-10/lib/sink_fpga_impl.h" bodystart="33" bodyend="115"/>
    <listofallmembers>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a6804cb1cf4cd65b0a9838c729b0c2394" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>args_to_io_signature</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aac7993a259772ca9d0459b8c610893b1" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>burst_length</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aa7ccb826e324c59f334d4f35eab578f7" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>calibrate</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a40332697463f74c5765ec06a93579d15" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>init_stream</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad5c1e1f4ef604b5f3a5afbdcf769b368" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>LENGTH_TAG</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1a524319214077b67b9bc8ec69fe5fa70b" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>make</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a059eb0b12ebdb51511bb39e8a89664f7" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>nitems_send</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1add69f8bb96e59b9b0abc91a40094970a" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>pa_path</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aae4273aed441f2bd85ecd9239ff53e07" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>print_stream_stats</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aa99e70ce202a65c864cf7ea8450a197e" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>read_gpio</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a99b9e9af954bb9a1d28e0224d176640f" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>release_stream</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ae0b83444ed328d8f32b9adc96fdc3355" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>ret</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad0796dc358bcc9b552b567eaf737834d" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_antenna</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac58198bb4a77f4ab8320512062ceb48f" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_bandwidth</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad6710f9036adadb9582c696be7d5cb3f" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_buffer_size</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a27a9e26a263b913e228c217791b91ce2" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_center_freq</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a177a79f5c85c56ff7d54aacd2080b211" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_digital_filter</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1afc5e87a42d301beb4893739d1fbb58ed" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_gain</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a71070300cba2c002fd38c4cfaac1edf6" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_gpio_dir</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac3fab679bd00ba4166d1f00475138a6d" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_nco</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad39ba70e95e304231ec535c79f5c8d94" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_oversampling</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a6b90e1f429aa549e346ca35f19a3ce40" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_sample_rate</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a80b3d5f23fc9c58ad9181270e94b3721" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>set_tcxo_dac</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a8d120677dc6e9c88d2d14edd96d9a271" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>sink_fpga_block</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1affc5b93a826826db6164a0123ec8846f" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>sink_fpga_impl</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga_1ab990a12df6e3205f5d3ef669eeb633a5" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>sptr</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a2ec6f276f827e6b6e28ee89cd5c4a171" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>start</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab5d5e9d26c1553e88c5aba653ca27b85" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>stop</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ad66efb01c4dea2ead0b70e84a71634ef" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>stored</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a424a8f7db1d3e982a466146aad2aa258" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>stream_analyzer</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab639ca196daf1be57ab0edc5ef91a1d8" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>streamId</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a59c1b981499e1704127e40ed8cb29275" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>t1</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ab77c69e95c5ea9202f2fa2d48affabaf" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>t2</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a4d5408e909fd2d6811d47c21e6201d06" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>toggle_pa_path</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1abe268aad7df543b24e70469762c0207e" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>tx_meta</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1aee833e244a4867e2c34887a9ecc22a9a" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>work</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1ac540c7d6d315b7d2924bcb7c16632266" prot="private" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>work_tags</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a8353259bf7c74c97a99b7d0bcb335b6f" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>write_gpio</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a4394987e67dc7acf6a5589bb227bde9e" prot="public" virt="virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>write_lms_reg</name></member>
      <member refid="classgr_1_1limesdr__fpga_1_1sink__fpga__impl_1a9558d5aa980847fdd10118e2b29d7772" prot="public" virt="non-virtual"><scope>gr::limesdr_fpga::sink_fpga_impl</scope><name>~sink_fpga_impl</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
