// Seed: 2043759860
`timescale 1ps / 1ps
module module_0 ();
  reg id_1;
  assign id_1 = 1;
  reg id_2;
  assign id_2 = id_0;
  logic id_3;
  logic id_4;
  reg   id_5;
  always @(1 or posedge id_0)
    if (id_2 & id_5 & 1 & 1) id_5 <= id_1;
    else id_2 <= id_1;
  assign id_3 = id_3;
  assign id_3 = 1;
  reg   id_6 = id_5;
  logic id_7;
endmodule
