set_property SRC_FILE_INFO {cfile:/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc rfile:../../../koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc id:1 order:EARLY scoped_inst:design_1_i/clk_wiz_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc rfile:../../../koara.srcs/constrs_1/new/design_1_wrapper.xdc id:2} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1_p]] 0.033330000000000005
set_property src_info {type:XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg31[0]} {design_1_i/core_top_0/inst/u_core_reg/reg31[1]} {design_1_i/core_top_0/inst/u_core_reg/reg31[2]} {design_1_i/core_top_0/inst/u_core_reg/reg31[3]} {design_1_i/core_top_0/inst/u_core_reg/reg31[4]} {design_1_i/core_top_0/inst/u_core_reg/reg31[5]} {design_1_i/core_top_0/inst/u_core_reg/reg31[6]} {design_1_i/core_top_0/inst/u_core_reg/reg31[7]} {design_1_i/core_top_0/inst/u_core_reg/reg31[8]} {design_1_i/core_top_0/inst/u_core_reg/reg31[9]} {design_1_i/core_top_0/inst/u_core_reg/reg31[10]} {design_1_i/core_top_0/inst/u_core_reg/reg31[11]} {design_1_i/core_top_0/inst/u_core_reg/reg31[12]} {design_1_i/core_top_0/inst/u_core_reg/reg31[13]} {design_1_i/core_top_0/inst/u_core_reg/reg31[14]} {design_1_i/core_top_0/inst/u_core_reg/reg31[15]} {design_1_i/core_top_0/inst/u_core_reg/reg31[16]} {design_1_i/core_top_0/inst/u_core_reg/reg31[17]} {design_1_i/core_top_0/inst/u_core_reg/reg31[18]} {design_1_i/core_top_0/inst/u_core_reg/reg31[19]} {design_1_i/core_top_0/inst/u_core_reg/reg31[20]} {design_1_i/core_top_0/inst/u_core_reg/reg31[21]} {design_1_i/core_top_0/inst/u_core_reg/reg31[22]} {design_1_i/core_top_0/inst/u_core_reg/reg31[23]} {design_1_i/core_top_0/inst/u_core_reg/reg31[24]} {design_1_i/core_top_0/inst/u_core_reg/reg31[25]} {design_1_i/core_top_0/inst/u_core_reg/reg31[26]} {design_1_i/core_top_0/inst/u_core_reg/reg31[27]} {design_1_i/core_top_0/inst/u_core_reg/reg31[28]} {design_1_i/core_top_0/inst/u_core_reg/reg31[29]} {design_1_i/core_top_0/inst/u_core_reg/reg31[30]} {design_1_i/core_top_0/inst/u_core_reg/reg31[31]}]]
set_property src_info {type:XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg21[0]} {design_1_i/core_top_0/inst/u_core_reg/reg21[1]} {design_1_i/core_top_0/inst/u_core_reg/reg21[2]} {design_1_i/core_top_0/inst/u_core_reg/reg21[3]} {design_1_i/core_top_0/inst/u_core_reg/reg21[4]} {design_1_i/core_top_0/inst/u_core_reg/reg21[5]} {design_1_i/core_top_0/inst/u_core_reg/reg21[6]} {design_1_i/core_top_0/inst/u_core_reg/reg21[7]} {design_1_i/core_top_0/inst/u_core_reg/reg21[8]} {design_1_i/core_top_0/inst/u_core_reg/reg21[9]} {design_1_i/core_top_0/inst/u_core_reg/reg21[10]} {design_1_i/core_top_0/inst/u_core_reg/reg21[11]} {design_1_i/core_top_0/inst/u_core_reg/reg21[12]} {design_1_i/core_top_0/inst/u_core_reg/reg21[13]} {design_1_i/core_top_0/inst/u_core_reg/reg21[14]} {design_1_i/core_top_0/inst/u_core_reg/reg21[15]} {design_1_i/core_top_0/inst/u_core_reg/reg21[16]} {design_1_i/core_top_0/inst/u_core_reg/reg21[17]} {design_1_i/core_top_0/inst/u_core_reg/reg21[18]} {design_1_i/core_top_0/inst/u_core_reg/reg21[19]} {design_1_i/core_top_0/inst/u_core_reg/reg21[20]} {design_1_i/core_top_0/inst/u_core_reg/reg21[21]} {design_1_i/core_top_0/inst/u_core_reg/reg21[22]} {design_1_i/core_top_0/inst/u_core_reg/reg21[23]} {design_1_i/core_top_0/inst/u_core_reg/reg21[24]} {design_1_i/core_top_0/inst/u_core_reg/reg21[25]} {design_1_i/core_top_0/inst/u_core_reg/reg21[26]} {design_1_i/core_top_0/inst/u_core_reg/reg21[27]} {design_1_i/core_top_0/inst/u_core_reg/reg21[28]} {design_1_i/core_top_0/inst/u_core_reg/reg21[29]} {design_1_i/core_top_0/inst/u_core_reg/reg21[30]} {design_1_i/core_top_0/inst/u_core_reg/reg21[31]}]]
set_property src_info {type:XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_1_i/core_top_0/inst/u_core_reg/reg11[0]} {design_1_i/core_top_0/inst/u_core_reg/reg11[1]} {design_1_i/core_top_0/inst/u_core_reg/reg11[2]} {design_1_i/core_top_0/inst/u_core_reg/reg11[3]} {design_1_i/core_top_0/inst/u_core_reg/reg11[4]} {design_1_i/core_top_0/inst/u_core_reg/reg11[5]} {design_1_i/core_top_0/inst/u_core_reg/reg11[6]} {design_1_i/core_top_0/inst/u_core_reg/reg11[7]} {design_1_i/core_top_0/inst/u_core_reg/reg11[8]} {design_1_i/core_top_0/inst/u_core_reg/reg11[9]} {design_1_i/core_top_0/inst/u_core_reg/reg11[10]} {design_1_i/core_top_0/inst/u_core_reg/reg11[11]} {design_1_i/core_top_0/inst/u_core_reg/reg11[12]} {design_1_i/core_top_0/inst/u_core_reg/reg11[13]} {design_1_i/core_top_0/inst/u_core_reg/reg11[14]} {design_1_i/core_top_0/inst/u_core_reg/reg11[15]} {design_1_i/core_top_0/inst/u_core_reg/reg11[16]} {design_1_i/core_top_0/inst/u_core_reg/reg11[17]} {design_1_i/core_top_0/inst/u_core_reg/reg11[18]} {design_1_i/core_top_0/inst/u_core_reg/reg11[19]} {design_1_i/core_top_0/inst/u_core_reg/reg11[20]} {design_1_i/core_top_0/inst/u_core_reg/reg11[21]} {design_1_i/core_top_0/inst/u_core_reg/reg11[22]} {design_1_i/core_top_0/inst/u_core_reg/reg11[23]} {design_1_i/core_top_0/inst/u_core_reg/reg11[24]} {design_1_i/core_top_0/inst/u_core_reg/reg11[25]} {design_1_i/core_top_0/inst/u_core_reg/reg11[26]} {design_1_i/core_top_0/inst/u_core_reg/reg11[27]} {design_1_i/core_top_0/inst/u_core_reg/reg11[28]} {design_1_i/core_top_0/inst/u_core_reg/reg11[29]} {design_1_i/core_top_0/inst/u_core_reg/reg11[30]} {design_1_i/core_top_0/inst/u_core_reg/reg11[31]}]]
set_property src_info {type:XDC file:2 line:4 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_1_i/core_top_0/inst/write_status__0[0]} {design_1_i/core_top_0/inst/write_status__0[1]} {design_1_i/core_top_0/inst/write_status__0[2]} {design_1_i/core_top_0/inst/write_status__0[3]} {design_1_i/core_top_0/inst/write_status__0[4]} {design_1_i/core_top_0/inst/write_status__0[5]} {design_1_i/core_top_0/inst/write_status__0[6]}]]
set_property src_info {type:XDC file:2 line:5 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_1_i/core_top_0/inst/read_status__0[0]} {design_1_i/core_top_0/inst/read_status__0[1]} {design_1_i/core_top_0/inst/read_status__0[2]} {design_1_i/core_top_0/inst/read_status__0[3]} {design_1_i/core_top_0/inst/read_status__0[4]} {design_1_i/core_top_0/inst/read_status__0[5]} {design_1_i/core_top_0/inst/read_status__0[6]}]]
set_property src_info {type:XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
set_property src_info {type:XDC file:2 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:2 line:15 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets clk]
