// Seed: 3000701823
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    input  uwire id_2
    , id_8,
    input  wire  id_3,
    input  wor   id_4,
    output wor   id_5
    , id_9,
    input  tri0  id_6
);
  module_0(
      id_3, id_1, id_4, id_1, id_3, id_3, id_6
  );
  final begin
    release id_9;
  end
  assign id_9[1] = 1;
endmodule
