{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1486068755755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1486068755757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  2 21:52:35 2017 " "Processing started: Thu Feb  2 21:52:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1486068755757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1486068755757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 76193 -c 76193 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 76193 -c 76193" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1486068755758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1486068756111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-Behaviour " "Found design unit 1: Main-Behaviour" {  } { { "Main.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486068756931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486068756931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486068756931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behave " "Found design unit 1: Counter-Behave" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486068756933 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1486068756933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1486068756933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1486068757169 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Qout 1 4 Main.vhd(44) " "VHDL Incomplete Partial Association warning at Main.vhd(44): port or argument \"Qout\" has 1/4 unassociated elements" {  } { { "Main.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Main.vhd" 44 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1486068757174 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter1\"" {  } { { "Main.vhd" "counter1" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Main.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1486068757192 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLR Counter.vhd(21) " "VHDL Process Statement warning at Counter.vhd(21): signal \"CLR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486068757193 "|Main|Counter:counter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LDN Counter.vhd(23) " "VHDL Process Statement warning at Counter.vhd(23): signal \"LDN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486068757193 "|Main|Counter:counter1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1486068757193 "|Main|Counter:counter1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:counter1\|Q\[0\] Counter:counter1\|Q\[0\]~_emulated Counter:counter1\|Q\[0\]~1 " "Register \"Counter:counter1\|Q\[0\]\" is converted into an equivalent circuit using register \"Counter:counter1\|Q\[0\]~_emulated\" and latch \"Counter:counter1\|Q\[0\]~1\"" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1486068757667 "|Main|Counter:counter1|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:counter1\|Q\[1\] Counter:counter1\|Q\[1\]~_emulated Counter:counter1\|Q\[0\]~1 " "Register \"Counter:counter1\|Q\[1\]\" is converted into an equivalent circuit using register \"Counter:counter1\|Q\[1\]~_emulated\" and latch \"Counter:counter1\|Q\[0\]~1\"" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1486068757667 "|Main|Counter:counter1|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:counter1\|Q\[2\] Counter:counter1\|Q\[2\]~_emulated Counter:counter1\|Q\[0\]~1 " "Register \"Counter:counter1\|Q\[2\]\" is converted into an equivalent circuit using register \"Counter:counter1\|Q\[2\]~_emulated\" and latch \"Counter:counter1\|Q\[0\]~1\"" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1486068757667 "|Main|Counter:counter1|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:counter1\|Q\[3\] Counter:counter1\|Q\[3\]~_emulated Counter:counter1\|Q\[0\]~1 " "Register \"Counter:counter1\|Q\[3\]\" is converted into an equivalent circuit using register \"Counter:counter1\|Q\[3\]~_emulated\" and latch \"Counter:counter1\|Q\[0\]~1\"" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1486068757667 "|Main|Counter:counter1|Q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:counter2\|Q\[1\] Counter:counter2\|Q\[1\]~_emulated Counter:counter1\|Q\[0\]~1 " "Register \"Counter:counter2\|Q\[1\]\" is converted into an equivalent circuit using register \"Counter:counter2\|Q\[1\]~_emulated\" and latch \"Counter:counter1\|Q\[0\]~1\"" {  } { { "Counter.vhd" "" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1486068757667 "|Main|Counter:counter2|Q[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1486068757667 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1486068757752 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Counter:counter1\|internalClock " "Logic cell \"Counter:counter1\|internalClock\"" {  } { { "Counter.vhd" "internalClock" { Text "/home/gonczor/Dokumenty/Studia/III sem/PTC/76193/76193/Counter.vhd" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486068757767 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1486068757767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1486068757986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1486068757986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1486068758082 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1486068758082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1486068758082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1486068758082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1486068758096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  2 21:52:38 2017 " "Processing ended: Thu Feb  2 21:52:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1486068758096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1486068758096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1486068758096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1486068758096 ""}
