
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/xilinx_workspace/aes_basic_cipher_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/xilinx_workspace/secure_enclave_simple'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1362.680 ; gain = 362.695 ; free physical = 2140 ; free virtual = 15711
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i-es2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12706 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.188 ; gain = 575.707 ; free physical = 2054 ; free virtual = 15626
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_aes_basic_0_1' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_aes_basic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_aes_basic_0_1' (1#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_aes_basic_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'aes_basic_0' of module 'design_1_aes_basic_0_1' requires 21 connections, but only 20 given [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:148]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (2#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:456]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1376]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (3#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1376]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1508]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (4#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1508]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_P3UMW5' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1640]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_P3UMW5' (5#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1640]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1772]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (6#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (7#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (8#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1772]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_KGUFR9' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2182]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (9#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (10#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_KGUFR9' (11#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2182]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (12#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1335]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (13#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:456]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (14#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:328]
INFO: [Synth 8-638] synthesizing module 'design_1_secure_enclave_0_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_secure_enclave_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_secure_enclave_0_0' (15#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_secure_enclave_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'secure_enclave_0' of module 'design_1_secure_enclave_0_0' requires 22 connections, but only 21 given [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:336]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (16#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 126 connections, but only 95 given [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:358]
INFO: [Synth 8-256] done synthesizing module 'design_1' (17#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (18#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_P3UMW5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1546.656 ; gain = 616.176 ; free physical = 2011 ; free virtual = 15584
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1546.656 ; gain = 616.176 ; free physical = 2011 ; free virtual = 15584
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_aes_basic_0_1' instantiated as 'design_1_i/aes_basic_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:148]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_0' instantiated as 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2046]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_1' instantiated as 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2456]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:2533]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_gpio_0_0' instantiated as 'design_1_i/axi_gpio_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:169]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps8_0_100M_0' instantiated as 'design_1_i/rst_ps8_0_100M' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:328]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_secure_enclave_0_0' instantiated as 'design_1_i/secure_enclave_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:336]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/ps8_0_axi_periph/xbar' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:1335]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zynq_ultra_ps_e_0_0' instantiated as 'design_1_i/zynq_ultra_ps_e_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/hdl/design_1.v:358]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_3/design_1_aes_basic_0_1_in_context.xdc] for cell 'design_1_i/aes_basic_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_3/design_1_aes_basic_0_1_in_context.xdc] for cell 'design_1_i/aes_basic_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_4/design_1_secure_enclave_0_0_in_context.xdc] for cell 'design_1_i/secure_enclave_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_4/design_1_secure_enclave_0_0_in_context.xdc] for cell 'design_1_i/secure_enclave_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_6/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_6/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_7/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_7/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_8/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_8/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_9/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_9/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_10/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/.Xil/Vivado-12690-SchoolComputer/dcp_10/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2185.141 ; gain = 1.000 ; free physical = 1477 ; free virtual = 15050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2185.141 ; gain = 1254.660 ; free physical = 1476 ; free virtual = 15049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i-es2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2185.141 ; gain = 1254.660 ; free physical = 1476 ; free virtual = 15049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/aes_basic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/secure_enclave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2185.141 ; gain = 1254.660 ; free physical = 1476 ; free virtual = 15049
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2185.141 ; gain = 1254.660 ; free physical = 1476 ; free virtual = 15049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2185.141 ; gain = 1254.660 ; free physical = 1461 ; free virtual = 15034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2823.742 ; gain = 1893.262 ; free physical = 772 ; free virtual = 14345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2823.742 ; gain = 1893.262 ; free physical = 772 ; free virtual = 14345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_aes_basic_0_1       |         1|
|2     |design_1_axi_gpio_0_0        |         1|
|3     |design_1_xbar_0              |         1|
|4     |design_1_auto_ds_0           |         1|
|5     |design_1_auto_pc_0           |         1|
|6     |design_1_auto_ds_1           |         1|
|7     |design_1_auto_pc_1           |         1|
|8     |design_1_rst_ps8_0_100M_0    |         1|
|9     |design_1_secure_enclave_0_0  |         1|
|10    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_aes_basic_0_1       |     1|
|2     |design_1_auto_ds_0           |     1|
|3     |design_1_auto_ds_1           |     1|
|4     |design_1_auto_pc_0           |     1|
|5     |design_1_auto_pc_1           |     1|
|6     |design_1_axi_gpio_0_0        |     1|
|7     |design_1_rst_ps8_0_100M_0    |     1|
|8     |design_1_secure_enclave_0_0  |     1|
|9     |design_1_xbar_0              |     1|
|10    |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2580|
|2     |  design_1_i         |design_1                    |  2580|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |  1501|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
|5     |      s01_couplers   |s01_couplers_imp_KGUFR9     |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.758 ; gain = 1905.277 ; free physical = 759 ; free virtual = 14332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2835.758 ; gain = 761.086 ; free physical = 759 ; free virtual = 14332
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 2835.766 ; gain = 1905.285 ; free physical = 759 ; free virtual = 14332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2882.391 ; gain = 1519.711 ; free physical = 723 ; free virtual = 14295
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2882.391 ; gain = 0.000 ; free physical = 631 ; free virtual = 14204
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 21:33:00 2017...
