Version 8.0 Build 215 05/29/2008 SJ Full Version
11
965
OFF
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Partition --
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst
NONIMPORT
a_fifo_burst[0]
a_fifo_burst[1]
a_fifo_burst[2]
a_fifo_burst[3]
a_fifo_burst[4]
a_fifo_burst[5]
a_fifo_burst[6]
a_fifo_burst[7]
a_fifo_burst[8]
a_fifo_burst[9]
a_fifo_burst[10]
a_fifo_burst[11]
a_fifo_burst[12]
a_fifo_burst[13]
a_fifo_burst[14]
a_fifo_burst[15]
a_remote_burst[0]
a_remote_burst[1]
a_remote_burst[2]
a_remote_burst[3]
a_remote_burst[4]
a_remote_burst[5]
a_remote_burst[6]
a_remote_burst[7]
a_remote_burst[8]
a_remote_burst[9]
a_remote_burst[10]
a_remote_burst[11]
a_remote_burst[12]
a_remote_burst[13]
a_remote_burst[14]
a_remote_burst[15]
b1_fifo_burst[0]
b1_fifo_burst[1]
b1_fifo_burst[2]
b1_fifo_burst[3]
b1_fifo_burst[4]
b1_fifo_burst[5]
b1_fifo_burst[6]
b1_fifo_burst[7]
b1_fifo_burst[8]
b1_fifo_burst[9]
b1_fifo_burst[10]
b1_fifo_burst[11]
b1_fifo_burst[12]
b1_fifo_burst[13]
b1_fifo_burst[14]
b1_fifo_burst[15]
b1_remote_burst[0]
b1_remote_burst[1]
b1_remote_burst[2]
b1_remote_burst[3]
b1_remote_burst[4]
b1_remote_burst[5]
b1_remote_burst[6]
b1_remote_burst[7]
b1_remote_burst[8]
b1_remote_burst[9]
b1_remote_burst[10]
b1_remote_burst[11]
b1_remote_burst[12]
b1_remote_burst[13]
b1_remote_burst[14]
b1_remote_burst[15]
b1_full_on_thresh[0]
b1_full_on_thresh[1]
b1_full_on_thresh[2]
b1_full_on_thresh[3]
b1_full_on_thresh[4]
b1_full_on_thresh[5]
b1_full_on_thresh[6]
b1_full_on_thresh[7]
b1_full_on_thresh[8]
b1_full_on_thresh[9]
b1_full_on_thresh[10]
b1_full_on_thresh[11]
b1_full_on_thresh[12]
b1_full_on_thresh[13]
b1_full_on_thresh[14]
b1_full_on_thresh[15]
b1_full_off_thresh[0]
b1_full_off_thresh[1]
b1_full_off_thresh[2]
b1_full_off_thresh[3]
b1_full_off_thresh[4]
b1_full_off_thresh[5]
b1_full_off_thresh[6]
b1_full_off_thresh[7]
b1_full_off_thresh[8]
b1_full_off_thresh[9]
b1_full_off_thresh[10]
b1_full_off_thresh[11]
b1_full_off_thresh[12]
b1_full_off_thresh[13]
b1_full_off_thresh[14]
b1_full_off_thresh[15]
b1_empty_on_thresh[0]
b1_empty_on_thresh[1]
b1_empty_on_thresh[2]
b1_empty_on_thresh[3]
b1_empty_on_thresh[4]
b1_empty_on_thresh[5]
b1_empty_on_thresh[6]
b1_empty_on_thresh[7]
b1_empty_on_thresh[8]
b1_empty_on_thresh[9]
b1_empty_on_thresh[10]
b1_empty_on_thresh[11]
b1_empty_on_thresh[12]
b1_empty_on_thresh[13]
b1_empty_on_thresh[14]
b1_empty_on_thresh[15]
b1_empty_off_thresh[0]
b1_empty_off_thresh[1]
b1_empty_off_thresh[2]
b1_empty_off_thresh[3]
b1_empty_off_thresh[4]
b1_empty_off_thresh[5]
b1_empty_off_thresh[6]
b1_empty_off_thresh[7]
b1_empty_off_thresh[8]
b1_empty_off_thresh[9]
b1_empty_off_thresh[10]
b1_empty_off_thresh[11]
b1_empty_off_thresh[12]
b1_empty_off_thresh[13]
b1_empty_off_thresh[14]
b1_empty_off_thresh[15]
b1_master_full_thresh[0]
b1_master_full_thresh[1]
b1_master_full_thresh[2]
b1_master_full_thresh[3]
b1_master_full_thresh[4]
b1_master_full_thresh[5]
b1_master_full_thresh[6]
b1_master_full_thresh[7]
b1_master_full_thresh[8]
b1_master_full_thresh[9]
b1_master_full_thresh[10]
b1_master_full_thresh[11]
b1_master_full_thresh[12]
b1_master_full_thresh[13]
b1_master_full_thresh[14]
b1_master_full_thresh[15]
b2_fifo_burst[0]
b2_fifo_burst[1]
b2_fifo_burst[2]
b2_fifo_burst[3]
b2_fifo_burst[4]
b2_fifo_burst[5]
b2_fifo_burst[6]
b2_fifo_burst[7]
b2_fifo_burst[8]
b2_fifo_burst[9]
b2_fifo_burst[10]
b2_fifo_burst[11]
b2_fifo_burst[12]
b2_fifo_burst[13]
b2_fifo_burst[14]
b2_fifo_burst[15]
b2_remote_burst[0]
b2_remote_burst[1]
b2_remote_burst[2]
b2_remote_burst[3]
b2_remote_burst[4]
b2_remote_burst[5]
b2_remote_burst[6]
b2_remote_burst[7]
b2_remote_burst[8]
b2_remote_burst[9]
b2_remote_burst[10]
b2_remote_burst[11]
b2_remote_burst[12]
b2_remote_burst[13]
b2_remote_burst[14]
b2_remote_burst[15]
b2_full_on_thresh[0]
b2_full_on_thresh[1]
b2_full_on_thresh[2]
b2_full_on_thresh[3]
b2_full_on_thresh[4]
b2_full_on_thresh[5]
b2_full_on_thresh[6]
b2_full_on_thresh[7]
b2_full_on_thresh[8]
b2_full_on_thresh[9]
b2_full_on_thresh[10]
b2_full_on_thresh[11]
b2_full_on_thresh[12]
b2_full_on_thresh[13]
b2_full_on_thresh[14]
b2_full_on_thresh[15]
b2_full_off_thresh[0]
b2_full_off_thresh[1]
b2_full_off_thresh[2]
b2_full_off_thresh[3]
b2_full_off_thresh[4]
b2_full_off_thresh[5]
b2_full_off_thresh[6]
b2_full_off_thresh[7]
b2_full_off_thresh[8]
b2_full_off_thresh[9]
b2_full_off_thresh[10]
b2_full_off_thresh[11]
b2_full_off_thresh[12]
b2_full_off_thresh[13]
b2_full_off_thresh[14]
b2_full_off_thresh[15]
b2_empty_on_thresh[0]
b2_empty_on_thresh[1]
b2_empty_on_thresh[2]
b2_empty_on_thresh[3]
b2_empty_on_thresh[4]
b2_empty_on_thresh[5]
b2_empty_on_thresh[6]
b2_empty_on_thresh[7]
b2_empty_on_thresh[8]
b2_empty_on_thresh[9]
b2_empty_on_thresh[10]
b2_empty_on_thresh[11]
b2_empty_on_thresh[12]
b2_empty_on_thresh[13]
b2_empty_on_thresh[14]
b2_empty_on_thresh[15]
b2_empty_off_thresh[0]
b2_empty_off_thresh[1]
b2_empty_off_thresh[2]
b2_empty_off_thresh[3]
b2_empty_off_thresh[4]
b2_empty_off_thresh[5]
b2_empty_off_thresh[6]
b2_empty_off_thresh[7]
b2_empty_off_thresh[8]
b2_empty_off_thresh[9]
b2_empty_off_thresh[10]
b2_empty_off_thresh[11]
b2_empty_off_thresh[12]
b2_empty_off_thresh[13]
b2_empty_off_thresh[14]
b2_empty_off_thresh[15]
b2_master_full_thresh[0]
b2_master_full_thresh[1]
b2_master_full_thresh[2]
b2_master_full_thresh[3]
b2_master_full_thresh[4]
b2_master_full_thresh[5]
b2_master_full_thresh[6]
b2_master_full_thresh[7]
b2_master_full_thresh[8]
b2_master_full_thresh[9]
b2_master_full_thresh[10]
b2_master_full_thresh[11]
b2_master_full_thresh[12]
b2_master_full_thresh[13]
b2_master_full_thresh[14]
b2_master_full_thresh[15]
b3_fifo_burst[0]
b3_fifo_burst[1]
b3_fifo_burst[2]
b3_fifo_burst[3]
b3_fifo_burst[4]
b3_fifo_burst[5]
b3_fifo_burst[6]
b3_fifo_burst[7]
b3_fifo_burst[8]
b3_fifo_burst[9]
b3_fifo_burst[10]
b3_fifo_burst[11]
b3_fifo_burst[12]
b3_fifo_burst[13]
b3_fifo_burst[14]
b3_fifo_burst[15]
b3_remote_burst[0]
b3_remote_burst[1]
b3_remote_burst[2]
b3_remote_burst[3]
b3_remote_burst[4]
b3_remote_burst[5]
b3_remote_burst[6]
b3_remote_burst[7]
b3_remote_burst[8]
b3_remote_burst[9]
b3_remote_burst[10]
b3_remote_burst[11]
b3_remote_burst[12]
b3_remote_burst[13]
b3_remote_burst[14]
b3_remote_burst[15]
b3_full_on_thresh[0]
b3_full_on_thresh[1]
b3_full_on_thresh[2]
b3_full_on_thresh[3]
b3_full_on_thresh[4]
b3_full_on_thresh[5]
b3_full_on_thresh[6]
b3_full_on_thresh[7]
b3_full_on_thresh[8]
b3_full_on_thresh[9]
b3_full_on_thresh[10]
b3_full_on_thresh[11]
b3_full_on_thresh[12]
b3_full_on_thresh[13]
b3_full_on_thresh[14]
b3_full_on_thresh[15]
b3_full_off_thresh[0]
b3_full_off_thresh[1]
b3_full_off_thresh[2]
b3_full_off_thresh[3]
b3_full_off_thresh[4]
b3_full_off_thresh[5]
b3_full_off_thresh[6]
b3_full_off_thresh[7]
b3_full_off_thresh[8]
b3_full_off_thresh[9]
b3_full_off_thresh[10]
b3_full_off_thresh[11]
b3_full_off_thresh[12]
b3_full_off_thresh[13]
b3_full_off_thresh[14]
b3_full_off_thresh[15]
b3_empty_on_thresh[0]
b3_empty_on_thresh[1]
b3_empty_on_thresh[2]
b3_empty_on_thresh[3]
b3_empty_on_thresh[4]
b3_empty_on_thresh[5]
b3_empty_on_thresh[6]
b3_empty_on_thresh[7]
b3_empty_on_thresh[8]
b3_empty_on_thresh[9]
b3_empty_on_thresh[10]
b3_empty_on_thresh[11]
b3_empty_on_thresh[12]
b3_empty_on_thresh[13]
b3_empty_on_thresh[14]
b3_empty_on_thresh[15]
b3_empty_off_thresh[0]
b3_empty_off_thresh[1]
b3_empty_off_thresh[2]
b3_empty_off_thresh[3]
b3_empty_off_thresh[4]
b3_empty_off_thresh[5]
b3_empty_off_thresh[6]
b3_empty_off_thresh[7]
b3_empty_off_thresh[8]
b3_empty_off_thresh[9]
b3_empty_off_thresh[10]
b3_empty_off_thresh[11]
b3_empty_off_thresh[12]
b3_empty_off_thresh[13]
b3_empty_off_thresh[14]
b3_empty_off_thresh[15]
b3_master_full_thresh[0]
b3_master_full_thresh[1]
b3_master_full_thresh[2]
b3_master_full_thresh[3]
b3_master_full_thresh[4]
b3_master_full_thresh[5]
b3_master_full_thresh[6]
b3_master_full_thresh[7]
b3_master_full_thresh[8]
b3_master_full_thresh[9]
b3_master_full_thresh[10]
b3_master_full_thresh[11]
b3_master_full_thresh[12]
b3_master_full_thresh[13]
b3_master_full_thresh[14]
b3_master_full_thresh[15]
b4_fifo_burst[0]
b4_fifo_burst[1]
b4_fifo_burst[2]
b4_fifo_burst[3]
b4_fifo_burst[4]
b4_fifo_burst[5]
b4_fifo_burst[6]
b4_fifo_burst[7]
b4_fifo_burst[8]
b4_fifo_burst[9]
b4_fifo_burst[10]
b4_fifo_burst[11]
b4_fifo_burst[12]
b4_fifo_burst[13]
b4_fifo_burst[14]
b4_fifo_burst[15]
b4_remote_burst[0]
b4_remote_burst[1]
b4_remote_burst[2]
b4_remote_burst[3]
b4_remote_burst[4]
b4_remote_burst[5]
b4_remote_burst[6]
b4_remote_burst[7]
b4_remote_burst[8]
b4_remote_burst[9]
b4_remote_burst[10]
b4_remote_burst[11]
b4_remote_burst[12]
b4_remote_burst[13]
b4_remote_burst[14]
b4_remote_burst[15]
b4_full_on_thresh[0]
b4_full_on_thresh[1]
b4_full_on_thresh[2]
b4_full_on_thresh[3]
b4_full_on_thresh[4]
b4_full_on_thresh[5]
b4_full_on_thresh[6]
b4_full_on_thresh[7]
b4_full_on_thresh[8]
b4_full_on_thresh[9]
b4_full_on_thresh[10]
b4_full_on_thresh[11]
b4_full_on_thresh[12]
b4_full_on_thresh[13]
b4_full_on_thresh[14]
b4_full_on_thresh[15]
b4_full_off_thresh[0]
b4_full_off_thresh[1]
b4_full_off_thresh[2]
b4_full_off_thresh[3]
b4_full_off_thresh[4]
b4_full_off_thresh[5]
b4_full_off_thresh[6]
b4_full_off_thresh[7]
b4_full_off_thresh[8]
b4_full_off_thresh[9]
b4_full_off_thresh[10]
b4_full_off_thresh[11]
b4_full_off_thresh[12]
b4_full_off_thresh[13]
b4_full_off_thresh[14]
b4_full_off_thresh[15]
b4_empty_on_thresh[0]
b4_empty_on_thresh[1]
b4_empty_on_thresh[2]
b4_empty_on_thresh[3]
b4_empty_on_thresh[4]
b4_empty_on_thresh[5]
b4_empty_on_thresh[6]
b4_empty_on_thresh[7]
b4_empty_on_thresh[8]
b4_empty_on_thresh[9]
b4_empty_on_thresh[10]
b4_empty_on_thresh[11]
b4_empty_on_thresh[12]
b4_empty_on_thresh[13]
b4_empty_on_thresh[14]
b4_empty_on_thresh[15]
b4_empty_off_thresh[0]
b4_empty_off_thresh[1]
b4_empty_off_thresh[2]
b4_empty_off_thresh[3]
b4_empty_off_thresh[4]
b4_empty_off_thresh[5]
b4_empty_off_thresh[6]
b4_empty_off_thresh[7]
b4_empty_off_thresh[8]
b4_empty_off_thresh[9]
b4_empty_off_thresh[10]
b4_empty_off_thresh[11]
b4_empty_off_thresh[12]
b4_empty_off_thresh[13]
b4_empty_off_thresh[14]
b4_empty_off_thresh[15]
b4_master_full_thresh[0]
b4_master_full_thresh[1]
b4_master_full_thresh[2]
b4_master_full_thresh[3]
b4_master_full_thresh[4]
b4_master_full_thresh[5]
b4_master_full_thresh[6]
b4_master_full_thresh[7]
b4_master_full_thresh[8]
b4_master_full_thresh[9]
b4_master_full_thresh[10]
b4_master_full_thresh[11]
b4_master_full_thresh[12]
b4_master_full_thresh[13]
b4_master_full_thresh[14]
b4_master_full_thresh[15]
b5_fifo_burst[0]
b5_fifo_burst[1]
b5_fifo_burst[2]
b5_fifo_burst[3]
b5_fifo_burst[4]
b5_fifo_burst[5]
b5_fifo_burst[6]
b5_fifo_burst[7]
b5_fifo_burst[8]
b5_fifo_burst[9]
b5_fifo_burst[10]
b5_fifo_burst[11]
b5_fifo_burst[12]
b5_fifo_burst[13]
b5_fifo_burst[14]
b5_fifo_burst[15]
b5_remote_burst[0]
b5_remote_burst[1]
b5_remote_burst[2]
b5_remote_burst[3]
b5_remote_burst[4]
b5_remote_burst[5]
b5_remote_burst[6]
b5_remote_burst[7]
b5_remote_burst[8]
b5_remote_burst[9]
b5_remote_burst[10]
b5_remote_burst[11]
b5_remote_burst[12]
b5_remote_burst[13]
b5_remote_burst[14]
b5_remote_burst[15]
b5_full_on_thresh[0]
b5_full_on_thresh[1]
b5_full_on_thresh[2]
b5_full_on_thresh[3]
b5_full_on_thresh[4]
b5_full_on_thresh[5]
b5_full_on_thresh[6]
b5_full_on_thresh[7]
b5_full_on_thresh[8]
b5_full_on_thresh[9]
b5_full_on_thresh[10]
b5_full_on_thresh[11]
b5_full_on_thresh[12]
b5_full_on_thresh[13]
b5_full_on_thresh[14]
b5_full_on_thresh[15]
b5_full_off_thresh[0]
b5_full_off_thresh[1]
b5_full_off_thresh[2]
b5_full_off_thresh[3]
b5_full_off_thresh[4]
b5_full_off_thresh[5]
b5_full_off_thresh[6]
b5_full_off_thresh[7]
b5_full_off_thresh[8]
b5_full_off_thresh[9]
b5_full_off_thresh[10]
b5_full_off_thresh[11]
b5_full_off_thresh[12]
b5_full_off_thresh[13]
b5_full_off_thresh[14]
b5_full_off_thresh[15]
b5_empty_on_thresh[0]
b5_empty_on_thresh[1]
b5_empty_on_thresh[2]
b5_empty_on_thresh[3]
b5_empty_on_thresh[4]
b5_empty_on_thresh[5]
b5_empty_on_thresh[6]
b5_empty_on_thresh[7]
b5_empty_on_thresh[8]
b5_empty_on_thresh[9]
b5_empty_on_thresh[10]
b5_empty_on_thresh[11]
b5_empty_on_thresh[12]
b5_empty_on_thresh[13]
b5_empty_on_thresh[14]
b5_empty_on_thresh[15]
b5_empty_off_thresh[0]
b5_empty_off_thresh[1]
b5_empty_off_thresh[2]
b5_empty_off_thresh[3]
b5_empty_off_thresh[4]
b5_empty_off_thresh[5]
b5_empty_off_thresh[6]
b5_empty_off_thresh[7]
b5_empty_off_thresh[8]
b5_empty_off_thresh[9]
b5_empty_off_thresh[10]
b5_empty_off_thresh[11]
b5_empty_off_thresh[12]
b5_empty_off_thresh[13]
b5_empty_off_thresh[14]
b5_empty_off_thresh[15]
b5_master_full_thresh[0]
b5_master_full_thresh[1]
b5_master_full_thresh[2]
b5_master_full_thresh[3]
b5_master_full_thresh[4]
b5_master_full_thresh[5]
b5_master_full_thresh[6]
b5_master_full_thresh[7]
b5_master_full_thresh[8]
b5_master_full_thresh[9]
b5_master_full_thresh[10]
b5_master_full_thresh[11]
b5_master_full_thresh[12]
b5_master_full_thresh[13]
b5_master_full_thresh[14]
b5_master_full_thresh[15]
b6_fifo_burst[0]
b6_fifo_burst[1]
b6_fifo_burst[2]
b6_fifo_burst[3]
b6_fifo_burst[4]
b6_fifo_burst[5]
b6_fifo_burst[6]
b6_fifo_burst[7]
b6_fifo_burst[8]
b6_fifo_burst[9]
b6_fifo_burst[10]
b6_fifo_burst[11]
b6_fifo_burst[12]
b6_fifo_burst[13]
b6_fifo_burst[14]
b6_fifo_burst[15]
b6_remote_burst[0]
b6_remote_burst[1]
b6_remote_burst[2]
b6_remote_burst[3]
b6_remote_burst[4]
b6_remote_burst[5]
b6_remote_burst[6]
b6_remote_burst[7]
b6_remote_burst[8]
b6_remote_burst[9]
b6_remote_burst[10]
b6_remote_burst[11]
b6_remote_burst[12]
b6_remote_burst[13]
b6_remote_burst[14]
b6_remote_burst[15]
b6_full_on_thresh[0]
b6_full_on_thresh[1]
b6_full_on_thresh[2]
b6_full_on_thresh[3]
b6_full_on_thresh[4]
b6_full_on_thresh[5]
b6_full_on_thresh[6]
b6_full_on_thresh[7]
b6_full_on_thresh[8]
b6_full_on_thresh[9]
b6_full_on_thresh[10]
b6_full_on_thresh[11]
b6_full_on_thresh[12]
b6_full_on_thresh[13]
b6_full_on_thresh[14]
b6_full_on_thresh[15]
b6_full_off_thresh[0]
b6_full_off_thresh[1]
b6_full_off_thresh[2]
b6_full_off_thresh[3]
b6_full_off_thresh[4]
b6_full_off_thresh[5]
b6_full_off_thresh[6]
b6_full_off_thresh[7]
b6_full_off_thresh[8]
b6_full_off_thresh[9]
b6_full_off_thresh[10]
b6_full_off_thresh[11]
b6_full_off_thresh[12]
b6_full_off_thresh[13]
b6_full_off_thresh[14]
b6_full_off_thresh[15]
b6_empty_on_thresh[0]
b6_empty_on_thresh[1]
b6_empty_on_thresh[2]
b6_empty_on_thresh[3]
b6_empty_on_thresh[4]
b6_empty_on_thresh[5]
b6_empty_on_thresh[6]
b6_empty_on_thresh[7]
b6_empty_on_thresh[8]
b6_empty_on_thresh[9]
b6_empty_on_thresh[10]
b6_empty_on_thresh[11]
b6_empty_on_thresh[12]
b6_empty_on_thresh[13]
b6_empty_on_thresh[14]
b6_empty_on_thresh[15]
b6_empty_off_thresh[0]
b6_empty_off_thresh[1]
b6_empty_off_thresh[2]
b6_empty_off_thresh[3]
b6_empty_off_thresh[4]
b6_empty_off_thresh[5]
b6_empty_off_thresh[6]
b6_empty_off_thresh[7]
b6_empty_off_thresh[8]
b6_empty_off_thresh[9]
b6_empty_off_thresh[10]
b6_empty_off_thresh[11]
b6_empty_off_thresh[12]
b6_empty_off_thresh[13]
b6_empty_off_thresh[14]
b6_empty_off_thresh[15]
b6_master_full_thresh[0]
b6_master_full_thresh[1]
b6_master_full_thresh[2]
b6_master_full_thresh[3]
b6_master_full_thresh[4]
b6_master_full_thresh[5]
b6_master_full_thresh[6]
b6_master_full_thresh[7]
b6_master_full_thresh[8]
b6_master_full_thresh[9]
b6_master_full_thresh[10]
b6_master_full_thresh[11]
b6_master_full_thresh[12]
b6_master_full_thresh[13]
b6_master_full_thresh[14]
b6_master_full_thresh[15]
b7_fifo_burst[0]
b7_fifo_burst[1]
b7_fifo_burst[2]
b7_fifo_burst[3]
b7_fifo_burst[4]
b7_fifo_burst[5]
b7_fifo_burst[6]
b7_fifo_burst[7]
b7_fifo_burst[8]
b7_fifo_burst[9]
b7_fifo_burst[10]
b7_fifo_burst[11]
b7_fifo_burst[12]
b7_fifo_burst[13]
b7_fifo_burst[14]
b7_fifo_burst[15]
b7_remote_burst[0]
b7_remote_burst[1]
b7_remote_burst[2]
b7_remote_burst[3]
b7_remote_burst[4]
b7_remote_burst[5]
b7_remote_burst[6]
b7_remote_burst[7]
b7_remote_burst[8]
b7_remote_burst[9]
b7_remote_burst[10]
b7_remote_burst[11]
b7_remote_burst[12]
b7_remote_burst[13]
b7_remote_burst[14]
b7_remote_burst[15]
b7_full_on_thresh[0]
b7_full_on_thresh[1]
b7_full_on_thresh[2]
b7_full_on_thresh[3]
b7_full_on_thresh[4]
b7_full_on_thresh[5]
b7_full_on_thresh[6]
b7_full_on_thresh[7]
b7_full_on_thresh[8]
b7_full_on_thresh[9]
b7_full_on_thresh[10]
b7_full_on_thresh[11]
b7_full_on_thresh[12]
b7_full_on_thresh[13]
b7_full_on_thresh[14]
b7_full_on_thresh[15]
b7_full_off_thresh[0]
b7_full_off_thresh[1]
b7_full_off_thresh[2]
b7_full_off_thresh[3]
b7_full_off_thresh[4]
b7_full_off_thresh[5]
b7_full_off_thresh[6]
b7_full_off_thresh[7]
b7_full_off_thresh[8]
b7_full_off_thresh[9]
b7_full_off_thresh[10]
b7_full_off_thresh[11]
b7_full_off_thresh[12]
b7_full_off_thresh[13]
b7_full_off_thresh[14]
b7_full_off_thresh[15]
b7_empty_on_thresh[0]
b7_empty_on_thresh[1]
b7_empty_on_thresh[2]
b7_empty_on_thresh[3]
b7_empty_on_thresh[4]
b7_empty_on_thresh[5]
b7_empty_on_thresh[6]
b7_empty_on_thresh[7]
b7_empty_on_thresh[8]
b7_empty_on_thresh[9]
b7_empty_on_thresh[10]
b7_empty_on_thresh[11]
b7_empty_on_thresh[12]
b7_empty_on_thresh[13]
b7_empty_on_thresh[14]
b7_empty_on_thresh[15]
b7_empty_off_thresh[0]
b7_empty_off_thresh[1]
b7_empty_off_thresh[2]
b7_empty_off_thresh[3]
b7_empty_off_thresh[4]
b7_empty_off_thresh[5]
b7_empty_off_thresh[6]
b7_empty_off_thresh[7]
b7_empty_off_thresh[8]
b7_empty_off_thresh[9]
b7_empty_off_thresh[10]
b7_empty_off_thresh[11]
b7_empty_off_thresh[12]
b7_empty_off_thresh[13]
b7_empty_off_thresh[14]
b7_empty_off_thresh[15]
b7_master_full_thresh[0]
b7_master_full_thresh[1]
b7_master_full_thresh[2]
b7_master_full_thresh[3]
b7_master_full_thresh[4]
b7_master_full_thresh[5]
b7_master_full_thresh[6]
b7_master_full_thresh[7]
b7_master_full_thresh[8]
b7_master_full_thresh[9]
b7_master_full_thresh[10]
b7_master_full_thresh[11]
b7_master_full_thresh[12]
b7_master_full_thresh[13]
b7_master_full_thresh[14]
b7_master_full_thresh[15]
b8_fifo_burst[0]
b8_fifo_burst[1]
b8_fifo_burst[2]
b8_fifo_burst[3]
b8_fifo_burst[4]
b8_fifo_burst[5]
b8_fifo_burst[6]
b8_fifo_burst[7]
b8_fifo_burst[8]
b8_fifo_burst[9]
b8_fifo_burst[10]
b8_fifo_burst[11]
b8_fifo_burst[12]
b8_fifo_burst[13]
b8_fifo_burst[14]
b8_fifo_burst[15]
b8_remote_burst[0]
b8_remote_burst[1]
b8_remote_burst[2]
b8_remote_burst[3]
b8_remote_burst[4]
b8_remote_burst[5]
b8_remote_burst[6]
b8_remote_burst[7]
b8_remote_burst[8]
b8_remote_burst[9]
b8_remote_burst[10]
b8_remote_burst[11]
b8_remote_burst[12]
b8_remote_burst[13]
b8_remote_burst[14]
b8_remote_burst[15]
b8_full_on_thresh[0]
b8_full_on_thresh[1]
b8_full_on_thresh[2]
b8_full_on_thresh[3]
b8_full_on_thresh[4]
b8_full_on_thresh[5]
b8_full_on_thresh[6]
b8_full_on_thresh[7]
b8_full_on_thresh[8]
b8_full_on_thresh[9]
b8_full_on_thresh[10]
b8_full_on_thresh[11]
b8_full_on_thresh[12]
b8_full_on_thresh[13]
b8_full_on_thresh[14]
b8_full_on_thresh[15]
b8_full_off_thresh[0]
b8_full_off_thresh[1]
b8_full_off_thresh[2]
b8_full_off_thresh[3]
b8_full_off_thresh[4]
b8_full_off_thresh[5]
b8_full_off_thresh[6]
b8_full_off_thresh[7]
b8_full_off_thresh[8]
b8_full_off_thresh[9]
b8_full_off_thresh[10]
b8_full_off_thresh[11]
b8_full_off_thresh[12]
b8_full_off_thresh[13]
b8_full_off_thresh[14]
b8_full_off_thresh[15]
b8_empty_on_thresh[0]
b8_empty_on_thresh[1]
b8_empty_on_thresh[2]
b8_empty_on_thresh[3]
b8_empty_on_thresh[4]
b8_empty_on_thresh[5]
b8_empty_on_thresh[6]
b8_empty_on_thresh[7]
b8_empty_on_thresh[8]
b8_empty_on_thresh[9]
b8_empty_on_thresh[10]
b8_empty_on_thresh[11]
b8_empty_on_thresh[12]
b8_empty_on_thresh[13]
b8_empty_on_thresh[14]
b8_empty_on_thresh[15]
b8_empty_off_thresh[0]
b8_empty_off_thresh[1]
b8_empty_off_thresh[2]
b8_empty_off_thresh[3]
b8_empty_off_thresh[4]
b8_empty_off_thresh[5]
b8_empty_off_thresh[6]
b8_empty_off_thresh[7]
b8_empty_off_thresh[8]
b8_empty_off_thresh[9]
b8_empty_off_thresh[10]
b8_empty_off_thresh[11]
b8_empty_off_thresh[12]
b8_empty_off_thresh[13]
b8_empty_off_thresh[14]
b8_empty_off_thresh[15]
b8_master_full_thresh[0]
b8_master_full_thresh[1]
b8_master_full_thresh[2]
b8_master_full_thresh[3]
b8_master_full_thresh[4]
b8_master_full_thresh[5]
b8_master_full_thresh[6]
b8_master_full_thresh[7]
b8_master_full_thresh[8]
b8_master_full_thresh[9]
b8_master_full_thresh[10]
b8_master_full_thresh[11]
b8_master_full_thresh[12]
b8_master_full_thresh[13]
b8_master_full_thresh[14]
b8_master_full_thresh[15]
dpav_ina[0]
dpav_ina[1]
dpav_ina[2]
dpav_ina[3]
dpav_ina[4]
dpav_ina[5]
dpav_ina[6]
dpav_ina[7]
ppav_ina
spav_ina
addr_outa[0]
dpav_outa[0]
ppav_outa
spav_outa
addr_ina[0]
addr_ina[1]
addr_ina[2]
addr_ina[3]
addr_ina[4]
addr_ina[5]
addr_ina[6]
addr_ina[7]
rd_outa
wr_ina
val_ina
sx_ina
data_ina[0]
data_ina[1]
data_ina[2]
data_ina[3]
data_ina[4]
data_ina[5]
data_ina[6]
data_ina[7]
data_ina[8]
data_ina[9]
data_ina[10]
data_ina[11]
data_ina[12]
data_ina[13]
data_ina[14]
data_ina[15]
data_ina[16]
data_ina[17]
data_ina[18]
data_ina[19]
data_ina[20]
data_ina[21]
data_ina[22]
data_ina[23]
data_ina[24]
data_ina[25]
data_ina[26]
data_ina[27]
data_ina[28]
data_ina[29]
data_ina[30]
data_ina[31]
sop_ina
eop_ina
err_ina
prty_ina
mod_ina[0]
mod_ina[1]
custom_ina0[0]
custom_ina0[1]
custom_ina0[2]
custom_ina0[3]
custom_ina0[4]
custom_ina0[5]
custom_ina0[6]
custom_ina0[7]
custom_ina0[8]
custom_ina0[9]
custom_ina0[10]
custom_ina0[11]
custom_ina0[12]
custom_ina0[13]
custom_ina0[14]
custom_ina0[15]
custom_ina0[16]
custom_ina0[17]
custom_ina0[18]
custom_ina0[19]
custom_ina0[20]
custom_ina0[21]
custom_ina0[22]
custom_ina0[23]
custom_ina0[24]
custom_ina0[25]
custom_ina0[26]
custom_ina0[27]
custom_ina0[28]
custom_ina0[29]
custom_ina0[30]
custom_ina0[31]
custom_outa0[0]
custom_outa0[1]
custom_outa0[2]
custom_outa0[3]
custom_outa0[4]
custom_outa0[5]
custom_outa0[6]
custom_outa0[7]
custom_outa0[8]
custom_outa0[9]
custom_outa0[10]
custom_outa0[11]
custom_outa0[12]
custom_outa0[13]
custom_outa0[14]
custom_outa0[15]
custom_outa0[16]
custom_outa0[17]
custom_outa0[18]
custom_outa0[19]
custom_outa0[20]
custom_outa0[21]
custom_outa0[22]
custom_outa0[23]
custom_outa0[24]
custom_outa0[25]
custom_outa0[26]
custom_outa0[27]
custom_outa0[28]
custom_outa0[29]
custom_outa0[30]
custom_outa0[31]
clka
reseta
dpav_inb1[0]
dpav_inb1[1]
dpav_inb1[2]
dpav_inb1[3]
dpav_inb1[4]
dpav_inb1[5]
dpav_inb1[6]
dpav_inb1[7]
ppav_inb1
spav_inb1
dav_inb1
addr_outb1[0]
dpav_outb1[0]
ppav_outb1
spav_outb1
dav_outb1
addr_inb1[0]
addr_inb1[1]
addr_inb1[2]
addr_inb1[3]
addr_inb1[4]
addr_inb1[5]
addr_inb1[6]
addr_inb1[7]
wr_outb1
rd_inb1
val_outb1
sx_outb1
data_outb1[0]
data_outb1[1]
data_outb1[2]
data_outb1[3]
data_outb1[4]
data_outb1[5]
data_outb1[6]
data_outb1[7]
data_outb1[8]
data_outb1[9]
data_outb1[10]
data_outb1[11]
data_outb1[12]
data_outb1[13]
data_outb1[14]
data_outb1[15]
data_outb1[16]
data_outb1[17]
data_outb1[18]
data_outb1[19]
data_outb1[20]
data_outb1[21]
data_outb1[22]
data_outb1[23]
data_outb1[24]
data_outb1[25]
data_outb1[26]
data_outb1[27]
data_outb1[28]
data_outb1[29]
data_outb1[30]
data_outb1[31]
sop_outb1
eop_outb1
err_outb1
prty_outb1
mod_outb1[0]
mod_outb1[1]
custom_inb1[0]
custom_inb1[1]
custom_inb1[2]
custom_inb1[3]
custom_inb1[4]
custom_inb1[5]
custom_inb1[6]
custom_inb1[7]
custom_inb1[8]
custom_inb1[9]
custom_inb1[10]
custom_inb1[11]
custom_inb1[12]
custom_inb1[13]
custom_inb1[14]
custom_inb1[15]
custom_inb1[16]
custom_inb1[17]
custom_inb1[18]
custom_inb1[19]
custom_inb1[20]
custom_inb1[21]
custom_inb1[22]
custom_inb1[23]
custom_inb1[24]
custom_inb1[25]
custom_inb1[26]
custom_inb1[27]
custom_inb1[28]
custom_inb1[29]
custom_inb1[30]
custom_inb1[31]
custom_outb1[0]
custom_outb1[1]
custom_outb1[2]
custom_outb1[3]
custom_outb1[4]
custom_outb1[5]
custom_outb1[6]
custom_outb1[7]
custom_outb1[8]
custom_outb1[9]
custom_outb1[10]
custom_outb1[11]
custom_outb1[12]
custom_outb1[13]
custom_outb1[14]
custom_outb1[15]
custom_outb1[16]
custom_outb1[17]
custom_outb1[18]
custom_outb1[19]
custom_outb1[20]
custom_outb1[21]
custom_outb1[22]
custom_outb1[23]
custom_outb1[24]
custom_outb1[25]
custom_outb1[26]
custom_outb1[27]
custom_outb1[28]
custom_outb1[29]
custom_outb1[30]
custom_outb1[31]
custom_ina1[0]
custom_ina1[1]
custom_ina1[2]
custom_ina1[3]
custom_ina1[4]
custom_ina1[5]
custom_ina1[6]
custom_ina1[7]
custom_ina1[8]
custom_ina1[9]
custom_ina1[10]
custom_ina1[11]
custom_ina1[12]
custom_ina1[13]
custom_ina1[14]
custom_ina1[15]
custom_ina1[16]
custom_ina1[17]
custom_ina1[18]
custom_ina1[19]
custom_ina1[20]
custom_ina1[21]
custom_ina1[22]
custom_ina1[23]
custom_ina1[24]
custom_ina1[25]
custom_ina1[26]
custom_ina1[27]
custom_ina1[28]
custom_ina1[29]
custom_ina1[30]
custom_ina1[31]
custom_outa1[0]
custom_outa1[1]
custom_outa1[2]
custom_outa1[3]
custom_outa1[4]
custom_outa1[5]
custom_outa1[6]
custom_outa1[7]
custom_outa1[8]
custom_outa1[9]
custom_outa1[10]
custom_outa1[11]
custom_outa1[12]
custom_outa1[13]
custom_outa1[14]
custom_outa1[15]
custom_outa1[16]
custom_outa1[17]
custom_outa1[18]
custom_outa1[19]
custom_outa1[20]
custom_outa1[21]
custom_outa1[22]
custom_outa1[23]
custom_outa1[24]
custom_outa1[25]
custom_outa1[26]
custom_outa1[27]
custom_outa1[28]
custom_outa1[29]
custom_outa1[30]
custom_outa1[31]
fov_outa1
clkb1
resetb1
dpav_inb2[0]
dpav_inb2[1]
dpav_inb2[2]
dpav_inb2[3]
dpav_inb2[4]
dpav_inb2[5]
dpav_inb2[6]
dpav_inb2[7]
ppav_inb2
spav_inb2
dav_inb2
addr_outb2[0]
addr_outb2[1]
addr_outb2[2]
addr_outb2[3]
addr_outb2[4]
addr_outb2[5]
addr_outb2[6]
addr_outb2[7]
dpav_outb2[0]
dpav_outb2[1]
dpav_outb2[2]
dpav_outb2[3]
dpav_outb2[4]
dpav_outb2[5]
dpav_outb2[6]
dpav_outb2[7]
ppav_outb2
spav_outb2
dav_outb2
addr_inb2[0]
addr_inb2[1]
addr_inb2[2]
addr_inb2[3]
addr_inb2[4]
addr_inb2[5]
addr_inb2[6]
addr_inb2[7]
wr_outb2
rd_inb2
val_outb2
sx_outb2
data_outb2[0]
data_outb2[1]
data_outb2[2]
data_outb2[3]
data_outb2[4]
data_outb2[5]
data_outb2[6]
data_outb2[7]
data_outb2[8]
data_outb2[9]
data_outb2[10]
data_outb2[11]
data_outb2[12]
data_outb2[13]
data_outb2[14]
data_outb2[15]
data_outb2[16]
data_outb2[17]
data_outb2[18]
data_outb2[19]
data_outb2[20]
data_outb2[21]
data_outb2[22]
data_outb2[23]
data_outb2[24]
data_outb2[25]
data_outb2[26]
data_outb2[27]
data_outb2[28]
data_outb2[29]
data_outb2[30]
data_outb2[31]
data_outb2[32]
data_outb2[33]
data_outb2[34]
data_outb2[35]
data_outb2[36]
data_outb2[37]
data_outb2[38]
data_outb2[39]
data_outb2[40]
data_outb2[41]
data_outb2[42]
data_outb2[43]
data_outb2[44]
data_outb2[45]
data_outb2[46]
data_outb2[47]
data_outb2[48]
data_outb2[49]
data_outb2[50]
data_outb2[51]
data_outb2[52]
data_outb2[53]
data_outb2[54]
data_outb2[55]
data_outb2[56]
data_outb2[57]
data_outb2[58]
data_outb2[59]
data_outb2[60]
data_outb2[61]
data_outb2[62]
data_outb2[63]
sop_outb2
eop_outb2
err_outb2
prty_outb2
mod_outb2[0]
mod_outb2[1]
mod_outb2[2]
mod_outb2[3]
custom_inb2[0]
custom_inb2[1]
custom_inb2[2]
custom_inb2[3]
custom_inb2[4]
custom_inb2[5]
custom_inb2[6]
custom_inb2[7]
custom_inb2[8]
custom_inb2[9]
custom_inb2[10]
custom_inb2[11]
custom_inb2[12]
custom_inb2[13]
custom_inb2[14]
custom_inb2[15]
custom_inb2[16]
custom_inb2[17]
custom_inb2[18]
custom_inb2[19]
custom_inb2[20]
custom_inb2[21]
custom_inb2[22]
custom_inb2[23]
custom_inb2[24]
custom_inb2[25]
custom_inb2[26]
custom_inb2[27]
custom_inb2[28]
custom_inb2[29]
custom_inb2[30]
custom_inb2[31]
custom_outb2[0]
custom_outb2[1]
custom_outb2[2]
custom_outb2[3]
custom_outb2[4]
custom_outb2[5]
custom_outb2[6]
custom_outb2[7]
custom_outb2[8]
custom_outb2[9]
custom_outb2[10]
custom_outb2[11]
custom_outb2[12]
custom_outb2[13]
custom_outb2[14]
custom_outb2[15]
custom_outb2[16]
custom_outb2[17]
custom_outb2[18]
custom_outb2[19]
custom_outb2[20]
custom_outb2[21]
custom_outb2[22]
custom_outb2[23]
custom_outb2[24]
custom_outb2[25]
custom_outb2[26]
custom_outb2[27]
custom_outb2[28]
custom_outb2[29]
custom_outb2[30]
custom_outb2[31]
custom_ina2[0]
custom_ina2[1]
custom_ina2[2]
custom_ina2[3]
custom_ina2[4]
custom_ina2[5]
custom_ina2[6]
custom_ina2[7]
custom_ina2[8]
custom_ina2[9]
custom_ina2[10]
custom_ina2[11]
custom_ina2[12]
custom_ina2[13]
custom_ina2[14]
custom_ina2[15]
custom_ina2[16]
custom_ina2[17]
custom_ina2[18]
custom_ina2[19]
custom_ina2[20]
custom_ina2[21]
custom_ina2[22]
custom_ina2[23]
custom_ina2[24]
custom_ina2[25]
custom_ina2[26]
custom_ina2[27]
custom_ina2[28]
custom_ina2[29]
custom_ina2[30]
custom_ina2[31]
custom_outa2[0]
custom_outa2[1]
custom_outa2[2]
custom_outa2[3]
custom_outa2[4]
custom_outa2[5]
custom_outa2[6]
custom_outa2[7]
custom_outa2[8]
custom_outa2[9]
custom_outa2[10]
custom_outa2[11]
custom_outa2[12]
custom_outa2[13]
custom_outa2[14]
custom_outa2[15]
custom_outa2[16]
custom_outa2[17]
custom_outa2[18]
custom_outa2[19]
custom_outa2[20]
custom_outa2[21]
custom_outa2[22]
custom_outa2[23]
custom_outa2[24]
custom_outa2[25]
custom_outa2[26]
custom_outa2[27]
custom_outa2[28]
custom_outa2[29]
custom_outa2[30]
custom_outa2[31]
fov_outa2
clkb2
resetb2
dpav_inb3[0]
dpav_inb3[1]
dpav_inb3[2]
dpav_inb3[3]
dpav_inb3[4]
dpav_inb3[5]
dpav_inb3[6]
dpav_inb3[7]
ppav_inb3
spav_inb3
dav_inb3
addr_outb3[0]
addr_outb3[1]
addr_outb3[2]
addr_outb3[3]
addr_outb3[4]
addr_outb3[5]
addr_outb3[6]
addr_outb3[7]
dpav_outb3[0]
dpav_outb3[1]
dpav_outb3[2]
dpav_outb3[3]
dpav_outb3[4]
dpav_outb3[5]
dpav_outb3[6]
dpav_outb3[7]
ppav_outb3
spav_outb3
dav_outb3
addr_inb3[0]
addr_inb3[1]
addr_inb3[2]
addr_inb3[3]
addr_inb3[4]
addr_inb3[5]
addr_inb3[6]
addr_inb3[7]
wr_outb3
rd_inb3
val_outb3
sx_outb3
data_outb3[0]
data_outb3[1]
data_outb3[2]
data_outb3[3]
data_outb3[4]
data_outb3[5]
data_outb3[6]
data_outb3[7]
data_outb3[8]
data_outb3[9]
data_outb3[10]
data_outb3[11]
data_outb3[12]
data_outb3[13]
data_outb3[14]
data_outb3[15]
data_outb3[16]
data_outb3[17]
data_outb3[18]
data_outb3[19]
data_outb3[20]
data_outb3[21]
data_outb3[22]
data_outb3[23]
data_outb3[24]
data_outb3[25]
data_outb3[26]
data_outb3[27]
data_outb3[28]
data_outb3[29]
data_outb3[30]
data_outb3[31]
data_outb3[32]
data_outb3[33]
data_outb3[34]
data_outb3[35]
data_outb3[36]
data_outb3[37]
data_outb3[38]
data_outb3[39]
data_outb3[40]
data_outb3[41]
data_outb3[42]
data_outb3[43]
data_outb3[44]
data_outb3[45]
data_outb3[46]
data_outb3[47]
data_outb3[48]
data_outb3[49]
data_outb3[50]
data_outb3[51]
data_outb3[52]
data_outb3[53]
data_outb3[54]
data_outb3[55]
data_outb3[56]
data_outb3[57]
data_outb3[58]
data_outb3[59]
data_outb3[60]
data_outb3[61]
data_outb3[62]
data_outb3[63]
sop_outb3
eop_outb3
err_outb3
prty_outb3
mod_outb3[0]
mod_outb3[1]
mod_outb3[2]
mod_outb3[3]
custom_inb3[0]
custom_inb3[1]
custom_inb3[2]
custom_inb3[3]
custom_inb3[4]
custom_inb3[5]
custom_inb3[6]
custom_inb3[7]
custom_inb3[8]
custom_inb3[9]
custom_inb3[10]
custom_inb3[11]
custom_inb3[12]
custom_inb3[13]
custom_inb3[14]
custom_inb3[15]
custom_inb3[16]
custom_inb3[17]
custom_inb3[18]
custom_inb3[19]
custom_inb3[20]
custom_inb3[21]
custom_inb3[22]
custom_inb3[23]
custom_inb3[24]
custom_inb3[25]
custom_inb3[26]
custom_inb3[27]
custom_inb3[28]
custom_inb3[29]
custom_inb3[30]
custom_inb3[31]
custom_outb3[0]
custom_outb3[1]
custom_outb3[2]
custom_outb3[3]
custom_outb3[4]
custom_outb3[5]
custom_outb3[6]
custom_outb3[7]
custom_outb3[8]
custom_outb3[9]
custom_outb3[10]
custom_outb3[11]
custom_outb3[12]
custom_outb3[13]
custom_outb3[14]
custom_outb3[15]
custom_outb3[16]
custom_outb3[17]
custom_outb3[18]
custom_outb3[19]
custom_outb3[20]
custom_outb3[21]
custom_outb3[22]
custom_outb3[23]
custom_outb3[24]
custom_outb3[25]
custom_outb3[26]
custom_outb3[27]
custom_outb3[28]
custom_outb3[29]
custom_outb3[30]
custom_outb3[31]
custom_ina3[0]
custom_ina3[1]
custom_ina3[2]
custom_ina3[3]
custom_ina3[4]
custom_ina3[5]
custom_ina3[6]
custom_ina3[7]
custom_ina3[8]
custom_ina3[9]
custom_ina3[10]
custom_ina3[11]
custom_ina3[12]
custom_ina3[13]
custom_ina3[14]
custom_ina3[15]
custom_ina3[16]
custom_ina3[17]
custom_ina3[18]
custom_ina3[19]
custom_ina3[20]
custom_ina3[21]
custom_ina3[22]
custom_ina3[23]
custom_ina3[24]
custom_ina3[25]
custom_ina3[26]
custom_ina3[27]
custom_ina3[28]
custom_ina3[29]
custom_ina3[30]
custom_ina3[31]
custom_outa3[0]
custom_outa3[1]
custom_outa3[2]
custom_outa3[3]
custom_outa3[4]
custom_outa3[5]
custom_outa3[6]
custom_outa3[7]
custom_outa3[8]
custom_outa3[9]
custom_outa3[10]
custom_outa3[11]
custom_outa3[12]
custom_outa3[13]
custom_outa3[14]
custom_outa3[15]
custom_outa3[16]
custom_outa3[17]
custom_outa3[18]
custom_outa3[19]
custom_outa3[20]
custom_outa3[21]
custom_outa3[22]
custom_outa3[23]
custom_outa3[24]
custom_outa3[25]
custom_outa3[26]
custom_outa3[27]
custom_outa3[28]
custom_outa3[29]
custom_outa3[30]
custom_outa3[31]
fov_outa3
clkb3
resetb3
dpav_inb4[0]
dpav_inb4[1]
dpav_inb4[2]
dpav_inb4[3]
dpav_inb4[4]
dpav_inb4[5]
dpav_inb4[6]
dpav_inb4[7]
ppav_inb4
spav_inb4
dav_inb4
addr_outb4[0]
addr_outb4[1]
addr_outb4[2]
addr_outb4[3]
addr_outb4[4]
addr_outb4[5]
addr_outb4[6]
addr_outb4[7]
dpav_outb4[0]
dpav_outb4[1]
dpav_outb4[2]
dpav_outb4[3]
dpav_outb4[4]
dpav_outb4[5]
dpav_outb4[6]
dpav_outb4[7]
ppav_outb4
spav_outb4
dav_outb4
addr_inb4[0]
addr_inb4[1]
addr_inb4[2]
addr_inb4[3]
addr_inb4[4]
addr_inb4[5]
addr_inb4[6]
addr_inb4[7]
wr_outb4
rd_inb4
val_outb4
sx_outb4
data_outb4[0]
data_outb4[1]
data_outb4[2]
data_outb4[3]
data_outb4[4]
data_outb4[5]
data_outb4[6]
data_outb4[7]
data_outb4[8]
data_outb4[9]
data_outb4[10]
data_outb4[11]
data_outb4[12]
data_outb4[13]
data_outb4[14]
data_outb4[15]
data_outb4[16]
data_outb4[17]
data_outb4[18]
data_outb4[19]
data_outb4[20]
data_outb4[21]
data_outb4[22]
data_outb4[23]
data_outb4[24]
data_outb4[25]
data_outb4[26]
data_outb4[27]
data_outb4[28]
data_outb4[29]
data_outb4[30]
data_outb4[31]
data_outb4[32]
data_outb4[33]
data_outb4[34]
data_outb4[35]
data_outb4[36]
data_outb4[37]
data_outb4[38]
data_outb4[39]
data_outb4[40]
data_outb4[41]
data_outb4[42]
data_outb4[43]
data_outb4[44]
data_outb4[45]
data_outb4[46]
data_outb4[47]
data_outb4[48]
data_outb4[49]
data_outb4[50]
data_outb4[51]
data_outb4[52]
data_outb4[53]
data_outb4[54]
data_outb4[55]
data_outb4[56]
data_outb4[57]
data_outb4[58]
data_outb4[59]
data_outb4[60]
data_outb4[61]
data_outb4[62]
data_outb4[63]
sop_outb4
eop_outb4
err_outb4
prty_outb4
mod_outb4[0]
mod_outb4[1]
mod_outb4[2]
mod_outb4[3]
custom_inb4[0]
custom_inb4[1]
custom_inb4[2]
custom_inb4[3]
custom_inb4[4]
custom_inb4[5]
custom_inb4[6]
custom_inb4[7]
custom_inb4[8]
custom_inb4[9]
custom_inb4[10]
custom_inb4[11]
custom_inb4[12]
custom_inb4[13]
custom_inb4[14]
custom_inb4[15]
custom_inb4[16]
custom_inb4[17]
custom_inb4[18]
custom_inb4[19]
custom_inb4[20]
custom_inb4[21]
custom_inb4[22]
custom_inb4[23]
custom_inb4[24]
custom_inb4[25]
custom_inb4[26]
custom_inb4[27]
custom_inb4[28]
custom_inb4[29]
custom_inb4[30]
custom_inb4[31]
custom_outb4[0]
custom_outb4[1]
custom_outb4[2]
custom_outb4[3]
custom_outb4[4]
custom_outb4[5]
custom_outb4[6]
custom_outb4[7]
custom_outb4[8]
custom_outb4[9]
custom_outb4[10]
custom_outb4[11]
custom_outb4[12]
custom_outb4[13]
custom_outb4[14]
custom_outb4[15]
custom_outb4[16]
custom_outb4[17]
custom_outb4[18]
custom_outb4[19]
custom_outb4[20]
custom_outb4[21]
custom_outb4[22]
custom_outb4[23]
custom_outb4[24]
custom_outb4[25]
custom_outb4[26]
custom_outb4[27]
custom_outb4[28]
custom_outb4[29]
custom_outb4[30]
custom_outb4[31]
custom_ina4[0]
custom_ina4[1]
custom_ina4[2]
custom_ina4[3]
custom_ina4[4]
custom_ina4[5]
custom_ina4[6]
custom_ina4[7]
custom_ina4[8]
custom_ina4[9]
custom_ina4[10]
custom_ina4[11]
custom_ina4[12]
custom_ina4[13]
custom_ina4[14]
custom_ina4[15]
custom_ina4[16]
custom_ina4[17]
custom_ina4[18]
custom_ina4[19]
custom_ina4[20]
custom_ina4[21]
custom_ina4[22]
custom_ina4[23]
custom_ina4[24]
custom_ina4[25]
custom_ina4[26]
custom_ina4[27]
custom_ina4[28]
custom_ina4[29]
custom_ina4[30]
custom_ina4[31]
custom_outa4[0]
custom_outa4[1]
custom_outa4[2]
custom_outa4[3]
custom_outa4[4]
custom_outa4[5]
custom_outa4[6]
custom_outa4[7]
custom_outa4[8]
custom_outa4[9]
custom_outa4[10]
custom_outa4[11]
custom_outa4[12]
custom_outa4[13]
custom_outa4[14]
custom_outa4[15]
custom_outa4[16]
custom_outa4[17]
custom_outa4[18]
custom_outa4[19]
custom_outa4[20]
custom_outa4[21]
custom_outa4[22]
custom_outa4[23]
custom_outa4[24]
custom_outa4[25]
custom_outa4[26]
custom_outa4[27]
custom_outa4[28]
custom_outa4[29]
custom_outa4[30]
custom_outa4[31]
fov_outa4
clkb4
resetb4
dpav_inb5[0]
dpav_inb5[1]
dpav_inb5[2]
dpav_inb5[3]
dpav_inb5[4]
dpav_inb5[5]
dpav_inb5[6]
dpav_inb5[7]
ppav_inb5
spav_inb5
dav_inb5
addr_outb5[0]
addr_outb5[1]
addr_outb5[2]
addr_outb5[3]
addr_outb5[4]
addr_outb5[5]
addr_outb5[6]
addr_outb5[7]
dpav_outb5[0]
dpav_outb5[1]
dpav_outb5[2]
dpav_outb5[3]
dpav_outb5[4]
dpav_outb5[5]
dpav_outb5[6]
dpav_outb5[7]
ppav_outb5
spav_outb5
dav_outb5
addr_inb5[0]
addr_inb5[1]
addr_inb5[2]
addr_inb5[3]
addr_inb5[4]
addr_inb5[5]
addr_inb5[6]
addr_inb5[7]
wr_outb5
rd_inb5
val_outb5
sx_outb5
data_outb5[0]
data_outb5[1]
data_outb5[2]
data_outb5[3]
data_outb5[4]
data_outb5[5]
data_outb5[6]
data_outb5[7]
data_outb5[8]
data_outb5[9]
data_outb5[10]
data_outb5[11]
data_outb5[12]
data_outb5[13]
data_outb5[14]
data_outb5[15]
data_outb5[16]
data_outb5[17]
data_outb5[18]
data_outb5[19]
data_outb5[20]
data_outb5[21]
data_outb5[22]
data_outb5[23]
data_outb5[24]
data_outb5[25]
data_outb5[26]
data_outb5[27]
data_outb5[28]
data_outb5[29]
data_outb5[30]
data_outb5[31]
data_outb5[32]
data_outb5[33]
data_outb5[34]
data_outb5[35]
data_outb5[36]
data_outb5[37]
data_outb5[38]
data_outb5[39]
data_outb5[40]
data_outb5[41]
data_outb5[42]
data_outb5[43]
data_outb5[44]
data_outb5[45]
data_outb5[46]
data_outb5[47]
data_outb5[48]
data_outb5[49]
data_outb5[50]
data_outb5[51]
data_outb5[52]
data_outb5[53]
data_outb5[54]
data_outb5[55]
data_outb5[56]
data_outb5[57]
data_outb5[58]
data_outb5[59]
data_outb5[60]
data_outb5[61]
data_outb5[62]
data_outb5[63]
sop_outb5
eop_outb5
err_outb5
prty_outb5
mod_outb5[0]
mod_outb5[1]
mod_outb5[2]
mod_outb5[3]
custom_inb5[0]
custom_inb5[1]
custom_inb5[2]
custom_inb5[3]
custom_inb5[4]
custom_inb5[5]
custom_inb5[6]
custom_inb5[7]
custom_inb5[8]
custom_inb5[9]
custom_inb5[10]
custom_inb5[11]
custom_inb5[12]
custom_inb5[13]
custom_inb5[14]
custom_inb5[15]
custom_inb5[16]
custom_inb5[17]
custom_inb5[18]
custom_inb5[19]
custom_inb5[20]
custom_inb5[21]
custom_inb5[22]
custom_inb5[23]
custom_inb5[24]
custom_inb5[25]
custom_inb5[26]
custom_inb5[27]
custom_inb5[28]
custom_inb5[29]
custom_inb5[30]
custom_inb5[31]
custom_outb5[0]
custom_outb5[1]
custom_outb5[2]
custom_outb5[3]
custom_outb5[4]
custom_outb5[5]
custom_outb5[6]
custom_outb5[7]
custom_outb5[8]
custom_outb5[9]
custom_outb5[10]
custom_outb5[11]
custom_outb5[12]
custom_outb5[13]
custom_outb5[14]
custom_outb5[15]
custom_outb5[16]
custom_outb5[17]
custom_outb5[18]
custom_outb5[19]
custom_outb5[20]
custom_outb5[21]
custom_outb5[22]
custom_outb5[23]
custom_outb5[24]
custom_outb5[25]
custom_outb5[26]
custom_outb5[27]
custom_outb5[28]
custom_outb5[29]
custom_outb5[30]
custom_outb5[31]
custom_ina5[0]
custom_ina5[1]
custom_ina5[2]
custom_ina5[3]
custom_ina5[4]
custom_ina5[5]
custom_ina5[6]
custom_ina5[7]
custom_ina5[8]
custom_ina5[9]
custom_ina5[10]
custom_ina5[11]
custom_ina5[12]
custom_ina5[13]
custom_ina5[14]
custom_ina5[15]
custom_ina5[16]
custom_ina5[17]
custom_ina5[18]
custom_ina5[19]
custom_ina5[20]
custom_ina5[21]
custom_ina5[22]
custom_ina5[23]
custom_ina5[24]
custom_ina5[25]
custom_ina5[26]
custom_ina5[27]
custom_ina5[28]
custom_ina5[29]
custom_ina5[30]
custom_ina5[31]
custom_outa5[0]
custom_outa5[1]
custom_outa5[2]
custom_outa5[3]
custom_outa5[4]
custom_outa5[5]
custom_outa5[6]
custom_outa5[7]
custom_outa5[8]
custom_outa5[9]
custom_outa5[10]
custom_outa5[11]
custom_outa5[12]
custom_outa5[13]
custom_outa5[14]
custom_outa5[15]
custom_outa5[16]
custom_outa5[17]
custom_outa5[18]
custom_outa5[19]
custom_outa5[20]
custom_outa5[21]
custom_outa5[22]
custom_outa5[23]
custom_outa5[24]
custom_outa5[25]
custom_outa5[26]
custom_outa5[27]
custom_outa5[28]
custom_outa5[29]
custom_outa5[30]
custom_outa5[31]
fov_outa5
clkb5
resetb5
dpav_inb6[0]
dpav_inb6[1]
dpav_inb6[2]
dpav_inb6[3]
dpav_inb6[4]
dpav_inb6[5]
dpav_inb6[6]
dpav_inb6[7]
ppav_inb6
spav_inb6
dav_inb6
addr_outb6[0]
addr_outb6[1]
addr_outb6[2]
addr_outb6[3]
addr_outb6[4]
addr_outb6[5]
addr_outb6[6]
addr_outb6[7]
dpav_outb6[0]
dpav_outb6[1]
dpav_outb6[2]
dpav_outb6[3]
dpav_outb6[4]
dpav_outb6[5]
dpav_outb6[6]
dpav_outb6[7]
ppav_outb6
spav_outb6
dav_outb6
addr_inb6[0]
addr_inb6[1]
addr_inb6[2]
addr_inb6[3]
addr_inb6[4]
addr_inb6[5]
addr_inb6[6]
addr_inb6[7]
wr_outb6
rd_inb6
val_outb6
sx_outb6
data_outb6[0]
data_outb6[1]
data_outb6[2]
data_outb6[3]
data_outb6[4]
data_outb6[5]
data_outb6[6]
data_outb6[7]
data_outb6[8]
data_outb6[9]
data_outb6[10]
data_outb6[11]
data_outb6[12]
data_outb6[13]
data_outb6[14]
data_outb6[15]
data_outb6[16]
data_outb6[17]
data_outb6[18]
data_outb6[19]
data_outb6[20]
data_outb6[21]
data_outb6[22]
data_outb6[23]
data_outb6[24]
data_outb6[25]
data_outb6[26]
data_outb6[27]
data_outb6[28]
data_outb6[29]
data_outb6[30]
data_outb6[31]
data_outb6[32]
data_outb6[33]
data_outb6[34]
data_outb6[35]
data_outb6[36]
data_outb6[37]
data_outb6[38]
data_outb6[39]
data_outb6[40]
data_outb6[41]
data_outb6[42]
data_outb6[43]
data_outb6[44]
data_outb6[45]
data_outb6[46]
data_outb6[47]
data_outb6[48]
data_outb6[49]
data_outb6[50]
data_outb6[51]
data_outb6[52]
data_outb6[53]
data_outb6[54]
data_outb6[55]
data_outb6[56]
data_outb6[57]
data_outb6[58]
data_outb6[59]
data_outb6[60]
data_outb6[61]
data_outb6[62]
data_outb6[63]
sop_outb6
eop_outb6
err_outb6
prty_outb6
mod_outb6[0]
mod_outb6[1]
mod_outb6[2]
mod_outb6[3]
custom_inb6[0]
custom_inb6[1]
custom_inb6[2]
custom_inb6[3]
custom_inb6[4]
custom_inb6[5]
custom_inb6[6]
custom_inb6[7]
custom_inb6[8]
custom_inb6[9]
custom_inb6[10]
custom_inb6[11]
custom_inb6[12]
custom_inb6[13]
custom_inb6[14]
custom_inb6[15]
custom_inb6[16]
custom_inb6[17]
custom_inb6[18]
custom_inb6[19]
custom_inb6[20]
custom_inb6[21]
custom_inb6[22]
custom_inb6[23]
custom_inb6[24]
custom_inb6[25]
custom_inb6[26]
custom_inb6[27]
custom_inb6[28]
custom_inb6[29]
custom_inb6[30]
custom_inb6[31]
custom_outb6[0]
custom_outb6[1]
custom_outb6[2]
custom_outb6[3]
custom_outb6[4]
custom_outb6[5]
custom_outb6[6]
custom_outb6[7]
custom_outb6[8]
custom_outb6[9]
custom_outb6[10]
custom_outb6[11]
custom_outb6[12]
custom_outb6[13]
custom_outb6[14]
custom_outb6[15]
custom_outb6[16]
custom_outb6[17]
custom_outb6[18]
custom_outb6[19]
custom_outb6[20]
custom_outb6[21]
custom_outb6[22]
custom_outb6[23]
custom_outb6[24]
custom_outb6[25]
custom_outb6[26]
custom_outb6[27]
custom_outb6[28]
custom_outb6[29]
custom_outb6[30]
custom_outb6[31]
custom_ina6[0]
custom_ina6[1]
custom_ina6[2]
custom_ina6[3]
custom_ina6[4]
custom_ina6[5]
custom_ina6[6]
custom_ina6[7]
custom_ina6[8]
custom_ina6[9]
custom_ina6[10]
custom_ina6[11]
custom_ina6[12]
custom_ina6[13]
custom_ina6[14]
custom_ina6[15]
custom_ina6[16]
custom_ina6[17]
custom_ina6[18]
custom_ina6[19]
custom_ina6[20]
custom_ina6[21]
custom_ina6[22]
custom_ina6[23]
custom_ina6[24]
custom_ina6[25]
custom_ina6[26]
custom_ina6[27]
custom_ina6[28]
custom_ina6[29]
custom_ina6[30]
custom_ina6[31]
custom_outa6[0]
custom_outa6[1]
custom_outa6[2]
custom_outa6[3]
custom_outa6[4]
custom_outa6[5]
custom_outa6[6]
custom_outa6[7]
custom_outa6[8]
custom_outa6[9]
custom_outa6[10]
custom_outa6[11]
custom_outa6[12]
custom_outa6[13]
custom_outa6[14]
custom_outa6[15]
custom_outa6[16]
custom_outa6[17]
custom_outa6[18]
custom_outa6[19]
custom_outa6[20]
custom_outa6[21]
custom_outa6[22]
custom_outa6[23]
custom_outa6[24]
custom_outa6[25]
custom_outa6[26]
custom_outa6[27]
custom_outa6[28]
custom_outa6[29]
custom_outa6[30]
custom_outa6[31]
fov_outa6
clkb6
resetb6
dpav_inb7[0]
dpav_inb7[1]
dpav_inb7[2]
dpav_inb7[3]
dpav_inb7[4]
dpav_inb7[5]
dpav_inb7[6]
dpav_inb7[7]
ppav_inb7
spav_inb7
dav_inb7
addr_outb7[0]
addr_outb7[1]
addr_outb7[2]
addr_outb7[3]
addr_outb7[4]
addr_outb7[5]
addr_outb7[6]
addr_outb7[7]
dpav_outb7[0]
dpav_outb7[1]
dpav_outb7[2]
dpav_outb7[3]
dpav_outb7[4]
dpav_outb7[5]
dpav_outb7[6]
dpav_outb7[7]
ppav_outb7
spav_outb7
dav_outb7
addr_inb7[0]
addr_inb7[1]
addr_inb7[2]
addr_inb7[3]
addr_inb7[4]
addr_inb7[5]
addr_inb7[6]
addr_inb7[7]
wr_outb7
rd_inb7
val_outb7
sx_outb7
data_outb7[0]
data_outb7[1]
data_outb7[2]
data_outb7[3]
data_outb7[4]
data_outb7[5]
data_outb7[6]
data_outb7[7]
data_outb7[8]
data_outb7[9]
data_outb7[10]
data_outb7[11]
data_outb7[12]
data_outb7[13]
data_outb7[14]
data_outb7[15]
data_outb7[16]
data_outb7[17]
data_outb7[18]
data_outb7[19]
data_outb7[20]
data_outb7[21]
data_outb7[22]
data_outb7[23]
data_outb7[24]
data_outb7[25]
data_outb7[26]
data_outb7[27]
data_outb7[28]
data_outb7[29]
data_outb7[30]
data_outb7[31]
data_outb7[32]
data_outb7[33]
data_outb7[34]
data_outb7[35]
data_outb7[36]
data_outb7[37]
data_outb7[38]
data_outb7[39]
data_outb7[40]
data_outb7[41]
data_outb7[42]
data_outb7[43]
data_outb7[44]
data_outb7[45]
data_outb7[46]
data_outb7[47]
data_outb7[48]
data_outb7[49]
data_outb7[50]
data_outb7[51]
data_outb7[52]
data_outb7[53]
data_outb7[54]
data_outb7[55]
data_outb7[56]
data_outb7[57]
data_outb7[58]
data_outb7[59]
data_outb7[60]
data_outb7[61]
data_outb7[62]
data_outb7[63]
sop_outb7
eop_outb7
err_outb7
prty_outb7
mod_outb7[0]
mod_outb7[1]
mod_outb7[2]
mod_outb7[3]
custom_inb7[0]
custom_inb7[1]
custom_inb7[2]
custom_inb7[3]
custom_inb7[4]
custom_inb7[5]
custom_inb7[6]
custom_inb7[7]
custom_inb7[8]
custom_inb7[9]
custom_inb7[10]
custom_inb7[11]
custom_inb7[12]
custom_inb7[13]
custom_inb7[14]
custom_inb7[15]
custom_inb7[16]
custom_inb7[17]
custom_inb7[18]
custom_inb7[19]
custom_inb7[20]
custom_inb7[21]
custom_inb7[22]
custom_inb7[23]
custom_inb7[24]
custom_inb7[25]
custom_inb7[26]
custom_inb7[27]
custom_inb7[28]
custom_inb7[29]
custom_inb7[30]
custom_inb7[31]
custom_outb7[0]
custom_outb7[1]
custom_outb7[2]
custom_outb7[3]
custom_outb7[4]
custom_outb7[5]
custom_outb7[6]
custom_outb7[7]
custom_outb7[8]
custom_outb7[9]
custom_outb7[10]
custom_outb7[11]
custom_outb7[12]
custom_outb7[13]
custom_outb7[14]
custom_outb7[15]
custom_outb7[16]
custom_outb7[17]
custom_outb7[18]
custom_outb7[19]
custom_outb7[20]
custom_outb7[21]
custom_outb7[22]
custom_outb7[23]
custom_outb7[24]
custom_outb7[25]
custom_outb7[26]
custom_outb7[27]
custom_outb7[28]
custom_outb7[29]
custom_outb7[30]
custom_outb7[31]
custom_ina7[0]
custom_ina7[1]
custom_ina7[2]
custom_ina7[3]
custom_ina7[4]
custom_ina7[5]
custom_ina7[6]
custom_ina7[7]
custom_ina7[8]
custom_ina7[9]
custom_ina7[10]
custom_ina7[11]
custom_ina7[12]
custom_ina7[13]
custom_ina7[14]
custom_ina7[15]
custom_ina7[16]
custom_ina7[17]
custom_ina7[18]
custom_ina7[19]
custom_ina7[20]
custom_ina7[21]
custom_ina7[22]
custom_ina7[23]
custom_ina7[24]
custom_ina7[25]
custom_ina7[26]
custom_ina7[27]
custom_ina7[28]
custom_ina7[29]
custom_ina7[30]
custom_ina7[31]
custom_outa7[0]
custom_outa7[1]
custom_outa7[2]
custom_outa7[3]
custom_outa7[4]
custom_outa7[5]
custom_outa7[6]
custom_outa7[7]
custom_outa7[8]
custom_outa7[9]
custom_outa7[10]
custom_outa7[11]
custom_outa7[12]
custom_outa7[13]
custom_outa7[14]
custom_outa7[15]
custom_outa7[16]
custom_outa7[17]
custom_outa7[18]
custom_outa7[19]
custom_outa7[20]
custom_outa7[21]
custom_outa7[22]
custom_outa7[23]
custom_outa7[24]
custom_outa7[25]
custom_outa7[26]
custom_outa7[27]
custom_outa7[28]
custom_outa7[29]
custom_outa7[30]
custom_outa7[31]
fov_outa7
clkb7
resetb7
dpav_inb8[0]
dpav_inb8[1]
dpav_inb8[2]
dpav_inb8[3]
dpav_inb8[4]
dpav_inb8[5]
dpav_inb8[6]
dpav_inb8[7]
ppav_inb8
spav_inb8
dav_inb8
addr_outb8[0]
addr_outb8[1]
addr_outb8[2]
addr_outb8[3]
addr_outb8[4]
addr_outb8[5]
addr_outb8[6]
addr_outb8[7]
dpav_outb8[0]
dpav_outb8[1]
dpav_outb8[2]
dpav_outb8[3]
dpav_outb8[4]
dpav_outb8[5]
dpav_outb8[6]
dpav_outb8[7]
ppav_outb8
spav_outb8
dav_outb8
addr_inb8[0]
addr_inb8[1]
addr_inb8[2]
addr_inb8[3]
addr_inb8[4]
addr_inb8[5]
addr_inb8[6]
addr_inb8[7]
wr_outb8
rd_inb8
val_outb8
sx_outb8
data_outb8[0]
data_outb8[1]
data_outb8[2]
data_outb8[3]
data_outb8[4]
data_outb8[5]
data_outb8[6]
data_outb8[7]
data_outb8[8]
data_outb8[9]
data_outb8[10]
data_outb8[11]
data_outb8[12]
data_outb8[13]
data_outb8[14]
data_outb8[15]
data_outb8[16]
data_outb8[17]
data_outb8[18]
data_outb8[19]
data_outb8[20]
data_outb8[21]
data_outb8[22]
data_outb8[23]
data_outb8[24]
data_outb8[25]
data_outb8[26]
data_outb8[27]
data_outb8[28]
data_outb8[29]
data_outb8[30]
data_outb8[31]
data_outb8[32]
data_outb8[33]
data_outb8[34]
data_outb8[35]
data_outb8[36]
data_outb8[37]
data_outb8[38]
data_outb8[39]
data_outb8[40]
data_outb8[41]
data_outb8[42]
data_outb8[43]
data_outb8[44]
data_outb8[45]
data_outb8[46]
data_outb8[47]
data_outb8[48]
data_outb8[49]
data_outb8[50]
data_outb8[51]
data_outb8[52]
data_outb8[53]
data_outb8[54]
data_outb8[55]
data_outb8[56]
data_outb8[57]
data_outb8[58]
data_outb8[59]
data_outb8[60]
data_outb8[61]
data_outb8[62]
data_outb8[63]
sop_outb8
eop_outb8
err_outb8
prty_outb8
mod_outb8[0]
mod_outb8[1]
mod_outb8[2]
mod_outb8[3]
custom_inb8[0]
custom_inb8[1]
custom_inb8[2]
custom_inb8[3]
custom_inb8[4]
custom_inb8[5]
custom_inb8[6]
custom_inb8[7]
custom_inb8[8]
custom_inb8[9]
custom_inb8[10]
custom_inb8[11]
custom_inb8[12]
custom_inb8[13]
custom_inb8[14]
custom_inb8[15]
custom_inb8[16]
custom_inb8[17]
custom_inb8[18]
custom_inb8[19]
custom_inb8[20]
custom_inb8[21]
custom_inb8[22]
custom_inb8[23]
custom_inb8[24]
custom_inb8[25]
custom_inb8[26]
custom_inb8[27]
custom_inb8[28]
custom_inb8[29]
custom_inb8[30]
custom_inb8[31]
custom_outb8[0]
custom_outb8[1]
custom_outb8[2]
custom_outb8[3]
custom_outb8[4]
custom_outb8[5]
custom_outb8[6]
custom_outb8[7]
custom_outb8[8]
custom_outb8[9]
custom_outb8[10]
custom_outb8[11]
custom_outb8[12]
custom_outb8[13]
custom_outb8[14]
custom_outb8[15]
custom_outb8[16]
custom_outb8[17]
custom_outb8[18]
custom_outb8[19]
custom_outb8[20]
custom_outb8[21]
custom_outb8[22]
custom_outb8[23]
custom_outb8[24]
custom_outb8[25]
custom_outb8[26]
custom_outb8[27]
custom_outb8[28]
custom_outb8[29]
custom_outb8[30]
custom_outb8[31]
custom_ina8[0]
custom_ina8[1]
custom_ina8[2]
custom_ina8[3]
custom_ina8[4]
custom_ina8[5]
custom_ina8[6]
custom_ina8[7]
custom_ina8[8]
custom_ina8[9]
custom_ina8[10]
custom_ina8[11]
custom_ina8[12]
custom_ina8[13]
custom_ina8[14]
custom_ina8[15]
custom_ina8[16]
custom_ina8[17]
custom_ina8[18]
custom_ina8[19]
custom_ina8[20]
custom_ina8[21]
custom_ina8[22]
custom_ina8[23]
custom_ina8[24]
custom_ina8[25]
custom_ina8[26]
custom_ina8[27]
custom_ina8[28]
custom_ina8[29]
custom_ina8[30]
custom_ina8[31]
custom_outa8[0]
custom_outa8[1]
custom_outa8[2]
custom_outa8[3]
custom_outa8[4]
custom_outa8[5]
custom_outa8[6]
custom_outa8[7]
custom_outa8[8]
custom_outa8[9]
custom_outa8[10]
custom_outa8[11]
custom_outa8[12]
custom_outa8[13]
custom_outa8[14]
custom_outa8[15]
custom_outa8[16]
custom_outa8[17]
custom_outa8[18]
custom_outa8[19]
custom_outa8[20]
custom_outa8[21]
custom_outa8[22]
custom_outa8[23]
custom_outa8[24]
custom_outa8[25]
custom_outa8[26]
custom_outa8[27]
custom_outa8[28]
custom_outa8[29]
custom_outa8[30]
custom_outa8[31]
fov_outa8
clkb8
resetb8
----
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx
NONIMPORT
pIO.MASTER_FULL_THRESH[0]
pIO.MASTER_FULL_THRESH[1]
pIO.MASTER_FULL_THRESH[2]
pIO.MASTER_FULL_THRESH[3]
pIO.MASTER_FULL_THRESH[4]
pIO.MASTER_FULL_THRESH[5]
pIO.MASTER_FULL_THRESH[6]
pIO.MASTER_FULL_THRESH[7]
pIO.MASTER_FULL_THRESH[8]
pIO.MASTER_FULL_THRESH[9]
pIO.MASTER_FULL_THRESH[10]
pIO.MASTER_FULL_THRESH[11]
pIO.MASTER_FULL_THRESH[12]
pIO.MASTER_FULL_THRESH[13]
pIO.MASTER_FULL_THRESH[14]
pIO.MASTER_FULL_THRESH[15]
pIO.EMPTY_OFF_THRESH[0]
pIO.EMPTY_OFF_THRESH[1]
pIO.EMPTY_OFF_THRESH[2]
pIO.EMPTY_OFF_THRESH[3]
pIO.EMPTY_OFF_THRESH[4]
pIO.EMPTY_OFF_THRESH[5]
pIO.EMPTY_OFF_THRESH[6]
pIO.EMPTY_OFF_THRESH[7]
pIO.EMPTY_OFF_THRESH[8]
pIO.EMPTY_OFF_THRESH[9]
pIO.EMPTY_OFF_THRESH[10]
pIO.EMPTY_OFF_THRESH[11]
pIO.EMPTY_OFF_THRESH[12]
pIO.EMPTY_OFF_THRESH[13]
pIO.EMPTY_OFF_THRESH[14]
pIO.EMPTY_OFF_THRESH[15]
pIO.EMPTY_ON_THRESH[0]
pIO.EMPTY_ON_THRESH[1]
pIO.EMPTY_ON_THRESH[2]
pIO.EMPTY_ON_THRESH[3]
pIO.EMPTY_ON_THRESH[4]
pIO.EMPTY_ON_THRESH[5]
pIO.EMPTY_ON_THRESH[6]
pIO.EMPTY_ON_THRESH[7]
pIO.EMPTY_ON_THRESH[8]
pIO.EMPTY_ON_THRESH[9]
pIO.EMPTY_ON_THRESH[10]
pIO.EMPTY_ON_THRESH[11]
pIO.EMPTY_ON_THRESH[12]
pIO.EMPTY_ON_THRESH[13]
pIO.EMPTY_ON_THRESH[14]
pIO.EMPTY_ON_THRESH[15]
pIO.FULL_OFF_THRESH[0]
pIO.FULL_OFF_THRESH[1]
pIO.FULL_OFF_THRESH[2]
pIO.FULL_OFF_THRESH[3]
pIO.FULL_OFF_THRESH[4]
pIO.FULL_OFF_THRESH[5]
pIO.FULL_OFF_THRESH[6]
pIO.FULL_OFF_THRESH[7]
pIO.FULL_OFF_THRESH[8]
pIO.FULL_OFF_THRESH[9]
pIO.FULL_OFF_THRESH[10]
pIO.FULL_OFF_THRESH[11]
pIO.FULL_OFF_THRESH[12]
pIO.FULL_OFF_THRESH[13]
pIO.FULL_OFF_THRESH[14]
pIO.FULL_OFF_THRESH[15]
pIO.FULL_ON_THRESH[0]
pIO.FULL_ON_THRESH[1]
pIO.FULL_ON_THRESH[2]
pIO.FULL_ON_THRESH[3]
pIO.FULL_ON_THRESH[4]
pIO.FULL_ON_THRESH[5]
pIO.FULL_ON_THRESH[6]
pIO.FULL_ON_THRESH[7]
pIO.FULL_ON_THRESH[8]
pIO.FULL_ON_THRESH[9]
pIO.FULL_ON_THRESH[10]
pIO.FULL_ON_THRESH[11]
pIO.FULL_ON_THRESH[12]
pIO.FULL_ON_THRESH[13]
pIO.FULL_ON_THRESH[14]
pIO.FULL_ON_THRESH[15]
pIO.REMOTE_BURST[0]
pIO.REMOTE_BURST[1]
pIO.REMOTE_BURST[2]
pIO.REMOTE_BURST[3]
pIO.REMOTE_BURST[4]
pIO.REMOTE_BURST[5]
pIO.REMOTE_BURST[6]
pIO.REMOTE_BURST[7]
pIO.REMOTE_BURST[8]
pIO.REMOTE_BURST[9]
pIO.REMOTE_BURST[10]
pIO.REMOTE_BURST[11]
pIO.REMOTE_BURST[12]
pIO.REMOTE_BURST[13]
pIO.REMOTE_BURST[14]
pIO.REMOTE_BURST[15]
pIO.FIFO_BURST[0]
pIO.FIFO_BURST[1]
pIO.FIFO_BURST[2]
pIO.FIFO_BURST[3]
pIO.FIFO_BURST[4]
pIO.FIFO_BURST[5]
pIO.FIFO_BURST[6]
pIO.FIFO_BURST[7]
pIO.FIFO_BURST[8]
pIO.FIFO_BURST[9]
pIO.FIFO_BURST[10]
pIO.FIFO_BURST[11]
pIO.FIFO_BURST[12]
pIO.FIFO_BURST[13]
pIO.FIFO_BURST[14]
pIO.FIFO_BURST[15]
dpav_in[0]
ppav_in
spav_in
addr_out[0]
rd_out
sx_in
val_in
data_in[0]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[15]
data_in[16]
data_in[17]
data_in[18]
data_in[19]
data_in[20]
data_in[21]
data_in[22]
data_in[23]
data_in[24]
data_in[25]
data_in[26]
data_in[27]
data_in[28]
data_in[29]
data_in[30]
data_in[31]
sop_in
eop_in
err_in
prty_in
mod_in[0]
mod_in[1]
ddav_in[0]
wr_out
data_out[0]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[20]
data_out[21]
data_out[22]
data_out[23]
data_out[24]
data_out[25]
data_out[26]
data_out[27]
data_out[28]
data_out[29]
data_out[30]
data_out[31]
sop_out
eop_out
err_out
prty_out
mod_out[0]
mod_out[1]
mux_addr[0]
addr_chan[0]
custom_in[0]
custom_in[1]
custom_in[2]
custom_in[3]
custom_in[4]
custom_in[5]
custom_in[6]
custom_in[7]
custom_in[8]
custom_in[9]
custom_in[10]
custom_in[11]
custom_in[12]
custom_in[13]
custom_in[14]
custom_in[15]
custom_in[16]
custom_in[17]
custom_in[18]
custom_in[19]
custom_in[20]
custom_in[21]
custom_in[22]
custom_in[23]
custom_in[24]
custom_in[25]
custom_in[26]
custom_in[27]
custom_in[28]
custom_in[29]
custom_in[30]
custom_in[31]
custom_out[0]
custom_out[1]
custom_out[2]
custom_out[3]
custom_out[4]
custom_out[5]
custom_out[6]
custom_out[7]
custom_out[8]
custom_out[9]
custom_out[10]
custom_out[11]
custom_out[12]
custom_out[13]
custom_out[14]
custom_out[15]
custom_out[16]
custom_out[17]
custom_out[18]
custom_out[19]
custom_out[20]
custom_out[21]
custom_out[22]
custom_out[23]
custom_out[24]
custom_out[25]
custom_out[26]
custom_out[27]
custom_out[28]
custom_out[29]
custom_out[30]
custom_out[31]
clk
reset
----
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
NONIMPORT
clk
reset
inv_i
data_real_in[0]
data_real_in[1]
data_real_in[2]
data_real_in[3]
data_real_in[4]
data_real_in[5]
data_real_in[6]
data_real_in[7]
data_real_in[8]
data_real_in[9]
data_real_in[10]
data_real_in[11]
data_real_in[12]
data_real_in[13]
data_real_in[14]
data_real_in[15]
data_imag_in[0]
data_imag_in[1]
data_imag_in[2]
data_imag_in[3]
data_imag_in[4]
data_imag_in[5]
data_imag_in[6]
data_imag_in[7]
data_imag_in[8]
data_imag_in[9]
data_imag_in[10]
data_imag_in[11]
data_imag_in[12]
data_imag_in[13]
data_imag_in[14]
data_imag_in[15]
fft_real_out[0]
fft_real_out[1]
fft_real_out[2]
fft_real_out[3]
fft_real_out[4]
fft_real_out[5]
fft_real_out[6]
fft_real_out[7]
fft_real_out[8]
fft_real_out[9]
fft_real_out[10]
fft_real_out[11]
fft_real_out[12]
fft_real_out[13]
fft_real_out[14]
fft_real_out[15]
fft_imag_out[0]
fft_imag_out[1]
fft_imag_out[2]
fft_imag_out[3]
fft_imag_out[4]
fft_imag_out[5]
fft_imag_out[6]
fft_imag_out[7]
fft_imag_out[8]
fft_imag_out[9]
fft_imag_out[10]
fft_imag_out[11]
fft_imag_out[12]
fft_imag_out[13]
fft_imag_out[14]
fft_imag_out[15]
exponent_out[0]
exponent_out[1]
exponent_out[2]
exponent_out[3]
exponent_out[4]
exponent_out[5]
master_sink_sop
master_sink_dav
master_sink_ena
master_source_dav
master_source_ena
master_source_sop
master_source_eop
----
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst
NONIMPORT
a_fifo_burst[0]
a_fifo_burst[1]
a_fifo_burst[2]
a_fifo_burst[3]
a_fifo_burst[4]
a_fifo_burst[5]
a_fifo_burst[6]
a_fifo_burst[7]
a_fifo_burst[8]
a_fifo_burst[9]
a_fifo_burst[10]
a_fifo_burst[11]
a_fifo_burst[12]
a_fifo_burst[13]
a_fifo_burst[14]
a_fifo_burst[15]
a_remote_burst[0]
a_remote_burst[1]
a_remote_burst[2]
a_remote_burst[3]
a_remote_burst[4]
a_remote_burst[5]
a_remote_burst[6]
a_remote_burst[7]
a_remote_burst[8]
a_remote_burst[9]
a_remote_burst[10]
a_remote_burst[11]
a_remote_burst[12]
a_remote_burst[13]
a_remote_burst[14]
a_remote_burst[15]
b1_fifo_burst[0]
b1_fifo_burst[1]
b1_fifo_burst[2]
b1_fifo_burst[3]
b1_fifo_burst[4]
b1_fifo_burst[5]
b1_fifo_burst[6]
b1_fifo_burst[7]
b1_fifo_burst[8]
b1_fifo_burst[9]
b1_fifo_burst[10]
b1_fifo_burst[11]
b1_fifo_burst[12]
b1_fifo_burst[13]
b1_fifo_burst[14]
b1_fifo_burst[15]
b1_remote_burst[0]
b1_remote_burst[1]
b1_remote_burst[2]
b1_remote_burst[3]
b1_remote_burst[4]
b1_remote_burst[5]
b1_remote_burst[6]
b1_remote_burst[7]
b1_remote_burst[8]
b1_remote_burst[9]
b1_remote_burst[10]
b1_remote_burst[11]
b1_remote_burst[12]
b1_remote_burst[13]
b1_remote_burst[14]
b1_remote_burst[15]
b1_full_on_thresh[0]
b1_full_on_thresh[1]
b1_full_on_thresh[2]
b1_full_on_thresh[3]
b1_full_on_thresh[4]
b1_full_on_thresh[5]
b1_full_on_thresh[6]
b1_full_on_thresh[7]
b1_full_on_thresh[8]
b1_full_on_thresh[9]
b1_full_on_thresh[10]
b1_full_on_thresh[11]
b1_full_on_thresh[12]
b1_full_on_thresh[13]
b1_full_on_thresh[14]
b1_full_on_thresh[15]
b1_full_off_thresh[0]
b1_full_off_thresh[1]
b1_full_off_thresh[2]
b1_full_off_thresh[3]
b1_full_off_thresh[4]
b1_full_off_thresh[5]
b1_full_off_thresh[6]
b1_full_off_thresh[7]
b1_full_off_thresh[8]
b1_full_off_thresh[9]
b1_full_off_thresh[10]
b1_full_off_thresh[11]
b1_full_off_thresh[12]
b1_full_off_thresh[13]
b1_full_off_thresh[14]
b1_full_off_thresh[15]
b1_empty_on_thresh[0]
b1_empty_on_thresh[1]
b1_empty_on_thresh[2]
b1_empty_on_thresh[3]
b1_empty_on_thresh[4]
b1_empty_on_thresh[5]
b1_empty_on_thresh[6]
b1_empty_on_thresh[7]
b1_empty_on_thresh[8]
b1_empty_on_thresh[9]
b1_empty_on_thresh[10]
b1_empty_on_thresh[11]
b1_empty_on_thresh[12]
b1_empty_on_thresh[13]
b1_empty_on_thresh[14]
b1_empty_on_thresh[15]
b1_empty_off_thresh[0]
b1_empty_off_thresh[1]
b1_empty_off_thresh[2]
b1_empty_off_thresh[3]
b1_empty_off_thresh[4]
b1_empty_off_thresh[5]
b1_empty_off_thresh[6]
b1_empty_off_thresh[7]
b1_empty_off_thresh[8]
b1_empty_off_thresh[9]
b1_empty_off_thresh[10]
b1_empty_off_thresh[11]
b1_empty_off_thresh[12]
b1_empty_off_thresh[13]
b1_empty_off_thresh[14]
b1_empty_off_thresh[15]
b1_master_full_thresh[0]
b1_master_full_thresh[1]
b1_master_full_thresh[2]
b1_master_full_thresh[3]
b1_master_full_thresh[4]
b1_master_full_thresh[5]
b1_master_full_thresh[6]
b1_master_full_thresh[7]
b1_master_full_thresh[8]
b1_master_full_thresh[9]
b1_master_full_thresh[10]
b1_master_full_thresh[11]
b1_master_full_thresh[12]
b1_master_full_thresh[13]
b1_master_full_thresh[14]
b1_master_full_thresh[15]
b2_fifo_burst[0]
b2_fifo_burst[1]
b2_fifo_burst[2]
b2_fifo_burst[3]
b2_fifo_burst[4]
b2_fifo_burst[5]
b2_fifo_burst[6]
b2_fifo_burst[7]
b2_fifo_burst[8]
b2_fifo_burst[9]
b2_fifo_burst[10]
b2_fifo_burst[11]
b2_fifo_burst[12]
b2_fifo_burst[13]
b2_fifo_burst[14]
b2_fifo_burst[15]
b2_remote_burst[0]
b2_remote_burst[1]
b2_remote_burst[2]
b2_remote_burst[3]
b2_remote_burst[4]
b2_remote_burst[5]
b2_remote_burst[6]
b2_remote_burst[7]
b2_remote_burst[8]
b2_remote_burst[9]
b2_remote_burst[10]
b2_remote_burst[11]
b2_remote_burst[12]
b2_remote_burst[13]
b2_remote_burst[14]
b2_remote_burst[15]
b2_full_on_thresh[0]
b2_full_on_thresh[1]
b2_full_on_thresh[2]
b2_full_on_thresh[3]
b2_full_on_thresh[4]
b2_full_on_thresh[5]
b2_full_on_thresh[6]
b2_full_on_thresh[7]
b2_full_on_thresh[8]
b2_full_on_thresh[9]
b2_full_on_thresh[10]
b2_full_on_thresh[11]
b2_full_on_thresh[12]
b2_full_on_thresh[13]
b2_full_on_thresh[14]
b2_full_on_thresh[15]
b2_full_off_thresh[0]
b2_full_off_thresh[1]
b2_full_off_thresh[2]
b2_full_off_thresh[3]
b2_full_off_thresh[4]
b2_full_off_thresh[5]
b2_full_off_thresh[6]
b2_full_off_thresh[7]
b2_full_off_thresh[8]
b2_full_off_thresh[9]
b2_full_off_thresh[10]
b2_full_off_thresh[11]
b2_full_off_thresh[12]
b2_full_off_thresh[13]
b2_full_off_thresh[14]
b2_full_off_thresh[15]
b2_empty_on_thresh[0]
b2_empty_on_thresh[1]
b2_empty_on_thresh[2]
b2_empty_on_thresh[3]
b2_empty_on_thresh[4]
b2_empty_on_thresh[5]
b2_empty_on_thresh[6]
b2_empty_on_thresh[7]
b2_empty_on_thresh[8]
b2_empty_on_thresh[9]
b2_empty_on_thresh[10]
b2_empty_on_thresh[11]
b2_empty_on_thresh[12]
b2_empty_on_thresh[13]
b2_empty_on_thresh[14]
b2_empty_on_thresh[15]
b2_empty_off_thresh[0]
b2_empty_off_thresh[1]
b2_empty_off_thresh[2]
b2_empty_off_thresh[3]
b2_empty_off_thresh[4]
b2_empty_off_thresh[5]
b2_empty_off_thresh[6]
b2_empty_off_thresh[7]
b2_empty_off_thresh[8]
b2_empty_off_thresh[9]
b2_empty_off_thresh[10]
b2_empty_off_thresh[11]
b2_empty_off_thresh[12]
b2_empty_off_thresh[13]
b2_empty_off_thresh[14]
b2_empty_off_thresh[15]
b2_master_full_thresh[0]
b2_master_full_thresh[1]
b2_master_full_thresh[2]
b2_master_full_thresh[3]
b2_master_full_thresh[4]
b2_master_full_thresh[5]
b2_master_full_thresh[6]
b2_master_full_thresh[7]
b2_master_full_thresh[8]
b2_master_full_thresh[9]
b2_master_full_thresh[10]
b2_master_full_thresh[11]
b2_master_full_thresh[12]
b2_master_full_thresh[13]
b2_master_full_thresh[14]
b2_master_full_thresh[15]
b3_fifo_burst[0]
b3_fifo_burst[1]
b3_fifo_burst[2]
b3_fifo_burst[3]
b3_fifo_burst[4]
b3_fifo_burst[5]
b3_fifo_burst[6]
b3_fifo_burst[7]
b3_fifo_burst[8]
b3_fifo_burst[9]
b3_fifo_burst[10]
b3_fifo_burst[11]
b3_fifo_burst[12]
b3_fifo_burst[13]
b3_fifo_burst[14]
b3_fifo_burst[15]
b3_remote_burst[0]
b3_remote_burst[1]
b3_remote_burst[2]
b3_remote_burst[3]
b3_remote_burst[4]
b3_remote_burst[5]
b3_remote_burst[6]
b3_remote_burst[7]
b3_remote_burst[8]
b3_remote_burst[9]
b3_remote_burst[10]
b3_remote_burst[11]
b3_remote_burst[12]
b3_remote_burst[13]
b3_remote_burst[14]
b3_remote_burst[15]
b3_full_on_thresh[0]
b3_full_on_thresh[1]
b3_full_on_thresh[2]
b3_full_on_thresh[3]
b3_full_on_thresh[4]
b3_full_on_thresh[5]
b3_full_on_thresh[6]
b3_full_on_thresh[7]
b3_full_on_thresh[8]
b3_full_on_thresh[9]
b3_full_on_thresh[10]
b3_full_on_thresh[11]
b3_full_on_thresh[12]
b3_full_on_thresh[13]
b3_full_on_thresh[14]
b3_full_on_thresh[15]
b3_full_off_thresh[0]
b3_full_off_thresh[1]
b3_full_off_thresh[2]
b3_full_off_thresh[3]
b3_full_off_thresh[4]
b3_full_off_thresh[5]
b3_full_off_thresh[6]
b3_full_off_thresh[7]
b3_full_off_thresh[8]
b3_full_off_thresh[9]
b3_full_off_thresh[10]
b3_full_off_thresh[11]
b3_full_off_thresh[12]
b3_full_off_thresh[13]
b3_full_off_thresh[14]
b3_full_off_thresh[15]
b3_empty_on_thresh[0]
b3_empty_on_thresh[1]
b3_empty_on_thresh[2]
b3_empty_on_thresh[3]
b3_empty_on_thresh[4]
b3_empty_on_thresh[5]
b3_empty_on_thresh[6]
b3_empty_on_thresh[7]
b3_empty_on_thresh[8]
b3_empty_on_thresh[9]
b3_empty_on_thresh[10]
b3_empty_on_thresh[11]
b3_empty_on_thresh[12]
b3_empty_on_thresh[13]
b3_empty_on_thresh[14]
b3_empty_on_thresh[15]
b3_empty_off_thresh[0]
b3_empty_off_thresh[1]
b3_empty_off_thresh[2]
b3_empty_off_thresh[3]
b3_empty_off_thresh[4]
b3_empty_off_thresh[5]
b3_empty_off_thresh[6]
b3_empty_off_thresh[7]
b3_empty_off_thresh[8]
b3_empty_off_thresh[9]
b3_empty_off_thresh[10]
b3_empty_off_thresh[11]
b3_empty_off_thresh[12]
b3_empty_off_thresh[13]
b3_empty_off_thresh[14]
b3_empty_off_thresh[15]
b3_master_full_thresh[0]
b3_master_full_thresh[1]
b3_master_full_thresh[2]
b3_master_full_thresh[3]
b3_master_full_thresh[4]
b3_master_full_thresh[5]
b3_master_full_thresh[6]
b3_master_full_thresh[7]
b3_master_full_thresh[8]
b3_master_full_thresh[9]
b3_master_full_thresh[10]
b3_master_full_thresh[11]
b3_master_full_thresh[12]
b3_master_full_thresh[13]
b3_master_full_thresh[14]
b3_master_full_thresh[15]
b4_fifo_burst[0]
b4_fifo_burst[1]
b4_fifo_burst[2]
b4_fifo_burst[3]
b4_fifo_burst[4]
b4_fifo_burst[5]
b4_fifo_burst[6]
b4_fifo_burst[7]
b4_fifo_burst[8]
b4_fifo_burst[9]
b4_fifo_burst[10]
b4_fifo_burst[11]
b4_fifo_burst[12]
b4_fifo_burst[13]
b4_fifo_burst[14]
b4_fifo_burst[15]
b4_remote_burst[0]
b4_remote_burst[1]
b4_remote_burst[2]
b4_remote_burst[3]
b4_remote_burst[4]
b4_remote_burst[5]
b4_remote_burst[6]
b4_remote_burst[7]
b4_remote_burst[8]
b4_remote_burst[9]
b4_remote_burst[10]
b4_remote_burst[11]
b4_remote_burst[12]
b4_remote_burst[13]
b4_remote_burst[14]
b4_remote_burst[15]
b4_full_on_thresh[0]
b4_full_on_thresh[1]
b4_full_on_thresh[2]
b4_full_on_thresh[3]
b4_full_on_thresh[4]
b4_full_on_thresh[5]
b4_full_on_thresh[6]
b4_full_on_thresh[7]
b4_full_on_thresh[8]
b4_full_on_thresh[9]
b4_full_on_thresh[10]
b4_full_on_thresh[11]
b4_full_on_thresh[12]
b4_full_on_thresh[13]
b4_full_on_thresh[14]
b4_full_on_thresh[15]
b4_full_off_thresh[0]
b4_full_off_thresh[1]
b4_full_off_thresh[2]
b4_full_off_thresh[3]
b4_full_off_thresh[4]
b4_full_off_thresh[5]
b4_full_off_thresh[6]
b4_full_off_thresh[7]
b4_full_off_thresh[8]
b4_full_off_thresh[9]
b4_full_off_thresh[10]
b4_full_off_thresh[11]
b4_full_off_thresh[12]
b4_full_off_thresh[13]
b4_full_off_thresh[14]
b4_full_off_thresh[15]
b4_empty_on_thresh[0]
b4_empty_on_thresh[1]
b4_empty_on_thresh[2]
b4_empty_on_thresh[3]
b4_empty_on_thresh[4]
b4_empty_on_thresh[5]
b4_empty_on_thresh[6]
b4_empty_on_thresh[7]
b4_empty_on_thresh[8]
b4_empty_on_thresh[9]
b4_empty_on_thresh[10]
b4_empty_on_thresh[11]
b4_empty_on_thresh[12]
b4_empty_on_thresh[13]
b4_empty_on_thresh[14]
b4_empty_on_thresh[15]
b4_empty_off_thresh[0]
b4_empty_off_thresh[1]
b4_empty_off_thresh[2]
b4_empty_off_thresh[3]
b4_empty_off_thresh[4]
b4_empty_off_thresh[5]
b4_empty_off_thresh[6]
b4_empty_off_thresh[7]
b4_empty_off_thresh[8]
b4_empty_off_thresh[9]
b4_empty_off_thresh[10]
b4_empty_off_thresh[11]
b4_empty_off_thresh[12]
b4_empty_off_thresh[13]
b4_empty_off_thresh[14]
b4_empty_off_thresh[15]
b4_master_full_thresh[0]
b4_master_full_thresh[1]
b4_master_full_thresh[2]
b4_master_full_thresh[3]
b4_master_full_thresh[4]
b4_master_full_thresh[5]
b4_master_full_thresh[6]
b4_master_full_thresh[7]
b4_master_full_thresh[8]
b4_master_full_thresh[9]
b4_master_full_thresh[10]
b4_master_full_thresh[11]
b4_master_full_thresh[12]
b4_master_full_thresh[13]
b4_master_full_thresh[14]
b4_master_full_thresh[15]
b5_fifo_burst[0]
b5_fifo_burst[1]
b5_fifo_burst[2]
b5_fifo_burst[3]
b5_fifo_burst[4]
b5_fifo_burst[5]
b5_fifo_burst[6]
b5_fifo_burst[7]
b5_fifo_burst[8]
b5_fifo_burst[9]
b5_fifo_burst[10]
b5_fifo_burst[11]
b5_fifo_burst[12]
b5_fifo_burst[13]
b5_fifo_burst[14]
b5_fifo_burst[15]
b5_remote_burst[0]
b5_remote_burst[1]
b5_remote_burst[2]
b5_remote_burst[3]
b5_remote_burst[4]
b5_remote_burst[5]
b5_remote_burst[6]
b5_remote_burst[7]
b5_remote_burst[8]
b5_remote_burst[9]
b5_remote_burst[10]
b5_remote_burst[11]
b5_remote_burst[12]
b5_remote_burst[13]
b5_remote_burst[14]
b5_remote_burst[15]
b5_full_on_thresh[0]
b5_full_on_thresh[1]
b5_full_on_thresh[2]
b5_full_on_thresh[3]
b5_full_on_thresh[4]
b5_full_on_thresh[5]
b5_full_on_thresh[6]
b5_full_on_thresh[7]
b5_full_on_thresh[8]
b5_full_on_thresh[9]
b5_full_on_thresh[10]
b5_full_on_thresh[11]
b5_full_on_thresh[12]
b5_full_on_thresh[13]
b5_full_on_thresh[14]
b5_full_on_thresh[15]
b5_full_off_thresh[0]
b5_full_off_thresh[1]
b5_full_off_thresh[2]
b5_full_off_thresh[3]
b5_full_off_thresh[4]
b5_full_off_thresh[5]
b5_full_off_thresh[6]
b5_full_off_thresh[7]
b5_full_off_thresh[8]
b5_full_off_thresh[9]
b5_full_off_thresh[10]
b5_full_off_thresh[11]
b5_full_off_thresh[12]
b5_full_off_thresh[13]
b5_full_off_thresh[14]
b5_full_off_thresh[15]
b5_empty_on_thresh[0]
b5_empty_on_thresh[1]
b5_empty_on_thresh[2]
b5_empty_on_thresh[3]
b5_empty_on_thresh[4]
b5_empty_on_thresh[5]
b5_empty_on_thresh[6]
b5_empty_on_thresh[7]
b5_empty_on_thresh[8]
b5_empty_on_thresh[9]
b5_empty_on_thresh[10]
b5_empty_on_thresh[11]
b5_empty_on_thresh[12]
b5_empty_on_thresh[13]
b5_empty_on_thresh[14]
b5_empty_on_thresh[15]
b5_empty_off_thresh[0]
b5_empty_off_thresh[1]
b5_empty_off_thresh[2]
b5_empty_off_thresh[3]
b5_empty_off_thresh[4]
b5_empty_off_thresh[5]
b5_empty_off_thresh[6]
b5_empty_off_thresh[7]
b5_empty_off_thresh[8]
b5_empty_off_thresh[9]
b5_empty_off_thresh[10]
b5_empty_off_thresh[11]
b5_empty_off_thresh[12]
b5_empty_off_thresh[13]
b5_empty_off_thresh[14]
b5_empty_off_thresh[15]
b5_master_full_thresh[0]
b5_master_full_thresh[1]
b5_master_full_thresh[2]
b5_master_full_thresh[3]
b5_master_full_thresh[4]
b5_master_full_thresh[5]
b5_master_full_thresh[6]
b5_master_full_thresh[7]
b5_master_full_thresh[8]
b5_master_full_thresh[9]
b5_master_full_thresh[10]
b5_master_full_thresh[11]
b5_master_full_thresh[12]
b5_master_full_thresh[13]
b5_master_full_thresh[14]
b5_master_full_thresh[15]
b6_fifo_burst[0]
b6_fifo_burst[1]
b6_fifo_burst[2]
b6_fifo_burst[3]
b6_fifo_burst[4]
b6_fifo_burst[5]
b6_fifo_burst[6]
b6_fifo_burst[7]
b6_fifo_burst[8]
b6_fifo_burst[9]
b6_fifo_burst[10]
b6_fifo_burst[11]
b6_fifo_burst[12]
b6_fifo_burst[13]
b6_fifo_burst[14]
b6_fifo_burst[15]
b6_remote_burst[0]
b6_remote_burst[1]
b6_remote_burst[2]
b6_remote_burst[3]
b6_remote_burst[4]
b6_remote_burst[5]
b6_remote_burst[6]
b6_remote_burst[7]
b6_remote_burst[8]
b6_remote_burst[9]
b6_remote_burst[10]
b6_remote_burst[11]
b6_remote_burst[12]
b6_remote_burst[13]
b6_remote_burst[14]
b6_remote_burst[15]
b6_full_on_thresh[0]
b6_full_on_thresh[1]
b6_full_on_thresh[2]
b6_full_on_thresh[3]
b6_full_on_thresh[4]
b6_full_on_thresh[5]
b6_full_on_thresh[6]
b6_full_on_thresh[7]
b6_full_on_thresh[8]
b6_full_on_thresh[9]
b6_full_on_thresh[10]
b6_full_on_thresh[11]
b6_full_on_thresh[12]
b6_full_on_thresh[13]
b6_full_on_thresh[14]
b6_full_on_thresh[15]
b6_full_off_thresh[0]
b6_full_off_thresh[1]
b6_full_off_thresh[2]
b6_full_off_thresh[3]
b6_full_off_thresh[4]
b6_full_off_thresh[5]
b6_full_off_thresh[6]
b6_full_off_thresh[7]
b6_full_off_thresh[8]
b6_full_off_thresh[9]
b6_full_off_thresh[10]
b6_full_off_thresh[11]
b6_full_off_thresh[12]
b6_full_off_thresh[13]
b6_full_off_thresh[14]
b6_full_off_thresh[15]
b6_empty_on_thresh[0]
b6_empty_on_thresh[1]
b6_empty_on_thresh[2]
b6_empty_on_thresh[3]
b6_empty_on_thresh[4]
b6_empty_on_thresh[5]
b6_empty_on_thresh[6]
b6_empty_on_thresh[7]
b6_empty_on_thresh[8]
b6_empty_on_thresh[9]
b6_empty_on_thresh[10]
b6_empty_on_thresh[11]
b6_empty_on_thresh[12]
b6_empty_on_thresh[13]
b6_empty_on_thresh[14]
b6_empty_on_thresh[15]
b6_empty_off_thresh[0]
b6_empty_off_thresh[1]
b6_empty_off_thresh[2]
b6_empty_off_thresh[3]
b6_empty_off_thresh[4]
b6_empty_off_thresh[5]
b6_empty_off_thresh[6]
b6_empty_off_thresh[7]
b6_empty_off_thresh[8]
b6_empty_off_thresh[9]
b6_empty_off_thresh[10]
b6_empty_off_thresh[11]
b6_empty_off_thresh[12]
b6_empty_off_thresh[13]
b6_empty_off_thresh[14]
b6_empty_off_thresh[15]
b6_master_full_thresh[0]
b6_master_full_thresh[1]
b6_master_full_thresh[2]
b6_master_full_thresh[3]
b6_master_full_thresh[4]
b6_master_full_thresh[5]
b6_master_full_thresh[6]
b6_master_full_thresh[7]
b6_master_full_thresh[8]
b6_master_full_thresh[9]
b6_master_full_thresh[10]
b6_master_full_thresh[11]
b6_master_full_thresh[12]
b6_master_full_thresh[13]
b6_master_full_thresh[14]
b6_master_full_thresh[15]
b7_fifo_burst[0]
b7_fifo_burst[1]
b7_fifo_burst[2]
b7_fifo_burst[3]
b7_fifo_burst[4]
b7_fifo_burst[5]
b7_fifo_burst[6]
b7_fifo_burst[7]
b7_fifo_burst[8]
b7_fifo_burst[9]
b7_fifo_burst[10]
b7_fifo_burst[11]
b7_fifo_burst[12]
b7_fifo_burst[13]
b7_fifo_burst[14]
b7_fifo_burst[15]
b7_remote_burst[0]
b7_remote_burst[1]
b7_remote_burst[2]
b7_remote_burst[3]
b7_remote_burst[4]
b7_remote_burst[5]
b7_remote_burst[6]
b7_remote_burst[7]
b7_remote_burst[8]
b7_remote_burst[9]
b7_remote_burst[10]
b7_remote_burst[11]
b7_remote_burst[12]
b7_remote_burst[13]
b7_remote_burst[14]
b7_remote_burst[15]
b7_full_on_thresh[0]
b7_full_on_thresh[1]
b7_full_on_thresh[2]
b7_full_on_thresh[3]
b7_full_on_thresh[4]
b7_full_on_thresh[5]
b7_full_on_thresh[6]
b7_full_on_thresh[7]
b7_full_on_thresh[8]
b7_full_on_thresh[9]
b7_full_on_thresh[10]
b7_full_on_thresh[11]
b7_full_on_thresh[12]
b7_full_on_thresh[13]
b7_full_on_thresh[14]
b7_full_on_thresh[15]
b7_full_off_thresh[0]
b7_full_off_thresh[1]
b7_full_off_thresh[2]
b7_full_off_thresh[3]
b7_full_off_thresh[4]
b7_full_off_thresh[5]
b7_full_off_thresh[6]
b7_full_off_thresh[7]
b7_full_off_thresh[8]
b7_full_off_thresh[9]
b7_full_off_thresh[10]
b7_full_off_thresh[11]
b7_full_off_thresh[12]
b7_full_off_thresh[13]
b7_full_off_thresh[14]
b7_full_off_thresh[15]
b7_empty_on_thresh[0]
b7_empty_on_thresh[1]
b7_empty_on_thresh[2]
b7_empty_on_thresh[3]
b7_empty_on_thresh[4]
b7_empty_on_thresh[5]
b7_empty_on_thresh[6]
b7_empty_on_thresh[7]
b7_empty_on_thresh[8]
b7_empty_on_thresh[9]
b7_empty_on_thresh[10]
b7_empty_on_thresh[11]
b7_empty_on_thresh[12]
b7_empty_on_thresh[13]
b7_empty_on_thresh[14]
b7_empty_on_thresh[15]
b7_empty_off_thresh[0]
b7_empty_off_thresh[1]
b7_empty_off_thresh[2]
b7_empty_off_thresh[3]
b7_empty_off_thresh[4]
b7_empty_off_thresh[5]
b7_empty_off_thresh[6]
b7_empty_off_thresh[7]
b7_empty_off_thresh[8]
b7_empty_off_thresh[9]
b7_empty_off_thresh[10]
b7_empty_off_thresh[11]
b7_empty_off_thresh[12]
b7_empty_off_thresh[13]
b7_empty_off_thresh[14]
b7_empty_off_thresh[15]
b7_master_full_thresh[0]
b7_master_full_thresh[1]
b7_master_full_thresh[2]
b7_master_full_thresh[3]
b7_master_full_thresh[4]
b7_master_full_thresh[5]
b7_master_full_thresh[6]
b7_master_full_thresh[7]
b7_master_full_thresh[8]
b7_master_full_thresh[9]
b7_master_full_thresh[10]
b7_master_full_thresh[11]
b7_master_full_thresh[12]
b7_master_full_thresh[13]
b7_master_full_thresh[14]
b7_master_full_thresh[15]
b8_fifo_burst[0]
b8_fifo_burst[1]
b8_fifo_burst[2]
b8_fifo_burst[3]
b8_fifo_burst[4]
b8_fifo_burst[5]
b8_fifo_burst[6]
b8_fifo_burst[7]
b8_fifo_burst[8]
b8_fifo_burst[9]
b8_fifo_burst[10]
b8_fifo_burst[11]
b8_fifo_burst[12]
b8_fifo_burst[13]
b8_fifo_burst[14]
b8_fifo_burst[15]
b8_remote_burst[0]
b8_remote_burst[1]
b8_remote_burst[2]
b8_remote_burst[3]
b8_remote_burst[4]
b8_remote_burst[5]
b8_remote_burst[6]
b8_remote_burst[7]
b8_remote_burst[8]
b8_remote_burst[9]
b8_remote_burst[10]
b8_remote_burst[11]
b8_remote_burst[12]
b8_remote_burst[13]
b8_remote_burst[14]
b8_remote_burst[15]
b8_full_on_thresh[0]
b8_full_on_thresh[1]
b8_full_on_thresh[2]
b8_full_on_thresh[3]
b8_full_on_thresh[4]
b8_full_on_thresh[5]
b8_full_on_thresh[6]
b8_full_on_thresh[7]
b8_full_on_thresh[8]
b8_full_on_thresh[9]
b8_full_on_thresh[10]
b8_full_on_thresh[11]
b8_full_on_thresh[12]
b8_full_on_thresh[13]
b8_full_on_thresh[14]
b8_full_on_thresh[15]
b8_full_off_thresh[0]
b8_full_off_thresh[1]
b8_full_off_thresh[2]
b8_full_off_thresh[3]
b8_full_off_thresh[4]
b8_full_off_thresh[5]
b8_full_off_thresh[6]
b8_full_off_thresh[7]
b8_full_off_thresh[8]
b8_full_off_thresh[9]
b8_full_off_thresh[10]
b8_full_off_thresh[11]
b8_full_off_thresh[12]
b8_full_off_thresh[13]
b8_full_off_thresh[14]
b8_full_off_thresh[15]
b8_empty_on_thresh[0]
b8_empty_on_thresh[1]
b8_empty_on_thresh[2]
b8_empty_on_thresh[3]
b8_empty_on_thresh[4]
b8_empty_on_thresh[5]
b8_empty_on_thresh[6]
b8_empty_on_thresh[7]
b8_empty_on_thresh[8]
b8_empty_on_thresh[9]
b8_empty_on_thresh[10]
b8_empty_on_thresh[11]
b8_empty_on_thresh[12]
b8_empty_on_thresh[13]
b8_empty_on_thresh[14]
b8_empty_on_thresh[15]
b8_empty_off_thresh[0]
b8_empty_off_thresh[1]
b8_empty_off_thresh[2]
b8_empty_off_thresh[3]
b8_empty_off_thresh[4]
b8_empty_off_thresh[5]
b8_empty_off_thresh[6]
b8_empty_off_thresh[7]
b8_empty_off_thresh[8]
b8_empty_off_thresh[9]
b8_empty_off_thresh[10]
b8_empty_off_thresh[11]
b8_empty_off_thresh[12]
b8_empty_off_thresh[13]
b8_empty_off_thresh[14]
b8_empty_off_thresh[15]
b8_master_full_thresh[0]
b8_master_full_thresh[1]
b8_master_full_thresh[2]
b8_master_full_thresh[3]
b8_master_full_thresh[4]
b8_master_full_thresh[5]
b8_master_full_thresh[6]
b8_master_full_thresh[7]
b8_master_full_thresh[8]
b8_master_full_thresh[9]
b8_master_full_thresh[10]
b8_master_full_thresh[11]
b8_master_full_thresh[12]
b8_master_full_thresh[13]
b8_master_full_thresh[14]
b8_master_full_thresh[15]
dpav_ina[0]
ppav_ina
spav_ina
addr_outa[0]
dpav_outa[0]
ppav_outa
spav_outa
addr_ina[0]
addr_ina[1]
addr_ina[2]
addr_ina[3]
addr_ina[4]
addr_ina[5]
addr_ina[6]
addr_ina[7]
wr_outa
rd_ina
val_outa
sx_outa
data_outa[0]
data_outa[1]
data_outa[2]
data_outa[3]
data_outa[4]
data_outa[5]
data_outa[6]
data_outa[7]
data_outa[8]
data_outa[9]
data_outa[10]
data_outa[11]
data_outa[12]
data_outa[13]
data_outa[14]
data_outa[15]
data_outa[16]
data_outa[17]
data_outa[18]
data_outa[19]
data_outa[20]
data_outa[21]
data_outa[22]
data_outa[23]
data_outa[24]
data_outa[25]
data_outa[26]
data_outa[27]
data_outa[28]
data_outa[29]
data_outa[30]
data_outa[31]
sop_outa
eop_outa
err_outa
prty_outa
mod_outa[0]
mod_outa[1]
custom_ina0[0]
custom_ina0[1]
custom_ina0[2]
custom_ina0[3]
custom_ina0[4]
custom_ina0[5]
custom_ina0[6]
custom_ina0[7]
custom_ina0[8]
custom_ina0[9]
custom_ina0[10]
custom_ina0[11]
custom_ina0[12]
custom_ina0[13]
custom_ina0[14]
custom_ina0[15]
custom_ina0[16]
custom_ina0[17]
custom_ina0[18]
custom_ina0[19]
custom_ina0[20]
custom_ina0[21]
custom_ina0[22]
custom_ina0[23]
custom_ina0[24]
custom_ina0[25]
custom_ina0[26]
custom_ina0[27]
custom_ina0[28]
custom_ina0[29]
custom_ina0[30]
custom_ina0[31]
custom_outa0[0]
custom_outa0[1]
custom_outa0[2]
custom_outa0[3]
custom_outa0[4]
custom_outa0[5]
custom_outa0[6]
custom_outa0[7]
custom_outa0[8]
custom_outa0[9]
custom_outa0[10]
custom_outa0[11]
custom_outa0[12]
custom_outa0[13]
custom_outa0[14]
custom_outa0[15]
custom_outa0[16]
custom_outa0[17]
custom_outa0[18]
custom_outa0[19]
custom_outa0[20]
custom_outa0[21]
custom_outa0[22]
custom_outa0[23]
custom_outa0[24]
custom_outa0[25]
custom_outa0[26]
custom_outa0[27]
custom_outa0[28]
custom_outa0[29]
custom_outa0[30]
custom_outa0[31]
clka
reseta
dpav_inb1[0]
dpav_inb1[1]
dpav_inb1[2]
dpav_inb1[3]
dpav_inb1[4]
dpav_inb1[5]
dpav_inb1[6]
dpav_inb1[7]
ppav_inb1
spav_inb1
dav_inb1
addr_outb1[0]
dpav_outb1[0]
ppav_outb1
spav_outb1
dav_outb1
addr_inb1[0]
addr_inb1[1]
addr_inb1[2]
addr_inb1[3]
addr_inb1[4]
addr_inb1[5]
addr_inb1[6]
addr_inb1[7]
rd_outb1
wr_inb1
val_inb1
sx_inb1
data_inb1[0]
data_inb1[1]
data_inb1[2]
data_inb1[3]
data_inb1[4]
data_inb1[5]
data_inb1[6]
data_inb1[7]
data_inb1[8]
data_inb1[9]
data_inb1[10]
data_inb1[11]
data_inb1[12]
data_inb1[13]
data_inb1[14]
data_inb1[15]
data_inb1[16]
data_inb1[17]
data_inb1[18]
data_inb1[19]
data_inb1[20]
data_inb1[21]
data_inb1[22]
data_inb1[23]
data_inb1[24]
data_inb1[25]
data_inb1[26]
data_inb1[27]
data_inb1[28]
data_inb1[29]
data_inb1[30]
data_inb1[31]
sop_inb1
eop_inb1
err_inb1
prty_inb1
mod_inb1[0]
mod_inb1[1]
custom_inb1[0]
custom_inb1[1]
custom_inb1[2]
custom_inb1[3]
custom_inb1[4]
custom_inb1[5]
custom_inb1[6]
custom_inb1[7]
custom_inb1[8]
custom_inb1[9]
custom_inb1[10]
custom_inb1[11]
custom_inb1[12]
custom_inb1[13]
custom_inb1[14]
custom_inb1[15]
custom_inb1[16]
custom_inb1[17]
custom_inb1[18]
custom_inb1[19]
custom_inb1[20]
custom_inb1[21]
custom_inb1[22]
custom_inb1[23]
custom_inb1[24]
custom_inb1[25]
custom_inb1[26]
custom_inb1[27]
custom_inb1[28]
custom_inb1[29]
custom_inb1[30]
custom_inb1[31]
custom_outb1[0]
custom_outb1[1]
custom_outb1[2]
custom_outb1[3]
custom_outb1[4]
custom_outb1[5]
custom_outb1[6]
custom_outb1[7]
custom_outb1[8]
custom_outb1[9]
custom_outb1[10]
custom_outb1[11]
custom_outb1[12]
custom_outb1[13]
custom_outb1[14]
custom_outb1[15]
custom_outb1[16]
custom_outb1[17]
custom_outb1[18]
custom_outb1[19]
custom_outb1[20]
custom_outb1[21]
custom_outb1[22]
custom_outb1[23]
custom_outb1[24]
custom_outb1[25]
custom_outb1[26]
custom_outb1[27]
custom_outb1[28]
custom_outb1[29]
custom_outb1[30]
custom_outb1[31]
fov_outb1
custom_ina1[0]
custom_ina1[1]
custom_ina1[2]
custom_ina1[3]
custom_ina1[4]
custom_ina1[5]
custom_ina1[6]
custom_ina1[7]
custom_ina1[8]
custom_ina1[9]
custom_ina1[10]
custom_ina1[11]
custom_ina1[12]
custom_ina1[13]
custom_ina1[14]
custom_ina1[15]
custom_ina1[16]
custom_ina1[17]
custom_ina1[18]
custom_ina1[19]
custom_ina1[20]
custom_ina1[21]
custom_ina1[22]
custom_ina1[23]
custom_ina1[24]
custom_ina1[25]
custom_ina1[26]
custom_ina1[27]
custom_ina1[28]
custom_ina1[29]
custom_ina1[30]
custom_ina1[31]
custom_outa1[0]
custom_outa1[1]
custom_outa1[2]
custom_outa1[3]
custom_outa1[4]
custom_outa1[5]
custom_outa1[6]
custom_outa1[7]
custom_outa1[8]
custom_outa1[9]
custom_outa1[10]
custom_outa1[11]
custom_outa1[12]
custom_outa1[13]
custom_outa1[14]
custom_outa1[15]
custom_outa1[16]
custom_outa1[17]
custom_outa1[18]
custom_outa1[19]
custom_outa1[20]
custom_outa1[21]
custom_outa1[22]
custom_outa1[23]
custom_outa1[24]
custom_outa1[25]
custom_outa1[26]
custom_outa1[27]
custom_outa1[28]
custom_outa1[29]
custom_outa1[30]
custom_outa1[31]
clkb1
resetb1
dpav_inb2[0]
dpav_inb2[1]
dpav_inb2[2]
dpav_inb2[3]
dpav_inb2[4]
dpav_inb2[5]
dpav_inb2[6]
dpav_inb2[7]
ppav_inb2
spav_inb2
dav_inb2
addr_outb2[0]
addr_outb2[1]
addr_outb2[2]
addr_outb2[3]
addr_outb2[4]
addr_outb2[5]
addr_outb2[6]
addr_outb2[7]
dpav_outb2[0]
dpav_outb2[1]
dpav_outb2[2]
dpav_outb2[3]
dpav_outb2[4]
dpav_outb2[5]
dpav_outb2[6]
dpav_outb2[7]
ppav_outb2
spav_outb2
dav_outb2
addr_inb2[0]
addr_inb2[1]
addr_inb2[2]
addr_inb2[3]
addr_inb2[4]
addr_inb2[5]
addr_inb2[6]
addr_inb2[7]
rd_outb2
wr_inb2
val_inb2
sx_inb2
data_inb2[0]
data_inb2[1]
data_inb2[2]
data_inb2[3]
data_inb2[4]
data_inb2[5]
data_inb2[6]
data_inb2[7]
data_inb2[8]
data_inb2[9]
data_inb2[10]
data_inb2[11]
data_inb2[12]
data_inb2[13]
data_inb2[14]
data_inb2[15]
data_inb2[16]
data_inb2[17]
data_inb2[18]
data_inb2[19]
data_inb2[20]
data_inb2[21]
data_inb2[22]
data_inb2[23]
data_inb2[24]
data_inb2[25]
data_inb2[26]
data_inb2[27]
data_inb2[28]
data_inb2[29]
data_inb2[30]
data_inb2[31]
data_inb2[32]
data_inb2[33]
data_inb2[34]
data_inb2[35]
data_inb2[36]
data_inb2[37]
data_inb2[38]
data_inb2[39]
data_inb2[40]
data_inb2[41]
data_inb2[42]
data_inb2[43]
data_inb2[44]
data_inb2[45]
data_inb2[46]
data_inb2[47]
data_inb2[48]
data_inb2[49]
data_inb2[50]
data_inb2[51]
data_inb2[52]
data_inb2[53]
data_inb2[54]
data_inb2[55]
data_inb2[56]
data_inb2[57]
data_inb2[58]
data_inb2[59]
data_inb2[60]
data_inb2[61]
data_inb2[62]
data_inb2[63]
sop_inb2
eop_inb2
err_inb2
prty_inb2
mod_inb2[0]
mod_inb2[1]
mod_inb2[2]
mod_inb2[3]
custom_inb2[0]
custom_inb2[1]
custom_inb2[2]
custom_inb2[3]
custom_inb2[4]
custom_inb2[5]
custom_inb2[6]
custom_inb2[7]
custom_inb2[8]
custom_inb2[9]
custom_inb2[10]
custom_inb2[11]
custom_inb2[12]
custom_inb2[13]
custom_inb2[14]
custom_inb2[15]
custom_inb2[16]
custom_inb2[17]
custom_inb2[18]
custom_inb2[19]
custom_inb2[20]
custom_inb2[21]
custom_inb2[22]
custom_inb2[23]
custom_inb2[24]
custom_inb2[25]
custom_inb2[26]
custom_inb2[27]
custom_inb2[28]
custom_inb2[29]
custom_inb2[30]
custom_inb2[31]
custom_outb2[0]
custom_outb2[1]
custom_outb2[2]
custom_outb2[3]
custom_outb2[4]
custom_outb2[5]
custom_outb2[6]
custom_outb2[7]
custom_outb2[8]
custom_outb2[9]
custom_outb2[10]
custom_outb2[11]
custom_outb2[12]
custom_outb2[13]
custom_outb2[14]
custom_outb2[15]
custom_outb2[16]
custom_outb2[17]
custom_outb2[18]
custom_outb2[19]
custom_outb2[20]
custom_outb2[21]
custom_outb2[22]
custom_outb2[23]
custom_outb2[24]
custom_outb2[25]
custom_outb2[26]
custom_outb2[27]
custom_outb2[28]
custom_outb2[29]
custom_outb2[30]
custom_outb2[31]
fov_outb2
custom_ina2[0]
custom_ina2[1]
custom_ina2[2]
custom_ina2[3]
custom_ina2[4]
custom_ina2[5]
custom_ina2[6]
custom_ina2[7]
custom_ina2[8]
custom_ina2[9]
custom_ina2[10]
custom_ina2[11]
custom_ina2[12]
custom_ina2[13]
custom_ina2[14]
custom_ina2[15]
custom_ina2[16]
custom_ina2[17]
custom_ina2[18]
custom_ina2[19]
custom_ina2[20]
custom_ina2[21]
custom_ina2[22]
custom_ina2[23]
custom_ina2[24]
custom_ina2[25]
custom_ina2[26]
custom_ina2[27]
custom_ina2[28]
custom_ina2[29]
custom_ina2[30]
custom_ina2[31]
custom_outa2[0]
custom_outa2[1]
custom_outa2[2]
custom_outa2[3]
custom_outa2[4]
custom_outa2[5]
custom_outa2[6]
custom_outa2[7]
custom_outa2[8]
custom_outa2[9]
custom_outa2[10]
custom_outa2[11]
custom_outa2[12]
custom_outa2[13]
custom_outa2[14]
custom_outa2[15]
custom_outa2[16]
custom_outa2[17]
custom_outa2[18]
custom_outa2[19]
custom_outa2[20]
custom_outa2[21]
custom_outa2[22]
custom_outa2[23]
custom_outa2[24]
custom_outa2[25]
custom_outa2[26]
custom_outa2[27]
custom_outa2[28]
custom_outa2[29]
custom_outa2[30]
custom_outa2[31]
clkb2
resetb2
dpav_inb3[0]
dpav_inb3[1]
dpav_inb3[2]
dpav_inb3[3]
dpav_inb3[4]
dpav_inb3[5]
dpav_inb3[6]
dpav_inb3[7]
ppav_inb3
spav_inb3
dav_inb3
addr_outb3[0]
addr_outb3[1]
addr_outb3[2]
addr_outb3[3]
addr_outb3[4]
addr_outb3[5]
addr_outb3[6]
addr_outb3[7]
dpav_outb3[0]
dpav_outb3[1]
dpav_outb3[2]
dpav_outb3[3]
dpav_outb3[4]
dpav_outb3[5]
dpav_outb3[6]
dpav_outb3[7]
ppav_outb3
spav_outb3
dav_outb3
addr_inb3[0]
addr_inb3[1]
addr_inb3[2]
addr_inb3[3]
addr_inb3[4]
addr_inb3[5]
addr_inb3[6]
addr_inb3[7]
rd_outb3
wr_inb3
val_inb3
sx_inb3
data_inb3[0]
data_inb3[1]
data_inb3[2]
data_inb3[3]
data_inb3[4]
data_inb3[5]
data_inb3[6]
data_inb3[7]
data_inb3[8]
data_inb3[9]
data_inb3[10]
data_inb3[11]
data_inb3[12]
data_inb3[13]
data_inb3[14]
data_inb3[15]
data_inb3[16]
data_inb3[17]
data_inb3[18]
data_inb3[19]
data_inb3[20]
data_inb3[21]
data_inb3[22]
data_inb3[23]
data_inb3[24]
data_inb3[25]
data_inb3[26]
data_inb3[27]
data_inb3[28]
data_inb3[29]
data_inb3[30]
data_inb3[31]
data_inb3[32]
data_inb3[33]
data_inb3[34]
data_inb3[35]
data_inb3[36]
data_inb3[37]
data_inb3[38]
data_inb3[39]
data_inb3[40]
data_inb3[41]
data_inb3[42]
data_inb3[43]
data_inb3[44]
data_inb3[45]
data_inb3[46]
data_inb3[47]
data_inb3[48]
data_inb3[49]
data_inb3[50]
data_inb3[51]
data_inb3[52]
data_inb3[53]
data_inb3[54]
data_inb3[55]
data_inb3[56]
data_inb3[57]
data_inb3[58]
data_inb3[59]
data_inb3[60]
data_inb3[61]
data_inb3[62]
data_inb3[63]
sop_inb3
eop_inb3
err_inb3
prty_inb3
mod_inb3[0]
mod_inb3[1]
mod_inb3[2]
mod_inb3[3]
custom_inb3[0]
custom_inb3[1]
custom_inb3[2]
custom_inb3[3]
custom_inb3[4]
custom_inb3[5]
custom_inb3[6]
custom_inb3[7]
custom_inb3[8]
custom_inb3[9]
custom_inb3[10]
custom_inb3[11]
custom_inb3[12]
custom_inb3[13]
custom_inb3[14]
custom_inb3[15]
custom_inb3[16]
custom_inb3[17]
custom_inb3[18]
custom_inb3[19]
custom_inb3[20]
custom_inb3[21]
custom_inb3[22]
custom_inb3[23]
custom_inb3[24]
custom_inb3[25]
custom_inb3[26]
custom_inb3[27]
custom_inb3[28]
custom_inb3[29]
custom_inb3[30]
custom_inb3[31]
custom_outb3[0]
custom_outb3[1]
custom_outb3[2]
custom_outb3[3]
custom_outb3[4]
custom_outb3[5]
custom_outb3[6]
custom_outb3[7]
custom_outb3[8]
custom_outb3[9]
custom_outb3[10]
custom_outb3[11]
custom_outb3[12]
custom_outb3[13]
custom_outb3[14]
custom_outb3[15]
custom_outb3[16]
custom_outb3[17]
custom_outb3[18]
custom_outb3[19]
custom_outb3[20]
custom_outb3[21]
custom_outb3[22]
custom_outb3[23]
custom_outb3[24]
custom_outb3[25]
custom_outb3[26]
custom_outb3[27]
custom_outb3[28]
custom_outb3[29]
custom_outb3[30]
custom_outb3[31]
fov_outb3
custom_ina3[0]
custom_ina3[1]
custom_ina3[2]
custom_ina3[3]
custom_ina3[4]
custom_ina3[5]
custom_ina3[6]
custom_ina3[7]
custom_ina3[8]
custom_ina3[9]
custom_ina3[10]
custom_ina3[11]
custom_ina3[12]
custom_ina3[13]
custom_ina3[14]
custom_ina3[15]
custom_ina3[16]
custom_ina3[17]
custom_ina3[18]
custom_ina3[19]
custom_ina3[20]
custom_ina3[21]
custom_ina3[22]
custom_ina3[23]
custom_ina3[24]
custom_ina3[25]
custom_ina3[26]
custom_ina3[27]
custom_ina3[28]
custom_ina3[29]
custom_ina3[30]
custom_ina3[31]
custom_outa3[0]
custom_outa3[1]
custom_outa3[2]
custom_outa3[3]
custom_outa3[4]
custom_outa3[5]
custom_outa3[6]
custom_outa3[7]
custom_outa3[8]
custom_outa3[9]
custom_outa3[10]
custom_outa3[11]
custom_outa3[12]
custom_outa3[13]
custom_outa3[14]
custom_outa3[15]
custom_outa3[16]
custom_outa3[17]
custom_outa3[18]
custom_outa3[19]
custom_outa3[20]
custom_outa3[21]
custom_outa3[22]
custom_outa3[23]
custom_outa3[24]
custom_outa3[25]
custom_outa3[26]
custom_outa3[27]
custom_outa3[28]
custom_outa3[29]
custom_outa3[30]
custom_outa3[31]
clkb3
resetb3
dpav_inb4[0]
dpav_inb4[1]
dpav_inb4[2]
dpav_inb4[3]
dpav_inb4[4]
dpav_inb4[5]
dpav_inb4[6]
dpav_inb4[7]
ppav_inb4
spav_inb4
dav_inb4
addr_outb4[0]
addr_outb4[1]
addr_outb4[2]
addr_outb4[3]
addr_outb4[4]
addr_outb4[5]
addr_outb4[6]
addr_outb4[7]
dpav_outb4[0]
dpav_outb4[1]
dpav_outb4[2]
dpav_outb4[3]
dpav_outb4[4]
dpav_outb4[5]
dpav_outb4[6]
dpav_outb4[7]
ppav_outb4
spav_outb4
dav_outb4
addr_inb4[0]
addr_inb4[1]
addr_inb4[2]
addr_inb4[3]
addr_inb4[4]
addr_inb4[5]
addr_inb4[6]
addr_inb4[7]
rd_outb4
wr_inb4
val_inb4
sx_inb4
data_inb4[0]
data_inb4[1]
data_inb4[2]
data_inb4[3]
data_inb4[4]
data_inb4[5]
data_inb4[6]
data_inb4[7]
data_inb4[8]
data_inb4[9]
data_inb4[10]
data_inb4[11]
data_inb4[12]
data_inb4[13]
data_inb4[14]
data_inb4[15]
data_inb4[16]
data_inb4[17]
data_inb4[18]
data_inb4[19]
data_inb4[20]
data_inb4[21]
data_inb4[22]
data_inb4[23]
data_inb4[24]
data_inb4[25]
data_inb4[26]
data_inb4[27]
data_inb4[28]
data_inb4[29]
data_inb4[30]
data_inb4[31]
data_inb4[32]
data_inb4[33]
data_inb4[34]
data_inb4[35]
data_inb4[36]
data_inb4[37]
data_inb4[38]
data_inb4[39]
data_inb4[40]
data_inb4[41]
data_inb4[42]
data_inb4[43]
data_inb4[44]
data_inb4[45]
data_inb4[46]
data_inb4[47]
data_inb4[48]
data_inb4[49]
data_inb4[50]
data_inb4[51]
data_inb4[52]
data_inb4[53]
data_inb4[54]
data_inb4[55]
data_inb4[56]
data_inb4[57]
data_inb4[58]
data_inb4[59]
data_inb4[60]
data_inb4[61]
data_inb4[62]
data_inb4[63]
sop_inb4
eop_inb4
err_inb4
prty_inb4
mod_inb4[0]
mod_inb4[1]
mod_inb4[2]
mod_inb4[3]
custom_inb4[0]
custom_inb4[1]
custom_inb4[2]
custom_inb4[3]
custom_inb4[4]
custom_inb4[5]
custom_inb4[6]
custom_inb4[7]
custom_inb4[8]
custom_inb4[9]
custom_inb4[10]
custom_inb4[11]
custom_inb4[12]
custom_inb4[13]
custom_inb4[14]
custom_inb4[15]
custom_inb4[16]
custom_inb4[17]
custom_inb4[18]
custom_inb4[19]
custom_inb4[20]
custom_inb4[21]
custom_inb4[22]
custom_inb4[23]
custom_inb4[24]
custom_inb4[25]
custom_inb4[26]
custom_inb4[27]
custom_inb4[28]
custom_inb4[29]
custom_inb4[30]
custom_inb4[31]
custom_outb4[0]
custom_outb4[1]
custom_outb4[2]
custom_outb4[3]
custom_outb4[4]
custom_outb4[5]
custom_outb4[6]
custom_outb4[7]
custom_outb4[8]
custom_outb4[9]
custom_outb4[10]
custom_outb4[11]
custom_outb4[12]
custom_outb4[13]
custom_outb4[14]
custom_outb4[15]
custom_outb4[16]
custom_outb4[17]
custom_outb4[18]
custom_outb4[19]
custom_outb4[20]
custom_outb4[21]
custom_outb4[22]
custom_outb4[23]
custom_outb4[24]
custom_outb4[25]
custom_outb4[26]
custom_outb4[27]
custom_outb4[28]
custom_outb4[29]
custom_outb4[30]
custom_outb4[31]
fov_outb4
custom_ina4[0]
custom_ina4[1]
custom_ina4[2]
custom_ina4[3]
custom_ina4[4]
custom_ina4[5]
custom_ina4[6]
custom_ina4[7]
custom_ina4[8]
custom_ina4[9]
custom_ina4[10]
custom_ina4[11]
custom_ina4[12]
custom_ina4[13]
custom_ina4[14]
custom_ina4[15]
custom_ina4[16]
custom_ina4[17]
custom_ina4[18]
custom_ina4[19]
custom_ina4[20]
custom_ina4[21]
custom_ina4[22]
custom_ina4[23]
custom_ina4[24]
custom_ina4[25]
custom_ina4[26]
custom_ina4[27]
custom_ina4[28]
custom_ina4[29]
custom_ina4[30]
custom_ina4[31]
custom_outa4[0]
custom_outa4[1]
custom_outa4[2]
custom_outa4[3]
custom_outa4[4]
custom_outa4[5]
custom_outa4[6]
custom_outa4[7]
custom_outa4[8]
custom_outa4[9]
custom_outa4[10]
custom_outa4[11]
custom_outa4[12]
custom_outa4[13]
custom_outa4[14]
custom_outa4[15]
custom_outa4[16]
custom_outa4[17]
custom_outa4[18]
custom_outa4[19]
custom_outa4[20]
custom_outa4[21]
custom_outa4[22]
custom_outa4[23]
custom_outa4[24]
custom_outa4[25]
custom_outa4[26]
custom_outa4[27]
custom_outa4[28]
custom_outa4[29]
custom_outa4[30]
custom_outa4[31]
clkb4
resetb4
dpav_inb5[0]
dpav_inb5[1]
dpav_inb5[2]
dpav_inb5[3]
dpav_inb5[4]
dpav_inb5[5]
dpav_inb5[6]
dpav_inb5[7]
ppav_inb5
spav_inb5
dav_inb5
addr_outb5[0]
addr_outb5[1]
addr_outb5[2]
addr_outb5[3]
addr_outb5[4]
addr_outb5[5]
addr_outb5[6]
addr_outb5[7]
dpav_outb5[0]
dpav_outb5[1]
dpav_outb5[2]
dpav_outb5[3]
dpav_outb5[4]
dpav_outb5[5]
dpav_outb5[6]
dpav_outb5[7]
ppav_outb5
spav_outb5
dav_outb5
addr_inb5[0]
addr_inb5[1]
addr_inb5[2]
addr_inb5[3]
addr_inb5[4]
addr_inb5[5]
addr_inb5[6]
addr_inb5[7]
rd_outb5
wr_inb5
val_inb5
sx_inb5
data_inb5[0]
data_inb5[1]
data_inb5[2]
data_inb5[3]
data_inb5[4]
data_inb5[5]
data_inb5[6]
data_inb5[7]
data_inb5[8]
data_inb5[9]
data_inb5[10]
data_inb5[11]
data_inb5[12]
data_inb5[13]
data_inb5[14]
data_inb5[15]
data_inb5[16]
data_inb5[17]
data_inb5[18]
data_inb5[19]
data_inb5[20]
data_inb5[21]
data_inb5[22]
data_inb5[23]
data_inb5[24]
data_inb5[25]
data_inb5[26]
data_inb5[27]
data_inb5[28]
data_inb5[29]
data_inb5[30]
data_inb5[31]
data_inb5[32]
data_inb5[33]
data_inb5[34]
data_inb5[35]
data_inb5[36]
data_inb5[37]
data_inb5[38]
data_inb5[39]
data_inb5[40]
data_inb5[41]
data_inb5[42]
data_inb5[43]
data_inb5[44]
data_inb5[45]
data_inb5[46]
data_inb5[47]
data_inb5[48]
data_inb5[49]
data_inb5[50]
data_inb5[51]
data_inb5[52]
data_inb5[53]
data_inb5[54]
data_inb5[55]
data_inb5[56]
data_inb5[57]
data_inb5[58]
data_inb5[59]
data_inb5[60]
data_inb5[61]
data_inb5[62]
data_inb5[63]
sop_inb5
eop_inb5
err_inb5
prty_inb5
mod_inb5[0]
mod_inb5[1]
mod_inb5[2]
mod_inb5[3]
custom_inb5[0]
custom_inb5[1]
custom_inb5[2]
custom_inb5[3]
custom_inb5[4]
custom_inb5[5]
custom_inb5[6]
custom_inb5[7]
custom_inb5[8]
custom_inb5[9]
custom_inb5[10]
custom_inb5[11]
custom_inb5[12]
custom_inb5[13]
custom_inb5[14]
custom_inb5[15]
custom_inb5[16]
custom_inb5[17]
custom_inb5[18]
custom_inb5[19]
custom_inb5[20]
custom_inb5[21]
custom_inb5[22]
custom_inb5[23]
custom_inb5[24]
custom_inb5[25]
custom_inb5[26]
custom_inb5[27]
custom_inb5[28]
custom_inb5[29]
custom_inb5[30]
custom_inb5[31]
custom_outb5[0]
custom_outb5[1]
custom_outb5[2]
custom_outb5[3]
custom_outb5[4]
custom_outb5[5]
custom_outb5[6]
custom_outb5[7]
custom_outb5[8]
custom_outb5[9]
custom_outb5[10]
custom_outb5[11]
custom_outb5[12]
custom_outb5[13]
custom_outb5[14]
custom_outb5[15]
custom_outb5[16]
custom_outb5[17]
custom_outb5[18]
custom_outb5[19]
custom_outb5[20]
custom_outb5[21]
custom_outb5[22]
custom_outb5[23]
custom_outb5[24]
custom_outb5[25]
custom_outb5[26]
custom_outb5[27]
custom_outb5[28]
custom_outb5[29]
custom_outb5[30]
custom_outb5[31]
fov_outb5
custom_ina5[0]
custom_ina5[1]
custom_ina5[2]
custom_ina5[3]
custom_ina5[4]
custom_ina5[5]
custom_ina5[6]
custom_ina5[7]
custom_ina5[8]
custom_ina5[9]
custom_ina5[10]
custom_ina5[11]
custom_ina5[12]
custom_ina5[13]
custom_ina5[14]
custom_ina5[15]
custom_ina5[16]
custom_ina5[17]
custom_ina5[18]
custom_ina5[19]
custom_ina5[20]
custom_ina5[21]
custom_ina5[22]
custom_ina5[23]
custom_ina5[24]
custom_ina5[25]
custom_ina5[26]
custom_ina5[27]
custom_ina5[28]
custom_ina5[29]
custom_ina5[30]
custom_ina5[31]
custom_outa5[0]
custom_outa5[1]
custom_outa5[2]
custom_outa5[3]
custom_outa5[4]
custom_outa5[5]
custom_outa5[6]
custom_outa5[7]
custom_outa5[8]
custom_outa5[9]
custom_outa5[10]
custom_outa5[11]
custom_outa5[12]
custom_outa5[13]
custom_outa5[14]
custom_outa5[15]
custom_outa5[16]
custom_outa5[17]
custom_outa5[18]
custom_outa5[19]
custom_outa5[20]
custom_outa5[21]
custom_outa5[22]
custom_outa5[23]
custom_outa5[24]
custom_outa5[25]
custom_outa5[26]
custom_outa5[27]
custom_outa5[28]
custom_outa5[29]
custom_outa5[30]
custom_outa5[31]
clkb5
resetb5
dpav_inb6[0]
dpav_inb6[1]
dpav_inb6[2]
dpav_inb6[3]
dpav_inb6[4]
dpav_inb6[5]
dpav_inb6[6]
dpav_inb6[7]
ppav_inb6
spav_inb6
dav_inb6
addr_outb6[0]
addr_outb6[1]
addr_outb6[2]
addr_outb6[3]
addr_outb6[4]
addr_outb6[5]
addr_outb6[6]
addr_outb6[7]
dpav_outb6[0]
dpav_outb6[1]
dpav_outb6[2]
dpav_outb6[3]
dpav_outb6[4]
dpav_outb6[5]
dpav_outb6[6]
dpav_outb6[7]
ppav_outb6
spav_outb6
dav_outb6
addr_inb6[0]
addr_inb6[1]
addr_inb6[2]
addr_inb6[3]
addr_inb6[4]
addr_inb6[5]
addr_inb6[6]
addr_inb6[7]
rd_outb6
wr_inb6
val_inb6
sx_inb6
data_inb6[0]
data_inb6[1]
data_inb6[2]
data_inb6[3]
data_inb6[4]
data_inb6[5]
data_inb6[6]
data_inb6[7]
data_inb6[8]
data_inb6[9]
data_inb6[10]
data_inb6[11]
data_inb6[12]
data_inb6[13]
data_inb6[14]
data_inb6[15]
data_inb6[16]
data_inb6[17]
data_inb6[18]
data_inb6[19]
data_inb6[20]
data_inb6[21]
data_inb6[22]
data_inb6[23]
data_inb6[24]
data_inb6[25]
data_inb6[26]
data_inb6[27]
data_inb6[28]
data_inb6[29]
data_inb6[30]
data_inb6[31]
data_inb6[32]
data_inb6[33]
data_inb6[34]
data_inb6[35]
data_inb6[36]
data_inb6[37]
data_inb6[38]
data_inb6[39]
data_inb6[40]
data_inb6[41]
data_inb6[42]
data_inb6[43]
data_inb6[44]
data_inb6[45]
data_inb6[46]
data_inb6[47]
data_inb6[48]
data_inb6[49]
data_inb6[50]
data_inb6[51]
data_inb6[52]
data_inb6[53]
data_inb6[54]
data_inb6[55]
data_inb6[56]
data_inb6[57]
data_inb6[58]
data_inb6[59]
data_inb6[60]
data_inb6[61]
data_inb6[62]
data_inb6[63]
sop_inb6
eop_inb6
err_inb6
prty_inb6
mod_inb6[0]
mod_inb6[1]
mod_inb6[2]
mod_inb6[3]
custom_inb6[0]
custom_inb6[1]
custom_inb6[2]
custom_inb6[3]
custom_inb6[4]
custom_inb6[5]
custom_inb6[6]
custom_inb6[7]
custom_inb6[8]
custom_inb6[9]
custom_inb6[10]
custom_inb6[11]
custom_inb6[12]
custom_inb6[13]
custom_inb6[14]
custom_inb6[15]
custom_inb6[16]
custom_inb6[17]
custom_inb6[18]
custom_inb6[19]
custom_inb6[20]
custom_inb6[21]
custom_inb6[22]
custom_inb6[23]
custom_inb6[24]
custom_inb6[25]
custom_inb6[26]
custom_inb6[27]
custom_inb6[28]
custom_inb6[29]
custom_inb6[30]
custom_inb6[31]
custom_outb6[0]
custom_outb6[1]
custom_outb6[2]
custom_outb6[3]
custom_outb6[4]
custom_outb6[5]
custom_outb6[6]
custom_outb6[7]
custom_outb6[8]
custom_outb6[9]
custom_outb6[10]
custom_outb6[11]
custom_outb6[12]
custom_outb6[13]
custom_outb6[14]
custom_outb6[15]
custom_outb6[16]
custom_outb6[17]
custom_outb6[18]
custom_outb6[19]
custom_outb6[20]
custom_outb6[21]
custom_outb6[22]
custom_outb6[23]
custom_outb6[24]
custom_outb6[25]
custom_outb6[26]
custom_outb6[27]
custom_outb6[28]
custom_outb6[29]
custom_outb6[30]
custom_outb6[31]
fov_outb6
custom_ina6[0]
custom_ina6[1]
custom_ina6[2]
custom_ina6[3]
custom_ina6[4]
custom_ina6[5]
custom_ina6[6]
custom_ina6[7]
custom_ina6[8]
custom_ina6[9]
custom_ina6[10]
custom_ina6[11]
custom_ina6[12]
custom_ina6[13]
custom_ina6[14]
custom_ina6[15]
custom_ina6[16]
custom_ina6[17]
custom_ina6[18]
custom_ina6[19]
custom_ina6[20]
custom_ina6[21]
custom_ina6[22]
custom_ina6[23]
custom_ina6[24]
custom_ina6[25]
custom_ina6[26]
custom_ina6[27]
custom_ina6[28]
custom_ina6[29]
custom_ina6[30]
custom_ina6[31]
custom_outa6[0]
custom_outa6[1]
custom_outa6[2]
custom_outa6[3]
custom_outa6[4]
custom_outa6[5]
custom_outa6[6]
custom_outa6[7]
custom_outa6[8]
custom_outa6[9]
custom_outa6[10]
custom_outa6[11]
custom_outa6[12]
custom_outa6[13]
custom_outa6[14]
custom_outa6[15]
custom_outa6[16]
custom_outa6[17]
custom_outa6[18]
custom_outa6[19]
custom_outa6[20]
custom_outa6[21]
custom_outa6[22]
custom_outa6[23]
custom_outa6[24]
custom_outa6[25]
custom_outa6[26]
custom_outa6[27]
custom_outa6[28]
custom_outa6[29]
custom_outa6[30]
custom_outa6[31]
clkb6
resetb6
dpav_inb7[0]
dpav_inb7[1]
dpav_inb7[2]
dpav_inb7[3]
dpav_inb7[4]
dpav_inb7[5]
dpav_inb7[6]
dpav_inb7[7]
ppav_inb7
spav_inb7
dav_inb7
addr_outb7[0]
addr_outb7[1]
addr_outb7[2]
addr_outb7[3]
addr_outb7[4]
addr_outb7[5]
addr_outb7[6]
addr_outb7[7]
dpav_outb7[0]
dpav_outb7[1]
dpav_outb7[2]
dpav_outb7[3]
dpav_outb7[4]
dpav_outb7[5]
dpav_outb7[6]
dpav_outb7[7]
ppav_outb7
spav_outb7
dav_outb7
addr_inb7[0]
addr_inb7[1]
addr_inb7[2]
addr_inb7[3]
addr_inb7[4]
addr_inb7[5]
addr_inb7[6]
addr_inb7[7]
rd_outb7
wr_inb7
val_inb7
sx_inb7
data_inb7[0]
data_inb7[1]
data_inb7[2]
data_inb7[3]
data_inb7[4]
data_inb7[5]
data_inb7[6]
data_inb7[7]
data_inb7[8]
data_inb7[9]
data_inb7[10]
data_inb7[11]
data_inb7[12]
data_inb7[13]
data_inb7[14]
data_inb7[15]
data_inb7[16]
data_inb7[17]
data_inb7[18]
data_inb7[19]
data_inb7[20]
data_inb7[21]
data_inb7[22]
data_inb7[23]
data_inb7[24]
data_inb7[25]
data_inb7[26]
data_inb7[27]
data_inb7[28]
data_inb7[29]
data_inb7[30]
data_inb7[31]
data_inb7[32]
data_inb7[33]
data_inb7[34]
data_inb7[35]
data_inb7[36]
data_inb7[37]
data_inb7[38]
data_inb7[39]
data_inb7[40]
data_inb7[41]
data_inb7[42]
data_inb7[43]
data_inb7[44]
data_inb7[45]
data_inb7[46]
data_inb7[47]
data_inb7[48]
data_inb7[49]
data_inb7[50]
data_inb7[51]
data_inb7[52]
data_inb7[53]
data_inb7[54]
data_inb7[55]
data_inb7[56]
data_inb7[57]
data_inb7[58]
data_inb7[59]
data_inb7[60]
data_inb7[61]
data_inb7[62]
data_inb7[63]
sop_inb7
eop_inb7
err_inb7
prty_inb7
mod_inb7[0]
mod_inb7[1]
mod_inb7[2]
mod_inb7[3]
custom_inb7[0]
custom_inb7[1]
custom_inb7[2]
custom_inb7[3]
custom_inb7[4]
custom_inb7[5]
custom_inb7[6]
custom_inb7[7]
custom_inb7[8]
custom_inb7[9]
custom_inb7[10]
custom_inb7[11]
custom_inb7[12]
custom_inb7[13]
custom_inb7[14]
custom_inb7[15]
custom_inb7[16]
custom_inb7[17]
custom_inb7[18]
custom_inb7[19]
custom_inb7[20]
custom_inb7[21]
custom_inb7[22]
custom_inb7[23]
custom_inb7[24]
custom_inb7[25]
custom_inb7[26]
custom_inb7[27]
custom_inb7[28]
custom_inb7[29]
custom_inb7[30]
custom_inb7[31]
custom_outb7[0]
custom_outb7[1]
custom_outb7[2]
custom_outb7[3]
custom_outb7[4]
custom_outb7[5]
custom_outb7[6]
custom_outb7[7]
custom_outb7[8]
custom_outb7[9]
custom_outb7[10]
custom_outb7[11]
custom_outb7[12]
custom_outb7[13]
custom_outb7[14]
custom_outb7[15]
custom_outb7[16]
custom_outb7[17]
custom_outb7[18]
custom_outb7[19]
custom_outb7[20]
custom_outb7[21]
custom_outb7[22]
custom_outb7[23]
custom_outb7[24]
custom_outb7[25]
custom_outb7[26]
custom_outb7[27]
custom_outb7[28]
custom_outb7[29]
custom_outb7[30]
custom_outb7[31]
fov_outb7
custom_ina7[0]
custom_ina7[1]
custom_ina7[2]
custom_ina7[3]
custom_ina7[4]
custom_ina7[5]
custom_ina7[6]
custom_ina7[7]
custom_ina7[8]
custom_ina7[9]
custom_ina7[10]
custom_ina7[11]
custom_ina7[12]
custom_ina7[13]
custom_ina7[14]
custom_ina7[15]
custom_ina7[16]
custom_ina7[17]
custom_ina7[18]
custom_ina7[19]
custom_ina7[20]
custom_ina7[21]
custom_ina7[22]
custom_ina7[23]
custom_ina7[24]
custom_ina7[25]
custom_ina7[26]
custom_ina7[27]
custom_ina7[28]
custom_ina7[29]
custom_ina7[30]
custom_ina7[31]
custom_outa7[0]
custom_outa7[1]
custom_outa7[2]
custom_outa7[3]
custom_outa7[4]
custom_outa7[5]
custom_outa7[6]
custom_outa7[7]
custom_outa7[8]
custom_outa7[9]
custom_outa7[10]
custom_outa7[11]
custom_outa7[12]
custom_outa7[13]
custom_outa7[14]
custom_outa7[15]
custom_outa7[16]
custom_outa7[17]
custom_outa7[18]
custom_outa7[19]
custom_outa7[20]
custom_outa7[21]
custom_outa7[22]
custom_outa7[23]
custom_outa7[24]
custom_outa7[25]
custom_outa7[26]
custom_outa7[27]
custom_outa7[28]
custom_outa7[29]
custom_outa7[30]
custom_outa7[31]
clkb7
resetb7
dpav_inb8[0]
dpav_inb8[1]
dpav_inb8[2]
dpav_inb8[3]
dpav_inb8[4]
dpav_inb8[5]
dpav_inb8[6]
dpav_inb8[7]
ppav_inb8
spav_inb8
dav_inb8
addr_outb8[0]
addr_outb8[1]
addr_outb8[2]
addr_outb8[3]
addr_outb8[4]
addr_outb8[5]
addr_outb8[6]
addr_outb8[7]
dpav_outb8[0]
dpav_outb8[1]
dpav_outb8[2]
dpav_outb8[3]
dpav_outb8[4]
dpav_outb8[5]
dpav_outb8[6]
dpav_outb8[7]
ppav_outb8
spav_outb8
dav_outb8
addr_inb8[0]
addr_inb8[1]
addr_inb8[2]
addr_inb8[3]
addr_inb8[4]
addr_inb8[5]
addr_inb8[6]
addr_inb8[7]
rd_outb8
wr_inb8
val_inb8
sx_inb8
data_inb8[0]
data_inb8[1]
data_inb8[2]
data_inb8[3]
data_inb8[4]
data_inb8[5]
data_inb8[6]
data_inb8[7]
data_inb8[8]
data_inb8[9]
data_inb8[10]
data_inb8[11]
data_inb8[12]
data_inb8[13]
data_inb8[14]
data_inb8[15]
data_inb8[16]
data_inb8[17]
data_inb8[18]
data_inb8[19]
data_inb8[20]
data_inb8[21]
data_inb8[22]
data_inb8[23]
data_inb8[24]
data_inb8[25]
data_inb8[26]
data_inb8[27]
data_inb8[28]
data_inb8[29]
data_inb8[30]
data_inb8[31]
data_inb8[32]
data_inb8[33]
data_inb8[34]
data_inb8[35]
data_inb8[36]
data_inb8[37]
data_inb8[38]
data_inb8[39]
data_inb8[40]
data_inb8[41]
data_inb8[42]
data_inb8[43]
data_inb8[44]
data_inb8[45]
data_inb8[46]
data_inb8[47]
data_inb8[48]
data_inb8[49]
data_inb8[50]
data_inb8[51]
data_inb8[52]
data_inb8[53]
data_inb8[54]
data_inb8[55]
data_inb8[56]
data_inb8[57]
data_inb8[58]
data_inb8[59]
data_inb8[60]
data_inb8[61]
data_inb8[62]
data_inb8[63]
sop_inb8
eop_inb8
err_inb8
prty_inb8
mod_inb8[0]
mod_inb8[1]
mod_inb8[2]
mod_inb8[3]
custom_inb8[0]
custom_inb8[1]
custom_inb8[2]
custom_inb8[3]
custom_inb8[4]
custom_inb8[5]
custom_inb8[6]
custom_inb8[7]
custom_inb8[8]
custom_inb8[9]
custom_inb8[10]
custom_inb8[11]
custom_inb8[12]
custom_inb8[13]
custom_inb8[14]
custom_inb8[15]
custom_inb8[16]
custom_inb8[17]
custom_inb8[18]
custom_inb8[19]
custom_inb8[20]
custom_inb8[21]
custom_inb8[22]
custom_inb8[23]
custom_inb8[24]
custom_inb8[25]
custom_inb8[26]
custom_inb8[27]
custom_inb8[28]
custom_inb8[29]
custom_inb8[30]
custom_inb8[31]
custom_outb8[0]
custom_outb8[1]
custom_outb8[2]
custom_outb8[3]
custom_outb8[4]
custom_outb8[5]
custom_outb8[6]
custom_outb8[7]
custom_outb8[8]
custom_outb8[9]
custom_outb8[10]
custom_outb8[11]
custom_outb8[12]
custom_outb8[13]
custom_outb8[14]
custom_outb8[15]
custom_outb8[16]
custom_outb8[17]
custom_outb8[18]
custom_outb8[19]
custom_outb8[20]
custom_outb8[21]
custom_outb8[22]
custom_outb8[23]
custom_outb8[24]
custom_outb8[25]
custom_outb8[26]
custom_outb8[27]
custom_outb8[28]
custom_outb8[29]
custom_outb8[30]
custom_outb8[31]
fov_outb8
custom_ina8[0]
custom_ina8[1]
custom_ina8[2]
custom_ina8[3]
custom_ina8[4]
custom_ina8[5]
custom_ina8[6]
custom_ina8[7]
custom_ina8[8]
custom_ina8[9]
custom_ina8[10]
custom_ina8[11]
custom_ina8[12]
custom_ina8[13]
custom_ina8[14]
custom_ina8[15]
custom_ina8[16]
custom_ina8[17]
custom_ina8[18]
custom_ina8[19]
custom_ina8[20]
custom_ina8[21]
custom_ina8[22]
custom_ina8[23]
custom_ina8[24]
custom_ina8[25]
custom_ina8[26]
custom_ina8[27]
custom_ina8[28]
custom_ina8[29]
custom_ina8[30]
custom_ina8[31]
custom_outa8[0]
custom_outa8[1]
custom_outa8[2]
custom_outa8[3]
custom_outa8[4]
custom_outa8[5]
custom_outa8[6]
custom_outa8[7]
custom_outa8[8]
custom_outa8[9]
custom_outa8[10]
custom_outa8[11]
custom_outa8[12]
custom_outa8[13]
custom_outa8[14]
custom_outa8[15]
custom_outa8[16]
custom_outa8[17]
custom_outa8[18]
custom_outa8[19]
custom_outa8[20]
custom_outa8[21]
custom_outa8[22]
custom_outa8[23]
custom_outa8[24]
custom_outa8[25]
custom_outa8[26]
custom_outa8[27]
custom_outa8[28]
custom_outa8[29]
custom_outa8[30]
custom_outa8[31]
clkb8
resetb8
----
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx
NONIMPORT
pIO.MASTER_FULL_THRESH[0]
pIO.MASTER_FULL_THRESH[1]
pIO.MASTER_FULL_THRESH[2]
pIO.MASTER_FULL_THRESH[3]
pIO.MASTER_FULL_THRESH[4]
pIO.MASTER_FULL_THRESH[5]
pIO.MASTER_FULL_THRESH[6]
pIO.MASTER_FULL_THRESH[7]
pIO.MASTER_FULL_THRESH[8]
pIO.MASTER_FULL_THRESH[9]
pIO.MASTER_FULL_THRESH[10]
pIO.MASTER_FULL_THRESH[11]
pIO.MASTER_FULL_THRESH[12]
pIO.MASTER_FULL_THRESH[13]
pIO.MASTER_FULL_THRESH[14]
pIO.MASTER_FULL_THRESH[15]
pIO.EMPTY_OFF_THRESH[0]
pIO.EMPTY_OFF_THRESH[1]
pIO.EMPTY_OFF_THRESH[2]
pIO.EMPTY_OFF_THRESH[3]
pIO.EMPTY_OFF_THRESH[4]
pIO.EMPTY_OFF_THRESH[5]
pIO.EMPTY_OFF_THRESH[6]
pIO.EMPTY_OFF_THRESH[7]
pIO.EMPTY_OFF_THRESH[8]
pIO.EMPTY_OFF_THRESH[9]
pIO.EMPTY_OFF_THRESH[10]
pIO.EMPTY_OFF_THRESH[11]
pIO.EMPTY_OFF_THRESH[12]
pIO.EMPTY_OFF_THRESH[13]
pIO.EMPTY_OFF_THRESH[14]
pIO.EMPTY_OFF_THRESH[15]
pIO.EMPTY_ON_THRESH[0]
pIO.EMPTY_ON_THRESH[1]
pIO.EMPTY_ON_THRESH[2]
pIO.EMPTY_ON_THRESH[3]
pIO.EMPTY_ON_THRESH[4]
pIO.EMPTY_ON_THRESH[5]
pIO.EMPTY_ON_THRESH[6]
pIO.EMPTY_ON_THRESH[7]
pIO.EMPTY_ON_THRESH[8]
pIO.EMPTY_ON_THRESH[9]
pIO.EMPTY_ON_THRESH[10]
pIO.EMPTY_ON_THRESH[11]
pIO.EMPTY_ON_THRESH[12]
pIO.EMPTY_ON_THRESH[13]
pIO.EMPTY_ON_THRESH[14]
pIO.EMPTY_ON_THRESH[15]
pIO.FULL_OFF_THRESH[0]
pIO.FULL_OFF_THRESH[1]
pIO.FULL_OFF_THRESH[2]
pIO.FULL_OFF_THRESH[3]
pIO.FULL_OFF_THRESH[4]
pIO.FULL_OFF_THRESH[5]
pIO.FULL_OFF_THRESH[6]
pIO.FULL_OFF_THRESH[7]
pIO.FULL_OFF_THRESH[8]
pIO.FULL_OFF_THRESH[9]
pIO.FULL_OFF_THRESH[10]
pIO.FULL_OFF_THRESH[11]
pIO.FULL_OFF_THRESH[12]
pIO.FULL_OFF_THRESH[13]
pIO.FULL_OFF_THRESH[14]
pIO.FULL_OFF_THRESH[15]
pIO.FULL_ON_THRESH[0]
pIO.FULL_ON_THRESH[1]
pIO.FULL_ON_THRESH[2]
pIO.FULL_ON_THRESH[3]
pIO.FULL_ON_THRESH[4]
pIO.FULL_ON_THRESH[5]
pIO.FULL_ON_THRESH[6]
pIO.FULL_ON_THRESH[7]
pIO.FULL_ON_THRESH[8]
pIO.FULL_ON_THRESH[9]
pIO.FULL_ON_THRESH[10]
pIO.FULL_ON_THRESH[11]
pIO.FULL_ON_THRESH[12]
pIO.FULL_ON_THRESH[13]
pIO.FULL_ON_THRESH[14]
pIO.FULL_ON_THRESH[15]
pIO.REMOTE_BURST[0]
pIO.REMOTE_BURST[1]
pIO.REMOTE_BURST[2]
pIO.REMOTE_BURST[3]
pIO.REMOTE_BURST[4]
pIO.REMOTE_BURST[5]
pIO.REMOTE_BURST[6]
pIO.REMOTE_BURST[7]
pIO.REMOTE_BURST[8]
pIO.REMOTE_BURST[9]
pIO.REMOTE_BURST[10]
pIO.REMOTE_BURST[11]
pIO.REMOTE_BURST[12]
pIO.REMOTE_BURST[13]
pIO.REMOTE_BURST[14]
pIO.REMOTE_BURST[15]
pIO.FIFO_BURST[0]
pIO.FIFO_BURST[1]
pIO.FIFO_BURST[2]
pIO.FIFO_BURST[3]
pIO.FIFO_BURST[4]
pIO.FIFO_BURST[5]
pIO.FIFO_BURST[6]
pIO.FIFO_BURST[7]
pIO.FIFO_BURST[8]
pIO.FIFO_BURST[9]
pIO.FIFO_BURST[10]
pIO.FIFO_BURST[11]
pIO.FIFO_BURST[12]
pIO.FIFO_BURST[13]
pIO.FIFO_BURST[14]
pIO.FIFO_BURST[15]
dpav_in[0]
ppav_in
spav_in
addr_out[0]
wr_out
sx_out
data_out[0]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[20]
data_out[21]
data_out[22]
data_out[23]
data_out[24]
data_out[25]
data_out[26]
data_out[27]
data_out[28]
data_out[29]
data_out[30]
data_out[31]
sop_out
eop_out
err_out
prty_out
mod_out[0]
mod_out[1]
ddav_in[0]
rd_out
val_in
data_in[0]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[15]
data_in[16]
data_in[17]
data_in[18]
data_in[19]
data_in[20]
data_in[21]
data_in[22]
data_in[23]
data_in[24]
data_in[25]
data_in[26]
data_in[27]
data_in[28]
data_in[29]
data_in[30]
data_in[31]
sop_in
eop_in
err_in
prty_in
mod_in[0]
mod_in[1]
mux_addr[0]
addr_chan[0][0]
addr_chan[0][1]
addr_chan[0][2]
addr_chan[0][3]
addr_chan[0][4]
addr_chan[0][5]
addr_chan[0][6]
addr_chan[0][7]
custom_in[0]
custom_in[1]
custom_in[2]
custom_in[3]
custom_in[4]
custom_in[5]
custom_in[6]
custom_in[7]
custom_in[8]
custom_in[9]
custom_in[10]
custom_in[11]
custom_in[12]
custom_in[13]
custom_in[14]
custom_in[15]
custom_in[16]
custom_in[17]
custom_in[18]
custom_in[19]
custom_in[20]
custom_in[21]
custom_in[22]
custom_in[23]
custom_in[24]
custom_in[25]
custom_in[26]
custom_in[27]
custom_in[28]
custom_in[29]
custom_in[30]
custom_in[31]
custom_out[0]
custom_out[1]
custom_out[2]
custom_out[3]
custom_out[4]
custom_out[5]
custom_out[6]
custom_out[7]
custom_out[8]
custom_out[9]
custom_out[10]
custom_out[11]
custom_out[12]
custom_out[13]
custom_out[14]
custom_out[15]
custom_out[16]
custom_out[17]
custom_out[18]
custom_out[19]
custom_out[20]
custom_out[21]
custom_out[22]
custom_out[23]
custom_out[24]
custom_out[25]
custom_out[26]
custom_out[27]
custom_out[28]
custom_out[29]
custom_out[30]
custom_out[31]
clk
reset
----
-- End Partition --
-- Start Library Paths --
src|
ip|spi3_tx|
ip|spi3_rx|
ip|fft|
ip|fft-v2.2.1|lib|
ip|dc_fifo|
src|
ip|spi3_tx|
ip|spi3_rx|
ip|fft-v2.2.1|lib|
ip|fft|
ip|dc_fifo|
..|..|..|..|..|..|opt|altera80|ip|posphy_l2_l3|lib|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
LAB_DESIGN
# storage
db|lab_design_tq.(0).cnf
db|lab_design_tq.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|lab_design.v
ddc0643ea11f9f4f2137a79aaf3bd5d
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
spi3_rx
# storage
db|lab_design_tq.(1).cnf
db|lab_design_tq.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
ip|spi3_rx|spi3_rx.v
bd95542b5568e36f51b26296818764fe
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
spi3_rx:iSPI3_RX
}
# macro_sequence

# end
# entity
auk_pac_mrx_mw
# storage
db|lab_design_tq.(2).cnf
db|lab_design_tq.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_mrx_mw.vhd
c7b8c5a3bf844427be9a8b28a3c96b48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gdata_width0
32
PARAMETER_SIGNED_DEC
USR
gdpav_width_in0
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in0
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out0
1
PARAMETER_SIGNED_DEC
USR
gaddr_width_out0
1
PARAMETER_SIGNED_DEC
USR
gmod_width0
2
PARAMETER_SIGNED_DEC
USR
gdata_width1
32
PARAMETER_SIGNED_DEC
USR
gdpav_width_in1
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in1
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out1
1
PARAMETER_SIGNED_DEC
USR
gaddr_width_out1
1
PARAMETER_SIGNED_DEC
USR
gmod_width1
2
PARAMETER_SIGNED_DEC
USR
gdata_width2
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in2
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in2
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out2
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out2
8
PARAMETER_SIGNED_DEC
USR
gmod_width2
4
PARAMETER_SIGNED_DEC
USR
gdata_width3
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in3
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in3
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out3
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out3
8
PARAMETER_SIGNED_DEC
USR
gmod_width3
4
PARAMETER_SIGNED_DEC
USR
gdata_width4
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in4
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in4
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out4
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out4
8
PARAMETER_SIGNED_DEC
USR
gmod_width4
4
PARAMETER_SIGNED_DEC
USR
gdata_width5
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in5
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in5
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out5
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out5
8
PARAMETER_SIGNED_DEC
USR
gmod_width5
4
PARAMETER_SIGNED_DEC
USR
gdata_width6
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in6
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in6
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out6
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out6
8
PARAMETER_SIGNED_DEC
USR
gmod_width6
4
PARAMETER_SIGNED_DEC
USR
gdata_width7
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in7
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in7
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out7
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out7
8
PARAMETER_SIGNED_DEC
USR
gmod_width7
4
PARAMETER_SIGNED_DEC
USR
gdata_width8
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in8
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in8
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out8
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out8
8
PARAMETER_SIGNED_DEC
USR
gmod_width8
4
PARAMETER_SIGNED_DEC
USR
gio_usesignals
0
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_a
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_b
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_fifo
1
PARAMETER_SIGNED_DEC
USR
gdevice
7
PARAMETER_SIGNED_DEC
USR
gio_bus_mode
1 2
PARAMETER_STRING
USR
gio_bus_level
2 2
PARAMETER_STRING
USR
gio_bus_type
0 1
PARAMETER_STRING
USR
gio_bus_direction
1 0
PARAMETER_STRING
USR
gio_reset
0 0
PARAMETER_STRING
USR
gio_address_channels
1 1
PARAMETER_STRING
USR
gio_address_range
0 1
PARAMETER_STRING
USR
gio_address_width
0 0
PARAMETER_STRING
USR
gio_address_style
0 0
PARAMETER_STRING
USR
gio_base_address
0 0
PARAMETER_STRING
USR
gio_address_mask
0 0
PARAMETER_STRING
USR
gio_transfer_mode
0 0
PARAMETER_STRING
USR
gio_dpav_range
1 0
PARAMETER_STRING
USR
gio_spav_present
0 0
PARAMETER_STRING
USR
gio_ppav_present
0 0
PARAMETER_STRING
USR
gio_ddav_range
1 1
PARAMETER_STRING
USR
gio_sx_present
0 0
PARAMETER_STRING
USR
gio_val_present
1 1
PARAMETER_STRING
USR
gio_sop_present
1 1
PARAMETER_STRING
DEF
gio_eop_present
1 1
PARAMETER_STRING
USR
gio_err_present
1 1
PARAMETER_STRING
DEF
gio_prty_present
0 0
PARAMETER_STRING
USR
gio_mod_present
1 1
PARAMETER_STRING
USR
gio_data_width
32 32
PARAMETER_STRING
USR
gfifo_addr_range
0 0
PARAMETER_STRING
USR
gio_prty_error_mode
1 1
PARAMETER_STRING
USR
gio_prty_mode
0 0
PARAMETER_STRING
USR
gio_fifo_burst
8 8
PARAMETER_STRING
USR
gio_remote_burst
8 8
PARAMETER_STRING
USR
gio_full_on_thresh
0 16
PARAMETER_STRING
USR
gio_full_off_thresh
0 16
PARAMETER_STRING
USR
gio_empty_on_thresh
0 8
PARAMETER_STRING
USR
gio_empty_off_thresh
0 14
PARAMETER_STRING
USR
gio_mux_present
1 0
PARAMETER_STRING
USR
gio_conva_present
0 1
PARAMETER_STRING
USR
gio_convb_present
0 0
PARAMETER_STRING
USR
gio_master_empty_thresh
0 0
PARAMETER_STRING
USR
gio_master_full_thresh
0 7
PARAMETER_STRING
USR
gio_master_rd_dav_present
1 1
PARAMETER_STRING
USR
gio_master_val_in_present
1 1
PARAMETER_STRING
USR
gio_master_halt_on_val
1 1
PARAMETER_STRING
USR
gio_data_out_zero
0 0
PARAMETER_STRING
USR
gio_dumb_mode
0 0
PARAMETER_STRING
USR
gio_speculative_read
1 1
PARAMETER_STRING
USR
gio_custom_mode
0 0
PARAMETER_STRING
USR
gio_cell_length
0 0
PARAMETER_STRING
DEF
gio_hec_type
0 0
PARAMETER_STRING
DEF
gio_cells_to_packets
0 0
PARAMETER_STRING
DEF
gio_packets_to_cells
0 0
PARAMETER_STRING
DEF
gpoll_mode
0 0
PARAMETER_STRING
DEF
gpoll_priority_range
0 0
PARAMETER_STRING
DEF
gpoll_address_translation
0 0
PARAMETER_STRING
DEF
gportsel_mode
0 0
PARAMETER_STRING
DEF
gportsel_priority_range
0 0
PARAMETER_STRING
DEF
gportsel_portspercycle_width
2 2
PARAMETER_STRING
DEF
gfifo_sync
0 0
PARAMETER_STRING
USR
gfifo_present
0 1
PARAMETER_STRING
USR
gfifo_depth
0 128
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_components.vhd
c9fb397cc5c096feef7d45532eb15e0
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_mrx
# storage
db|lab_design_tq.(3).cnf
db|lab_design_tq.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_mrx.vhd
ec879bd511432976b28862dab4749917
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gio_number_of_interface_a
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_b
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_fifo
1
PARAMETER_SIGNED_DEC
USR
gdevice
7
PARAMETER_SIGNED_DEC
USR
gio_bus_mode
A(D"1",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gio_bus_level
A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gio_bus_type
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_bus_direction
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_reset
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_channels
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_address_range
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_address_width
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_style
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_base_address
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_mask
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_transfer_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_dpav_range
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_spav_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_ppav_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_ddav_range
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_sx_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_val_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_sop_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_eop_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_err_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_prty_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_mod_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_data_width
A(D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32")
PARAMETER_ARRAY
USR
gfifo_addr_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gfifo_sync
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_prty_error_mode
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_prty_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_mux_present
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_conva_present
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_convb_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_master_empty_thresh
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_master_rd_dav_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_master_val_in_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_master_halt_on_val
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_data_out_zero
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_dumb_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_speculative_read
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_custom_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_cell_length
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_hec_type
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_cells_to_packets
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_packets_to_cells
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_priority_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_address_translation
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_priority_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_portspercycle_width
A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gfifo_present
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gfifo_depth
A(D"0",D"128",D"128",D"128",D"128",D"128",D"128",D"128",D"128")
PARAMETER_ARRAY
USR
 constraint(gio_bus_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_level)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_type)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_direction)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_reset)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_channels)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_style)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_base_address)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_mask)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_transfer_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_dpav_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_spav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_ppav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_ddav_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_sx_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_val_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_sop_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_eop_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_err_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_mod_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_data_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_addr_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_sync)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_error_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_mux_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_conva_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_convb_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_empty_thresh)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_rd_dav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_val_in_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_halt_on_val)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_data_out_zero)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_dumb_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_speculative_read)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_custom_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_cell_length)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_hec_type)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_cells_to_packets)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_packets_to_cells)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_priority_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_address_translation)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_priority_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_portspercycle_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_depth)
0 to 8
PARAMETER_STRING
USR
 constraint(pio_b)
1 to 8
PARAMETER_STRING
USR
 constraint(dpav_ina)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_outa)
0 downto 0
PARAMETER_STRING
USR
 constraint(dpav_outa)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_ina)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_ina)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_ina)
1 downto 0
PARAMETER_STRING
USR
 constraint(custom_ina)
0 to 1
PARAMETER_STRING
USR
 constraint(custom_outa)
0 to 1
PARAMETER_STRING
USR
 constraint(dpav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(ppav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(spav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(dav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(addr_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(dpav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(ppav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(spav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(dav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(addr_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(wr_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(rd_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(val_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(sx_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(data_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(sop_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(eop_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(err_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(prty_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(mod_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(custom_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(custom_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(clkb)
1 to 1
PARAMETER_STRING
USR
 constraint(resetb)
1 to 1
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_components.vhd
c9fb397cc5c096feef7d45532eb15e0
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_p3mrx
# storage
db|lab_design_tq.(4).cnf
db|lab_design_tq.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_p3mrx.vhd
7568a01a9ad316f43c9397d5e5a6463
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gio_bus_mode
1
PARAMETER_SIGNED_DEC
USR
gio_bus_level
2
PARAMETER_SIGNED_DEC
USR
gio_bus_type
0
PARAMETER_SIGNED_DEC
USR
gio_bus_direction
1
PARAMETER_SIGNED_DEC
USR
gio_address_channels
1
PARAMETER_SIGNED_DEC
USR
gio_address_range
0
PARAMETER_SIGNED_DEC
USR
gio_address_width
0
PARAMETER_SIGNED_DEC
USR
gio_address_style
0
PARAMETER_SIGNED_DEC
USR
gio_base_address
0
PARAMETER_SIGNED_DEC
USR
gio_address_mask
0
PARAMETER_SIGNED_DEC
USR
gio_transfer_mode
0
PARAMETER_SIGNED_DEC
USR
gio_dpav_range
1
PARAMETER_SIGNED_DEC
USR
gio_ppav_present
0
PARAMETER_SIGNED_DEC
USR
gio_spav_present
0
PARAMETER_SIGNED_DEC
USR
gio_ddav_range
1
PARAMETER_SIGNED_DEC
USR
gio_sx_present
0
PARAMETER_SIGNED_DEC
USR
gio_val_present
1
PARAMETER_SIGNED_DEC
USR
gio_data_width
32
PARAMETER_SIGNED_DEC
USR
gio_sop_present
1
PARAMETER_SIGNED_DEC
USR
gio_eop_present
1
PARAMETER_SIGNED_DEC
USR
gio_err_present
1
PARAMETER_SIGNED_DEC
USR
gio_prty_present
0
PARAMETER_SIGNED_DEC
USR
gio_prty_mode
0
PARAMETER_SIGNED_DEC
USR
gio_mod_present
1
PARAMETER_SIGNED_DEC
USR
gio_mod_activelow
0
PARAMETER_SIGNED_DEC
USR
gio_fifoaddr_range
0
PARAMETER_SIGNED_DEC
USR
gio_cell_length
0
PARAMETER_SIGNED_DEC
USR
gio_speculative_read
1
PARAMETER_SIGNED_DEC
USR
gio_custom_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_priority_range
0
PARAMETER_SIGNED_DEC
USR
gpoll_address_translation
0
PARAMETER_SIGNED_DEC
USR
gportsel_mode
0
PARAMETER_SIGNED_DEC
USR
gportsel_priority_range
0
PARAMETER_SIGNED_DEC
USR
gportsel_portspercycle_width
2
PARAMETER_SIGNED_DEC
USR
 constraint(dpav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(mux_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_chan)
0 downto 0
PARAMETER_STRING
USR
 constraint(custom_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_p3mrx:\IOA_P3MRX:p3mrx
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_muxwr
# storage
db|lab_design_tq.(5).cnf
db|lab_design_tq.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_muxwr.vhd
ea999ea0a03d36a471841b55a9e3e8
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmux_type
1
PARAMETER_SIGNED_DEC
USR
gmux_data_width
32
PARAMETER_SIGNED_DEC
USR
gmux_address_width
0
PARAMETER_SIGNED_DEC
USR
gmux_address_range
1
PARAMETER_SIGNED_DEC
USR
gmux_fifoaddr_width
0
PARAMETER_SIGNED_DEC
USR
gmux_sop_present
1
PARAMETER_SIGNED_DEC
USR
gmux_eop_present
1
PARAMETER_SIGNED_DEC
USR
gmux_err_present
1
PARAMETER_SIGNED_DEC
USR
gmux_prty_present
0
PARAMETER_SIGNED_DEC
USR
gmux_mod_present
1
PARAMETER_SIGNED_DEC
USR
gmux_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(wr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(mux_addr)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_muxwr:\MUXA_WR:muxwr
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_convwr
# storage
db|lab_design_tq.(6).cnf
db|lab_design_tq.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_convwr.vhd
fc2e12f8f87bf4d2e3fa6f8d245f9a81
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gconv_bus_mode
1
PARAMETER_SIGNED_DEC
USR
gconv_bus_level
2
PARAMETER_SIGNED_DEC
USR
gconv_data_in_width
32
PARAMETER_SIGNED_DEC
USR
gconv_data_out_width
32
PARAMETER_SIGNED_DEC
USR
gconv_address_width
0
PARAMETER_SIGNED_DEC
USR
gconv_cell_length_in
0
PARAMETER_SIGNED_DEC
USR
gconv_cell_length_out
0
PARAMETER_SIGNED_DEC
USR
gconv_hec_type
0
PARAMETER_SIGNED_DEC
USR
gconv_sop_present
1
PARAMETER_SIGNED_DEC
USR
gconv_sop_detect
0
PARAMETER_SIGNED_DEC
USR
gconv_sop_generate
0
PARAMETER_SIGNED_DEC
USR
gconv_eop_present
1
PARAMETER_SIGNED_DEC
USR
gconv_eop_generate
0
PARAMETER_SIGNED_DEC
USR
gconv_err_present
1
PARAMETER_SIGNED_DEC
USR
gconv_prty_in_present
0
PARAMETER_SIGNED_DEC
USR
gconv_prty_out_present
0
PARAMETER_SIGNED_DEC
USR
gconv_prty_mode
0
PARAMETER_SIGNED_DEC
USR
gconv_mod_in_present
1
PARAMETER_SIGNED_DEC
USR
gconv_mod_out_present
1
PARAMETER_SIGNED_DEC
USR
gconv_cells_to_packets
0
PARAMETER_SIGNED_DEC
USR
gconv_packets_to_cells
0
PARAMETER_SIGNED_DEC
USR
gconv_pipeline
0
PARAMETER_SIGNED_DEC
USR
gconv_data_out_zero
0
PARAMETER_SIGNED_DEC
USR
gconv_dumb_mode
0
PARAMETER_SIGNED_DEC
USR
gconv_custom_mode
0
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(custom_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_convwr:\CONVA:1:CONVA_WR:convwr
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_fifo
# storage
db|lab_design_tq.(7).cnf
db|lab_design_tq.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_fifo.vhd
53932a25899ed451252a304c8ba5ff
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gdevice
7
PARAMETER_SIGNED_DEC
USR
gfifo_bus_mode
2
PARAMETER_SIGNED_DEC
USR
gfifo_bus_level
2
PARAMETER_SIGNED_DEC
USR
gfifo_data_width
32
PARAMETER_SIGNED_DEC
USR
gfifo_cell_length
0
PARAMETER_SIGNED_DEC
USR
gfifo_sop_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_eop_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_err_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_prty_present
0
PARAMETER_SIGNED_DEC
USR
gfifo_mod_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_val_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_depth
128
PARAMETER_SIGNED_DEC
USR
gfifo_eop_detect
1
PARAMETER_SIGNED_DEC
USR
gfifo_output_registered
0
PARAMETER_SIGNED_DEC
USR
gfifo_address_width
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_mode
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_in_width
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_out_width
1
PARAMETER_SIGNED_DEC
USR
 constraint(custom_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(addr_in)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|lab_design_tq.(8).cnf
db|lab_design_tq.(8).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|altsyncram.tdf
9a16746d1bf063b66fd125dd6a53b6d
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
37
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
128
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
37
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
7
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
128
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
4736
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vpk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
clocken0
-1
2
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
d:|altera|80|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|80|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|80|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|80|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|80|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|80|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_vpk1
# storage
db|lab_design_tq.(9).cnf
db|lab_design_tq.(9).cnf
# case_insensitive
# source_file
db|altsyncram_vpk1.tdf
53609b4db8ea696e576642a343b35ff
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
spi3_rx:iSPI3_RX|auk_pac_mrx_mw:auk_pac_mrx_mw_inst|auk_pac_mrx:mrx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_fifo:\FIFO:1:FIFO_FIFO:fifo|altsyncram:\LPMINST:g4:altsyncram_component|altsyncram_vpk1:auto_generated
}
# macro_sequence

# end
# entity
PACKET_CHECK
# storage
db|lab_design_tq.(10).cnf
db|lab_design_tq.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|packet_check.v
f5ec36d73a61708bcfee15498e1789e8
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
PACKET_CHECK:iPACKET_CHECK
}
# macro_sequence

# end
# entity
fft
# storage
db|lab_design_tq.(11).cnf
db|lab_design_tq.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
ip|fft|fft.v
8db7b9ebdb813c99c984cf6cfa7eee5
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
fft:iFFT
}
# macro_sequence

# end
# entity
asj_fft_si_sose_so_b
# storage
db|lab_design_tq.(12).cnf
db|lab_design_tq.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_si_sose_so_b.vhd
67545ecce6dd90969861a9c635235fb2
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
bfp
1
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
twr
16
PARAMETER_SIGNED_DEC
USR
fpr
4
PARAMETER_SIGNED_DEC
USR
mram
0
PARAMETER_SIGNED_DEC
USR
m512
0
PARAMETER_SIGNED_DEC
USR
bpr
16
PARAMETER_SIGNED_DEC
USR
bpb
4
PARAMETER_SIGNED_DEC
USR
mult_type
0
PARAMETER_SIGNED_DEC
USR
mult_imp
0
PARAMETER_SIGNED_DEC
USR
rfs1
fft_1n1024sin.hex
PARAMETER_STRING
USR
rfs2
fft_2n1024sin.hex
PARAMETER_STRING
USR
rfs3
fft_3n1024sin.hex
PARAMETER_STRING
USR
rfc1
fft_1n1024cos.hex
PARAMETER_STRING
USR
rfc2
fft_2n1024cos.hex
PARAMETER_STRING
USR
rfc3
fft_3n1024cos.hex
PARAMETER_STRING
USR
srr
AUTO_SHIFT_REGISTER_RECOGNITION=OFF
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_m_k_counter
# storage
db|lab_design_tq.(13).cnf
db|lab_design_tq.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_m_k_counter.vhd
f9c3ebafe08b84402af9673da2f2787
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
n_passes
5
PARAMETER_SIGNED_DEC
USR
log2_n_passes
3
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
cont
0
PARAMETER_SIGNED_DEC
USR
 constraint(p_count)
2 downto 0
PARAMETER_STRING
USR
 constraint(k_count)
9 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit_rst
# storage
db|lab_design_tq.(14).cnf
db|lab_design_tq.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit_rst.vhd
6c454316a8ea09ac059e36af2c09b43
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
10
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_in_write_sgl
# storage
db|lab_design_tq.(15).cnf
db|lab_design_tq.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_in_write_sgl.vhd
9185b1ffca96e91e646ed4bc9be3174
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
mram
0
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
bpr
16
PARAMETER_SIGNED_DEC
USR
bpb
4
PARAMETER_SIGNED_DEC
USR
 constraint(data_real_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_imag_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(wr_address_i)
9 downto 0
PARAMETER_STRING
USR
 constraint(byte_enable)
15 downto 0
PARAMETER_STRING
USR
 constraint(wren_i)
3 downto 0
PARAMETER_STRING
USR
 constraint(data_in_r)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_in_i)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit_rst
# storage
db|lab_design_tq.(16).cnf
db|lab_design_tq.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit_rst.vhd
6c454316a8ea09ac059e36af2c09b43
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_unbburst_sose_ctrl
# storage
db|lab_design_tq.(17).cnf
db|lab_design_tq.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_unbburst_sose_ctrl.vhd
276fffb1e892393f27b3d846d9878a36
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
abuspr
40
PARAMETER_SIGNED_DEC
USR
rbuspr
64
PARAMETER_SIGNED_DEC
USR
cbuspr
128
PARAMETER_SIGNED_DEC
USR
 constraint(wraddr_i_sw)
9 downto 0
PARAMETER_STRING
USR
 constraint(wraddr_sw)
9 downto 0
PARAMETER_STRING
USR
 constraint(rdaddr_sw)
9 downto 0
PARAMETER_STRING
USR
 constraint(lpp_rdaddr_sw)
9 downto 0
PARAMETER_STRING
USR
 constraint(ram_data_in_sw)
31 downto 0
PARAMETER_STRING
USR
 constraint(i_ram_data_in_sw)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_ram_data_out_bus)
31 downto 0
PARAMETER_STRING
USR
 constraint(a_ram_data_in_bus)
31 downto 0
PARAMETER_STRING
USR
 constraint(wraddress_a_bus)
9 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress_a_bus)
9 downto 0
PARAMETER_STRING
USR
 constraint(ram_data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_1dp_ram
# storage
db|lab_design_tq.(18).cnf
db|lab_design_tq.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_1dp_ram.vhd
2d76fc3060f1a69addb5a1bf40efc85f
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
apr
10
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
rfd
AUTO
PARAMETER_STRING
USR
 constraint(rfd)
1 to 4
PARAMETER_STRING
USR
 constraint(rdaddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_data_ram
# storage
db|lab_design_tq.(19).cnf
db|lab_design_tq.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_data_ram.vhd
65b11e50d3d2311a14e231b8b3c771ad
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
dpr
32
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
rfd
AUTO
PARAMETER_STRING
USR
 constraint(rfd)
1 to 4
PARAMETER_STRING
USR
 constraint(data)
31 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress)
9 downto 0
PARAMETER_STRING
USR
 constraint(q)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|lab_design_tq.(20).cnf
db|lab_design_tq.(20).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|altsyncram.tdf
9a16746d1bf063b66fd125dd6a53b6d
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
1024
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
10
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
1024
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1al3
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
d:|altera|80|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|80|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|80|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|80|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|80|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|80|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_1al3
# storage
db|lab_design_tq.(21).cnf
db|lab_design_tq.(21).cnf
# case_insensitive
# source_file
db|altsyncram_1al3.tdf
82bf19b96f686e8cb15233521dc8b9ef
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1al3:auto_generated
}
# macro_sequence

# end
# entity
asj_fft_dataadgen
# storage
db|lab_design_tq.(22).cnf
db|lab_design_tq.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_dataadgen.vhd
e2fb5c1c810444c607ce07c329320af
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
n_passes
4
PARAMETER_SIGNED_DEC
USR
log2_n_passes
3
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
 constraint(k_count)
9 downto 0
PARAMETER_STRING
USR
 constraint(p_count)
2 downto 0
PARAMETER_STRING
USR
 constraint(rd_addr_a)
9 downto 0
PARAMETER_STRING
USR
 constraint(rd_addr_b)
9 downto 0
PARAMETER_STRING
USR
 constraint(rd_addr_c)
9 downto 0
PARAMETER_STRING
USR
 constraint(rd_addr_d)
9 downto 0
PARAMETER_STRING
USR
 constraint(sw_data_read)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_dft_bfp_sgl
# storage
db|lab_design_tq.(23).cnf
db|lab_design_tq.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_dft_bfp_sgl.vhd
5977ecd56e16ee73452fe6212d661bd6
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
bfp
1
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
fpr
4
PARAMETER_SIGNED_DEC
USR
mult_type
0
PARAMETER_SIGNED_DEC
USR
mult_imp
0
PARAMETER_SIGNED_DEC
USR
rbuspr
64
PARAMETER_SIGNED_DEC
USR
twr
16
PARAMETER_SIGNED_DEC
USR
nstages
7
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
rev
0
PARAMETER_SIGNED_DEC
USR
cont
0
PARAMETER_SIGNED_DEC
USR
 constraint(alt_slb_i)
2 downto 0
PARAMETER_STRING
USR
 constraint(sel)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_real_i)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_imag_i)
15 downto 0
PARAMETER_STRING
USR
 constraint(twid_real)
15 downto 0
PARAMETER_STRING
USR
 constraint(twid_imag)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_real_o)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_imag_o)
15 downto 0
PARAMETER_STRING
USR
 constraint(alt_slb_o)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_pround
# storage
db|lab_design_tq.(24).cnf
db|lab_design_tq.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_pround.vhd
268437ef29ed2af8980817ae32b74b6
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
widthin
18
PARAMETER_SIGNED_DEC
USR
widthout
16
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
 constraint(xin)
17 downto 0
PARAMETER_STRING
USR
 constraint(yout)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_ADD_SUB
# storage
db|lab_design_tq.(25).cnf
db|lab_design_tq.(25).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|LPM_ADD_SUB.tdf
7ed3ce32dc22ef23ef21070b6a0bdff
6
# user_parameter {
LPM_WIDTH
19
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_p1j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
RESULT9
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT3
-1
3
RESULT2
-1
3
RESULT17
-1
3
RESULT16
-1
3
RESULT15
-1
3
RESULT14
-1
3
RESULT13
-1
3
RESULT12
-1
3
RESULT11
-1
3
RESULT10
-1
3
DATAA9
-1
3
DATAA8
-1
3
DATAA7
-1
3
DATAA6
-1
3
DATAA5
-1
3
DATAA4
-1
3
DATAA3
-1
3
DATAA2
-1
3
DATAA18
-1
3
DATAA17
-1
3
DATAA16
-1
3
DATAA15
-1
3
DATAA14
-1
3
DATAA13
-1
3
DATAA12
-1
3
DATAA11
-1
3
DATAA10
-1
3
DATAA1
-1
3
DATAA0
-1
3
CLOCK
-1
3
CIN
-1
3
DATAB9
-1
1
DATAB8
-1
1
DATAB7
-1
1
DATAB6
-1
1
DATAB5
-1
1
DATAB4
-1
1
DATAB3
-1
1
DATAB2
-1
1
DATAB18
-1
1
DATAB17
-1
1
DATAB16
-1
1
DATAB15
-1
1
DATAB14
-1
1
DATAB13
-1
1
DATAB12
-1
1
DATAB11
-1
1
DATAB10
-1
1
DATAB1
-1
1
DATAB0
-1
2
ADD_SUB
-1
2
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|look_add.inc
ab9f577d30c5ef3166fab6c1c32c4a
d:|altera|80|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|80|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|alt_mercury_add_sub.inc
ae39f15ed67cc9a095d29f68f6ad0f8
d:|altera|80|quartus|libraries|megafunctions|alt_stratix_add_sub.inc
c08f604aefba5b4f1f554e565113c6
d:|altera|80|quartus|libraries|megafunctions|addcore.inc
ff795e21e4847824c03218724f1a1252
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_p1j
# storage
db|lab_design_tq.(26).cnf
db|lab_design_tq.(26).cnf
# case_insensitive
# source_file
db|add_sub_p1j.tdf
93c3cadbfc47eddc74e527f9bb23365
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
cin
-1
3
add_sub
-1
3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_p1j:auto_generated
}
# macro_sequence

# end
# entity
asj_fft_bfp_o
# storage
db|lab_design_tq.(27).cnf
db|lab_design_tq.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_bfp_o.vhd
701fbb3b1b202f2b20e51e4de8035
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
bfp
1
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
mpr
16
PARAMETER_SIGNED_DEC
USR
fpr
4
PARAMETER_SIGNED_DEC
USR
rbuspr
64
PARAMETER_SIGNED_DEC
USR
 constraint(gain_in_1pt)
3 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_0_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_1_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_3_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_0_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_1_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_3_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(lut_out)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit
# storage
db|lab_design_tq.(28).cnf
db|lab_design_tq.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit.vhd
32123ecae517e825b199f9b7184f51f0
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
9
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit
# storage
db|lab_design_tq.(29).cnf
db|lab_design_tq.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit.vhd
32123ecae517e825b199f9b7184f51f0
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
3
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_bfp_i
# storage
db|lab_design_tq.(30).cnf
db|lab_design_tq.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_bfp_i.vhd
5641b14b9f96d591b55f8bb9db9d8697
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mpr
16
PARAMETER_SIGNED_DEC
USR
fpr
4
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
rbuspr
64
PARAMETER_SIGNED_DEC
USR
 constraint(real_bfp_0_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_1_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_3_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_0_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_1_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_2_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_3_in)
15 downto 0
PARAMETER_STRING
USR
 constraint(bfp_factor)
2 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_0_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_1_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_2_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_bfp_3_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_0_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_1_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_2_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_bfp_3_out)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_cmult_can
# storage
db|lab_design_tq.(31).cnf
db|lab_design_tq.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_cmult_can.vhd
10da267ae9c1eecd593f07d4b4f3da8
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
mpr
16
PARAMETER_SIGNED_DEC
USR
twr
16
PARAMETER_SIGNED_DEC
USR
opr
32
PARAMETER_SIGNED_DEC
USR
oprp1
33
PARAMETER_SIGNED_DEC
USR
oprp2
34
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
mult_imp
0
PARAMETER_SIGNED_DEC
USR
 constraint(dataa)
15 downto 0
PARAMETER_STRING
USR
 constraint(datab)
15 downto 0
PARAMETER_STRING
USR
 constraint(datac)
15 downto 0
PARAMETER_STRING
USR
 constraint(datad)
15 downto 0
PARAMETER_STRING
USR
 constraint(real_out)
15 downto 0
PARAMETER_STRING
USR
 constraint(imag_out)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_MULT
# storage
db|lab_design_tq.(32).cnf
db|lab_design_tq.(32).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|LPM_MULT.tdf
4f175e2fceaaeb7ac40f0cbab8ee2
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
32
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
3
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_6701
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
RESULT9
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT31
-1
3
RESULT30
-1
3
RESULT3
-1
3
RESULT29
-1
3
RESULT28
-1
3
RESULT27
-1
3
RESULT26
-1
3
RESULT25
-1
3
RESULT24
-1
3
RESULT23
-1
3
RESULT22
-1
3
RESULT21
-1
3
RESULT20
-1
3
RESULT2
-1
3
RESULT19
-1
3
RESULT18
-1
3
RESULT17
-1
3
RESULT16
-1
3
RESULT15
-1
3
RESULT14
-1
3
RESULT13
-1
3
RESULT12
-1
3
RESULT11
-1
3
RESULT10
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATAB9
-1
3
DATAB8
-1
3
DATAB7
-1
3
DATAB6
-1
3
DATAB5
-1
3
DATAB4
-1
3
DATAB3
-1
3
DATAB2
-1
3
DATAB15
-1
3
DATAB14
-1
3
DATAB13
-1
3
DATAB12
-1
3
DATAB11
-1
3
DATAB10
-1
3
DATAB1
-1
3
DATAB0
-1
3
DATAA9
-1
3
DATAA8
-1
3
DATAA7
-1
3
DATAA6
-1
3
DATAA5
-1
3
DATAA4
-1
3
DATAA3
-1
3
DATAA2
-1
3
DATAA15
-1
3
DATAA14
-1
3
DATAA13
-1
3
DATAA12
-1
3
DATAA11
-1
3
DATAA10
-1
3
DATAA1
-1
3
DATAA0
-1
3
CLOCK
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|80|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
d:|altera|80|quartus|libraries|megafunctions|multcore.inc
13b7e8bee916e23c5f79837e9c670
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_ac:m_ac
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_bd:m_bd
}
# macro_sequence

# end
# entity
mult_6701
# storage
db|lab_design_tq.(33).cnf
db|lab_design_tq.(33).cnf
# case_insensitive
# source_file
db|mult_6701.tdf
d11ba1bd2b858ab3871a12d8ed55276
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_ac:m_ac|mult_6701:auto_generated
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_bd:m_bd|mult_6701:auto_generated
}
# macro_sequence

# end
# entity
LPM_MULT
# storage
db|lab_design_tq.(34).cnf
db|lab_design_tq.(34).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|LPM_MULT.tdf
4f175e2fceaaeb7ac40f0cbab8ee2
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
17
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
17
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
34
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
1
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
3
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_a701
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
RESULT9
-1
3
RESULT8
-1
3
RESULT7
-1
3
RESULT6
-1
3
RESULT5
-1
3
RESULT4
-1
3
RESULT32
-1
3
RESULT31
-1
3
RESULT30
-1
3
RESULT3
-1
3
RESULT29
-1
3
RESULT28
-1
3
RESULT27
-1
3
RESULT26
-1
3
RESULT25
-1
3
RESULT24
-1
3
RESULT23
-1
3
RESULT22
-1
3
RESULT21
-1
3
RESULT20
-1
3
RESULT2
-1
3
RESULT19
-1
3
RESULT18
-1
3
RESULT17
-1
3
RESULT16
-1
3
RESULT15
-1
3
RESULT14
-1
3
RESULT13
-1
3
RESULT12
-1
3
RESULT11
-1
3
RESULT10
-1
3
RESULT1
-1
3
RESULT0
-1
3
DATAB9
-1
3
DATAB8
-1
3
DATAB7
-1
3
DATAB6
-1
3
DATAB5
-1
3
DATAB4
-1
3
DATAB3
-1
3
DATAB2
-1
3
DATAB16
-1
3
DATAB15
-1
3
DATAB14
-1
3
DATAB13
-1
3
DATAB12
-1
3
DATAB11
-1
3
DATAB10
-1
3
DATAB1
-1
3
DATAB0
-1
3
DATAA9
-1
3
DATAA8
-1
3
DATAA7
-1
3
DATAA6
-1
3
DATAA5
-1
3
DATAA4
-1
3
DATAA3
-1
3
DATAA2
-1
3
DATAA16
-1
3
DATAA15
-1
3
DATAA14
-1
3
DATAA13
-1
3
DATAA12
-1
3
DATAA11
-1
3
DATAA10
-1
3
DATAA1
-1
3
DATAA0
-1
3
CLOCK
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|80|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
d:|altera|80|quartus|libraries|megafunctions|multcore.inc
13b7e8bee916e23c5f79837e9c670
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d
}
# macro_sequence

# end
# entity
mult_a701
# storage
db|lab_design_tq.(35).cnf
db|lab_design_tq.(35).cnf
# case_insensitive
# source_file
db|mult_a701.tdf
d395412be23dbd1c59d96d91199a548
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|lpm_mult:\gen_ded_m1:gen_unext_m_a_b_c_d:m_a_b_c_d|mult_a701:auto_generated
}
# macro_sequence

# end
# entity
asj_fft_pround
# storage
db|lab_design_tq.(36).cnf
db|lab_design_tq.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_pround.vhd
268437ef29ed2af8980817ae32b74b6
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
widthin
32
PARAMETER_SIGNED_DEC
USR
widthout
16
PARAMETER_SIGNED_DEC
USR
pipe
1
PARAMETER_SIGNED_DEC
USR
 constraint(xin)
31 downto 0
PARAMETER_STRING
USR
 constraint(yout)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
LPM_ADD_SUB
# storage
db|lab_design_tq.(37).cnf
db|lab_design_tq.(37).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|LPM_ADD_SUB.tdf
7ed3ce32dc22ef23ef21070b6a0bdff
6
# user_parameter {
LPM_WIDTH
33
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_l1j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
RESULT31
-1
3
RESULT30
-1
3
RESULT29
-1
3
RESULT28
-1
3
RESULT27
-1
3
RESULT26
-1
3
RESULT25
-1
3
RESULT24
-1
3
RESULT23
-1
3
RESULT22
-1
3
RESULT21
-1
3
RESULT20
-1
3
RESULT19
-1
3
RESULT18
-1
3
RESULT17
-1
3
RESULT16
-1
3
DATAA9
-1
3
DATAA8
-1
3
DATAA7
-1
3
DATAA6
-1
3
DATAA5
-1
3
DATAA4
-1
3
DATAA32
-1
3
DATAA31
-1
3
DATAA30
-1
3
DATAA3
-1
3
DATAA29
-1
3
DATAA28
-1
3
DATAA27
-1
3
DATAA26
-1
3
DATAA25
-1
3
DATAA24
-1
3
DATAA23
-1
3
DATAA22
-1
3
DATAA21
-1
3
DATAA20
-1
3
DATAA2
-1
3
DATAA19
-1
3
DATAA18
-1
3
DATAA17
-1
3
DATAA16
-1
3
DATAA15
-1
3
DATAA14
-1
3
DATAA13
-1
3
DATAA12
-1
3
DATAA11
-1
3
DATAA10
-1
3
DATAA1
-1
3
DATAA0
-1
3
CLOCK
-1
3
CIN
-1
3
DATAB32
-1
1
DATAB31
-1
1
DATAB30
-1
1
DATAB29
-1
1
DATAB28
-1
1
DATAB27
-1
1
DATAB26
-1
1
DATAB25
-1
1
DATAB24
-1
1
DATAB23
-1
1
DATAB22
-1
1
DATAB21
-1
1
DATAB20
-1
1
DATAB19
-1
1
DATAB18
-1
1
DATAB17
-1
1
DATAB16
-1
1
DATAB15
-1
1
DATAB9
-1
2
DATAB8
-1
2
DATAB7
-1
2
DATAB6
-1
2
DATAB5
-1
2
DATAB4
-1
2
DATAB3
-1
2
DATAB2
-1
2
DATAB14
-1
2
DATAB13
-1
2
DATAB12
-1
2
DATAB11
-1
2
DATAB10
-1
2
DATAB1
-1
2
DATAB0
-1
2
ADD_SUB
-1
2
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|look_add.inc
ab9f577d30c5ef3166fab6c1c32c4a
d:|altera|80|quartus|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
d:|altera|80|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|alt_mercury_add_sub.inc
ae39f15ed67cc9a095d29f68f6ad0f8
d:|altera|80|quartus|libraries|megafunctions|alt_stratix_add_sub.inc
c08f604aefba5b4f1f554e565113c6
d:|altera|80|quartus|libraries|megafunctions|addcore.inc
ff795e21e4847824c03218724f1a1252
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_l1j
# storage
db|lab_design_tq.(38).cnf
db|lab_design_tq.(38).cnf
# case_insensitive
# source_file
db|add_sub_l1j.tdf
e7537433426daf845e69712946998ffe
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa32
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
cin
-1
3
add_sub
-1
3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_can:\gen_canonic:cm1|asj_fft_pround:\gen_unsc:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_l1j:auto_generated
}
# macro_sequence

# end
# entity
asj_fft_bfp_ctrl
# storage
db|lab_design_tq.(39).cnf
db|lab_design_tq.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_bfp_ctrl.vhd
823896de98b6ecf1b08491bfca94da2d
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
fpr
4
PARAMETER_SIGNED_DEC
USR
cont
0
PARAMETER_SIGNED_DEC
USR
arch
3
PARAMETER_SIGNED_DEC
USR
 constraint(alt_slb_i)
2 downto 0
PARAMETER_STRING
USR
 constraint(alt_slb_o)
2 downto 0
PARAMETER_STRING
USR
 constraint(blk_exp_o)
5 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit_rst
# storage
db|lab_design_tq.(40).cnf
db|lab_design_tq.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit_rst.vhd
6c454316a8ea09ac059e36af2c09b43
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
13
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_tdl_bit
# storage
db|lab_design_tq.(41).cnf
db|lab_design_tq.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit.vhd
32123ecae517e825b199f9b7184f51f0
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_twadsogen_q
# storage
db|lab_design_tq.(42).cnf
db|lab_design_tq.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_twadsogen_q.vhd
2d807338172a856364246c80189d4420
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
nps
1024
PARAMETER_SIGNED_DEC
USR
nume
1
PARAMETER_SIGNED_DEC
USR
n_passes
4
PARAMETER_SIGNED_DEC
USR
log2_n_passes
3
PARAMETER_SIGNED_DEC
USR
apr
10
PARAMETER_SIGNED_DEC
USR
tw_delay
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_addr)
9 downto 0
PARAMETER_STRING
USR
 constraint(p_count)
2 downto 0
PARAMETER_STRING
USR
 constraint(tw_addr)
15 downto 0
PARAMETER_STRING
USR
 constraint(quad)
2 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_1tdp_rom
# storage
db|lab_design_tq.(43).cnf
db|lab_design_tq.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_1tdp_rom.vhd
685433868df97e4d6692942d2414370
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
twr
16
PARAMETER_SIGNED_DEC
USR
twa
8
PARAMETER_SIGNED_DEC
USR
m512
0
PARAMETER_SIGNED_DEC
USR
rfc1
fft_1n1024cos.hex
PARAMETER_STRING
USR
rfc2
fft_2n1024cos.hex
PARAMETER_STRING
USR
rfc3
fft_3n1024cos.hex
PARAMETER_STRING
USR
rfs1
fft_1n1024sin.hex
PARAMETER_STRING
USR
rfs2
fft_2n1024sin.hex
PARAMETER_STRING
USR
rfs3
fft_3n1024sin.hex
PARAMETER_STRING
USR
 constraint(rfc1)
1 to 17
PARAMETER_STRING
USR
 constraint(rfc2)
1 to 17
PARAMETER_STRING
USR
 constraint(rfc3)
1 to 17
PARAMETER_STRING
USR
 constraint(rfs1)
1 to 17
PARAMETER_STRING
USR
 constraint(rfs2)
1 to 17
PARAMETER_STRING
USR
 constraint(rfs3)
1 to 17
PARAMETER_STRING
USR
 constraint(twade)
7 downto 0
PARAMETER_STRING
USR
 constraint(twado)
7 downto 0
PARAMETER_STRING
USR
 constraint(t1r)
15 downto 0
PARAMETER_STRING
USR
 constraint(t1i)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
asj_fft_twid_rom_tdp
# storage
db|lab_design_tq.(44).cnf
db|lab_design_tq.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_twid_rom_tdp.vhd
8d4df61c757b7b437493877da28b25
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
twr
16
PARAMETER_SIGNED_DEC
USR
twa
8
PARAMETER_SIGNED_DEC
USR
m512
0
PARAMETER_SIGNED_DEC
USR
rf
fft_1n1024sin.hex
PARAMETER_STRING
USR
 constraint(rf)
1 to 17
PARAMETER_STRING
USR
 constraint(address_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
7 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
15 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
altsyncram
# storage
db|lab_design_tq.(45).cnf
db|lab_design_tq.(45).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|altsyncram.tdf
9a16746d1bf063b66fd125dd6a53b6d
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
fft_1n1024sin.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7g62
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_b
-1
1
wren_a
-1
1
data_b9
-1
1
data_b8
-1
1
data_b7
-1
1
data_b6
-1
1
data_b5
-1
1
data_b4
-1
1
data_b3
-1
1
data_b2
-1
1
data_b15
-1
1
data_b14
-1
1
data_b13
-1
1
data_b12
-1
1
data_b11
-1
1
data_b10
-1
1
data_b1
-1
1
data_b0
-1
1
data_a9
-1
1
data_a8
-1
1
data_a7
-1
1
data_a6
-1
1
data_a5
-1
1
data_a4
-1
1
data_a3
-1
1
data_a2
-1
1
data_a15
-1
1
data_a14
-1
1
data_a13
-1
1
data_a12
-1
1
data_a11
-1
1
data_a10
-1
1
data_a1
-1
1
data_a0
-1
1
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
d:|altera|80|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|80|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
d:|altera|80|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
d:|altera|80|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
d:|altera|80|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
d:|altera|80|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_7g62
# storage
db|lab_design_tq.(46).cnf
db|lab_design_tq.(46).cnf
# case_insensitive
# source_file
db|altsyncram_7g62.tdf
e62c4b8f2ac3a32c07b82a1664bf9b
6
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
fft_1n1024sin.hex
0
}
# hierarchies {
fft:iFFT|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_7g62:auto_generated
}
# macro_sequence

# end
# entity
asj_fft_tdl_bit
# storage
db|lab_design_tq.(47).cnf
db|lab_design_tq.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
ip|fft-v2.2.1|lib|asj_fft_tdl_bit.vhd
32123ecae517e825b199f9b7184f51f0
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
del
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
ip|fft-v2.2.1|lib|fft_pack.vhd
571ec522dbe92349ada468d9241cfa3
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
ASYNC_FIFO
# storage
db|lab_design_tq.(48).cnf
db|lab_design_tq.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|async_fifo.v
f6834e755685bbc9fed5bd6e35acb83f
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK
}
# macro_sequence

# end
# entity
dc_fifo
# storage
db|lab_design_tq.(49).cnf
db|lab_design_tq.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
ip|dc_fifo|dc_fifo.v
3dc352d028a1f92390a5561c1d76c27d
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO
}
# macro_sequence

# end
# entity
dcfifo
# storage
db|lab_design_tq.(50).cnf
db|lab_design_tq.(50).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|dcfifo.tdf
9273101675de18bbedcc4ed54e5d6
6
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
37
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
256
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
8
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_idl1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|a_graycounter.inc
6bb463da5ec6451f39fdb64aba52ffc0
d:|altera|80|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
d:|altera|80|quartus|libraries|megafunctions|dffpipe.inc
8dfdb676c11c7bcef0694118a05ea2d
d:|altera|80|quartus|libraries|megafunctions|a_fefifo.inc
c8498561e0bdc47f87b5548333d65f50
d:|altera|80|quartus|libraries|megafunctions|a_gray2bin.inc
2466d892d81838e113e13f4e76e71f2
d:|altera|80|quartus|libraries|megafunctions|altsyncram_fifo.inc
12f7d8c61da985ee5330de43a169e
d:|altera|80|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
d:|altera|80|quartus|libraries|megafunctions|alt_sync_fifo.inc
f4c68b9daca4a0e5389631895df30d0
d:|altera|80|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component
}
# macro_sequence

# end
# entity
dcfifo_idl1
# storage
db|lab_design_tq.(51).cnf
db|lab_design_tq.(51).cnf
# case_insensitive
# source_file
db|dcfifo_idl1.tdf
4571e9ff730b750873e8d59d76eb99
6
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_g86
# storage
db|lab_design_tq.(52).cnf
db|lab_design_tq.(52).cnf
# case_insensitive
# source_file
db|a_graycounter_g86.tdf
f9b4d68d8d34d1deb7cf0a8d7973ebd
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_g86:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_51c
# storage
db|lab_design_tq.(53).cnf
db|lab_design_tq.(53).cnf
# case_insensitive
# source_file
db|a_graycounter_51c.tdf
abe4dc50f6657dcccc60d05672a890c5
6
# used_port {
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_51c:wrptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_41c
# storage
db|lab_design_tq.(54).cnf
db|lab_design_tq.(54).cnf
# case_insensitive
# source_file
db|a_graycounter_41c.tdf
919593c785cdfe7154fcc0f8b01d77
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|a_graycounter_41c:wrptr_gp
}
# macro_sequence

# end
# entity
altsyncram_7j01
# storage
db|lab_design_tq.(55).cnf
db|lab_design_tq.(55).cnf
# case_insensitive
# source_file
db|altsyncram_7j01.tdf
a18be110dc6c13b12ec2810e5b74a65
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram
}
# macro_sequence

# end
# entity
altsyncram_i7e1
# storage
db|lab_design_tq.(56).cnf
db|lab_design_tq.(56).cnf
# case_insensitive
# source_file
db|altsyncram_i7e1.tdf
b329756954f8485cd80187bc9e22a29
6
# used_port {
wren_b
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a36
-1
3
q_a35
-1
3
q_a34
-1
3
q_a33
-1
3
q_a32
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b36
-1
3
data_b35
-1
3
data_b34
-1
3
data_b33
-1
3
data_b32
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_a
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a9
-1
2
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a36
-1
2
data_a35
-1
2
data_a34
-1
2
data_a33
-1
2
data_a32
-1
2
data_a31
-1
2
data_a30
-1
2
data_a3
-1
2
data_a29
-1
2
data_a28
-1
2
data_a27
-1
2
data_a26
-1
2
data_a25
-1
2
data_a24
-1
2
data_a23
-1
2
data_a22
-1
2
data_a21
-1
2
data_a20
-1
2
data_a2
-1
2
data_a19
-1
2
data_a18
-1
2
data_a17
-1
2
data_a16
-1
2
data_a15
-1
2
data_a14
-1
2
data_a13
-1
2
data_a12
-1
2
data_a11
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|altsyncram_7j01:fifo_ram|altsyncram_i7e1:altsyncram5
}
# macro_sequence

# end
# entity
dffpipe_c2e
# storage
db|lab_design_tq.(57).cnf
db|lab_design_tq.(57).cnf
# case_insensitive
# source_file
db|dffpipe_c2e.tdf
5ae06d75aed376d97bab6fbadbfa85a
6
# used_port {
q0
-1
3
clock
-1
3
d0
-1
2
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|dffpipe_c2e:rdaclr
}
# macro_sequence

# end
# entity
alt_synch_pipe_8u7
# storage
db|lab_design_tq.(58).cnf
db|lab_design_tq.(58).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_8u7.tdf
bbf02cc9dae5b08ea07f8bf5ba9294e
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_2v8
# storage
db|lab_design_tq.(59).cnf
db|lab_design_tq.(59).cnf
# case_insensitive
# source_file
db|dffpipe_2v8.tdf
67a27c7f0cc48ba99917ff42c9e5e11
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_8u7:rs_dgwp|dffpipe_2v8:dffpipe8
}
# macro_sequence

# end
# entity
alt_synch_pipe_9u7
# storage
db|lab_design_tq.(60).cnf
db|lab_design_tq.(60).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_9u7.tdf
ba37884cba42c80f7e5d5ac49a55b
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_3v8
# storage
db|lab_design_tq.(61).cnf
db|lab_design_tq.(61).cnf
# case_insensitive
# source_file
db|dffpipe_3v8.tdf
3f875118a688232618d72bea89cfaa0
6
# used_port {
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clock
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|alt_synch_pipe_9u7:ws_dgrp|dffpipe_3v8:dffpipe11
}
# macro_sequence

# end
# entity
cmpr_t16
# storage
db|lab_design_tq.(62).cnf
db|lab_design_tq.(62).cnf
# case_insensitive
# source_file
db|cmpr_t16.tdf
2026ed1adb7e51e714f5dfa61f67c9fa
6
# used_port {
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp
ASYNC_FIFO:iFIFO_SCLK_TO_FCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:rdempty_eq_comp
ASYNC_FIFO:iFIFO_FCLK_TO_SCLK|dc_fifo:iDC_FIFO|dcfifo:dcfifo_component|dcfifo_idl1:auto_generated|cmpr_t16:wrfull_eq_comp
}
# macro_sequence

# end
# entity
EXT_FIFO_WR_CTRL
# storage
db|lab_design_tq.(63).cnf
db|lab_design_tq.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|ext_fifo_wr_ctrl.v
eeb6ead485a819a5b4b1e317c191b24
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
EXT_FIFO_WR_CTRL:iEXT_FIFO_WR_CTRL
}
# macro_sequence

# end
# entity
EXT_FIFO_RD_CTRL
# storage
db|lab_design_tq.(64).cnf
db|lab_design_tq.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|ext_fifo_rd_ctrl.v
a982e96d2134125d842d1fd6fa9627e0
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
EXT_FIFO_RD_CTRL:iEXT_FIFO_RD_CTRL
}
# macro_sequence

# end
# entity
spi3_tx
# storage
db|lab_design_tq.(65).cnf
db|lab_design_tq.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
ip|spi3_tx|spi3_tx.v
69a09a96cf2b91d4737a7e525a2250bf
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
spi3_tx:iSPI3_TX
}
# macro_sequence

# end
# entity
auk_pac_mtx_mw
# storage
db|lab_design_tq.(66).cnf
db|lab_design_tq.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_mtx_mw.vhd
4a5e31dcf4c17f22f62c4caa69ce4393
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gdata_width0
32
PARAMETER_SIGNED_DEC
USR
gdpav_width_in0
1
PARAMETER_SIGNED_DEC
USR
gaddr_width_in0
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out0
1
PARAMETER_SIGNED_DEC
USR
gaddr_width_out0
1
PARAMETER_SIGNED_DEC
USR
gmod_width0
2
PARAMETER_SIGNED_DEC
USR
gdata_width1
32
PARAMETER_SIGNED_DEC
USR
gdpav_width_in1
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in1
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out1
1
PARAMETER_SIGNED_DEC
USR
gaddr_width_out1
1
PARAMETER_SIGNED_DEC
USR
gmod_width1
2
PARAMETER_SIGNED_DEC
USR
gdata_width2
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in2
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in2
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out2
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out2
8
PARAMETER_SIGNED_DEC
USR
gmod_width2
4
PARAMETER_SIGNED_DEC
USR
gdata_width3
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in3
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in3
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out3
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out3
8
PARAMETER_SIGNED_DEC
USR
gmod_width3
4
PARAMETER_SIGNED_DEC
USR
gdata_width4
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in4
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in4
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out4
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out4
8
PARAMETER_SIGNED_DEC
USR
gmod_width4
4
PARAMETER_SIGNED_DEC
USR
gdata_width5
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in5
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in5
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out5
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out5
8
PARAMETER_SIGNED_DEC
USR
gmod_width5
4
PARAMETER_SIGNED_DEC
USR
gdata_width6
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in6
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in6
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out6
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out6
8
PARAMETER_SIGNED_DEC
USR
gmod_width6
4
PARAMETER_SIGNED_DEC
USR
gdata_width7
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in7
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in7
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out7
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out7
8
PARAMETER_SIGNED_DEC
USR
gmod_width7
4
PARAMETER_SIGNED_DEC
USR
gdata_width8
64
PARAMETER_SIGNED_DEC
USR
gdpav_width_in8
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_in8
8
PARAMETER_SIGNED_DEC
USR
gdpav_width_out8
8
PARAMETER_SIGNED_DEC
USR
gaddr_width_out8
8
PARAMETER_SIGNED_DEC
USR
gmod_width8
4
PARAMETER_SIGNED_DEC
USR
gio_usesignals
0
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_a
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_b
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_fifo
1
PARAMETER_SIGNED_DEC
USR
gdevice
7
PARAMETER_SIGNED_DEC
USR
gio_bus_mode
1 2
PARAMETER_STRING
USR
gio_bus_level
2 2
PARAMETER_STRING
USR
gio_bus_type
0 0
PARAMETER_STRING
USR
gio_bus_direction
0 1
PARAMETER_STRING
USR
gio_reset
0 0
PARAMETER_STRING
USR
gio_address_channels
1 1
PARAMETER_STRING
USR
gio_address_range
0 1
PARAMETER_STRING
USR
gio_address_width
0 0
PARAMETER_STRING
USR
gio_address_style
0 0
PARAMETER_STRING
USR
gio_base_address
0 0
PARAMETER_STRING
USR
gio_address_mask
0 0
PARAMETER_STRING
USR
gio_transfer_mode
0 0
PARAMETER_STRING
USR
gio_dpav_range
1 0
PARAMETER_STRING
USR
gio_spav_present
1 0
PARAMETER_STRING
USR
gio_ppav_present
0 0
PARAMETER_STRING
USR
gio_ddav_range
1 1
PARAMETER_STRING
USR
gio_sx_present
0 0
PARAMETER_STRING
USR
gio_val_present
1 1
PARAMETER_STRING
USR
gio_sop_present
1 1
PARAMETER_STRING
DEF
gio_eop_present
1 1
PARAMETER_STRING
USR
gio_err_present
1 1
PARAMETER_STRING
DEF
gio_prty_present
0 0
PARAMETER_STRING
USR
gio_mod_present
1 1
PARAMETER_STRING
USR
gio_data_width
32 32
PARAMETER_STRING
USR
gfifo_addr_range
0 0
PARAMETER_STRING
USR
gio_prty_error_mode
1 1
PARAMETER_STRING
USR
gio_prty_mode
0 0
PARAMETER_STRING
USR
gio_fifo_burst
8 8
PARAMETER_STRING
USR
gio_remote_burst
8 8
PARAMETER_STRING
USR
gio_full_on_thresh
0 8
PARAMETER_STRING
USR
gio_full_off_thresh
0 18
PARAMETER_STRING
USR
gio_empty_on_thresh
0 0
PARAMETER_STRING
USR
gio_empty_off_thresh
0 13
PARAMETER_STRING
USR
gio_mux_present
1 0
PARAMETER_STRING
USR
gio_conva_present
0 1
PARAMETER_STRING
USR
gio_convb_present
0 0
PARAMETER_STRING
USR
gio_master_empty_thresh
0 4
PARAMETER_STRING
USR
gio_master_full_thresh
0 4
PARAMETER_STRING
USR
gio_master_rd_dav_present
1 1
PARAMETER_STRING
USR
gio_master_val_in_present
1 1
PARAMETER_STRING
USR
gio_master_halt_on_val
1 1
PARAMETER_STRING
USR
gio_data_out_zero
0 0
PARAMETER_STRING
USR
gio_dumb_mode
0 0
PARAMETER_STRING
USR
gio_speculative_read
1 1
PARAMETER_STRING
USR
gio_custom_mode
0 0
PARAMETER_STRING
USR
gio_cell_length
0 0
PARAMETER_STRING
DEF
gio_hec_type
0 0
PARAMETER_STRING
DEF
gio_cells_to_packets
0 0
PARAMETER_STRING
DEF
gio_packets_to_cells
0 0
PARAMETER_STRING
DEF
gpoll_mode
0 0
PARAMETER_STRING
DEF
gpoll_priority_range
0 0
PARAMETER_STRING
DEF
gpoll_address_translation
0 0
PARAMETER_STRING
DEF
gportsel_mode
0 0
PARAMETER_STRING
DEF
gportsel_priority_range
0 0
PARAMETER_STRING
DEF
gportsel_portspercycle_width
2 2
PARAMETER_STRING
DEF
gfifo_sync
0 0
PARAMETER_STRING
USR
gfifo_present
0 1
PARAMETER_STRING
USR
gfifo_depth
0 128
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_components.vhd
c9fb397cc5c096feef7d45532eb15e0
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_mtx
# storage
db|lab_design_tq.(67).cnf
db|lab_design_tq.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_mtx.vhd
268b948e4923e306890d5fa600b985
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gio_number_of_interface_a
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_interface_b
1
PARAMETER_SIGNED_DEC
USR
gio_number_of_fifo
1
PARAMETER_SIGNED_DEC
USR
gdevice
7
PARAMETER_SIGNED_DEC
USR
gio_bus_mode
A(D"1",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gio_bus_level
A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gio_bus_type
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_bus_direction
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_reset
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_channels
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_address_range
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_address_width
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_style
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_base_address
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_address_mask
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_transfer_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_dpav_range
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_spav_present
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_ppav_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_ddav_range
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_sx_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_val_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_sop_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_eop_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_err_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_prty_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_mod_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_data_width
A(D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32",D"32")
PARAMETER_ARRAY
USR
gfifo_addr_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gfifo_sync
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_prty_error_mode
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_prty_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_mux_present
A(D"1",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_conva_present
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_convb_present
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_master_empty_thresh
A(D"0",D"4",D"4",D"4",D"4",D"4",D"4",D"4",D"4")
PARAMETER_ARRAY
USR
gio_master_rd_dav_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_master_val_in_present
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_master_halt_on_val
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_data_out_zero
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_dumb_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_speculative_read
A(D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gio_custom_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_cell_length
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_hec_type
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_cells_to_packets
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gio_packets_to_cells
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_priority_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gpoll_address_translation
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_mode
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_priority_range
A(D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0",D"0")
PARAMETER_ARRAY
USR
gportsel_portspercycle_width
A(D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2",D"2")
PARAMETER_ARRAY
USR
gfifo_present
A(D"0",D"1",D"1",D"1",D"1",D"1",D"1",D"1",D"1")
PARAMETER_ARRAY
USR
gfifo_depth
A(D"0",D"128",D"128",D"128",D"128",D"128",D"128",D"128",D"128")
PARAMETER_ARRAY
USR
 constraint(gio_bus_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_level)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_type)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_bus_direction)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_reset)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_channels)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_style)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_base_address)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_address_mask)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_transfer_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_dpav_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_spav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_ppav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_ddav_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_sx_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_val_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_sop_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_eop_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_err_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_mod_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_data_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_addr_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_sync)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_error_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_prty_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_mux_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_conva_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_convb_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_empty_thresh)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_rd_dav_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_val_in_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_master_halt_on_val)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_data_out_zero)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_dumb_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_speculative_read)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_custom_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_cell_length)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_hec_type)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_cells_to_packets)
0 to 8
PARAMETER_STRING
USR
 constraint(gio_packets_to_cells)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_priority_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gpoll_address_translation)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_mode)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_priority_range)
0 to 8
PARAMETER_STRING
USR
 constraint(gportsel_portspercycle_width)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_present)
0 to 8
PARAMETER_STRING
USR
 constraint(gfifo_depth)
0 to 8
PARAMETER_STRING
USR
 constraint(pio_b)
1 to 8
PARAMETER_STRING
USR
 constraint(dpav_ina)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_outa)
0 downto 0
PARAMETER_STRING
USR
 constraint(dpav_outa)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_ina)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_outa)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_outa)
1 downto 0
PARAMETER_STRING
USR
 constraint(custom_ina)
0 to 1
PARAMETER_STRING
USR
 constraint(custom_outa)
0 to 1
PARAMETER_STRING
USR
 constraint(dpav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(ppav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(spav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(dav_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(addr_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(dpav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(ppav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(spav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(dav_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(addr_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(rd_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(wr_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(val_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(sx_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(data_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(sop_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(eop_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(err_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(prty_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(mod_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(custom_inb)
1 to 1
PARAMETER_STRING
USR
 constraint(custom_outb)
1 to 1
PARAMETER_STRING
USR
 constraint(clkb)
1 to 1
PARAMETER_STRING
USR
 constraint(resetb)
1 to 1
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_components.vhd
c9fb397cc5c096feef7d45532eb15e0
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_p3mtx
# storage
db|lab_design_tq.(68).cnf
db|lab_design_tq.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_p3mtx.vhd
a5c77cb95a8674e2f18b763e843b272
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gio_bus_mode
1
PARAMETER_SIGNED_DEC
USR
gio_bus_level
2
PARAMETER_SIGNED_DEC
USR
gio_bus_type
0
PARAMETER_SIGNED_DEC
USR
gio_bus_direction
0
PARAMETER_SIGNED_DEC
USR
gio_address_channels
1
PARAMETER_SIGNED_DEC
USR
gio_address_range
0
PARAMETER_SIGNED_DEC
USR
gio_address_width
0
PARAMETER_SIGNED_DEC
USR
gio_address_style
0
PARAMETER_SIGNED_DEC
USR
gio_base_address
0
PARAMETER_SIGNED_DEC
USR
gio_address_mask
0
PARAMETER_SIGNED_DEC
USR
gio_transfer_mode
0
PARAMETER_SIGNED_DEC
USR
gio_dpav_range
1
PARAMETER_SIGNED_DEC
USR
gio_ppav_present
0
PARAMETER_SIGNED_DEC
USR
gio_spav_present
1
PARAMETER_SIGNED_DEC
USR
gio_ddav_range
1
PARAMETER_SIGNED_DEC
USR
gio_sx_present
0
PARAMETER_SIGNED_DEC
USR
gio_val_present
1
PARAMETER_SIGNED_DEC
USR
gio_data_width
32
PARAMETER_SIGNED_DEC
USR
gio_sop_present
1
PARAMETER_SIGNED_DEC
USR
gio_eop_present
1
PARAMETER_SIGNED_DEC
USR
gio_err_present
1
PARAMETER_SIGNED_DEC
USR
gio_prty_present
0
PARAMETER_SIGNED_DEC
USR
gio_prty_mode
0
PARAMETER_SIGNED_DEC
USR
gio_mod_present
1
PARAMETER_SIGNED_DEC
USR
gio_mod_activelow
0
PARAMETER_SIGNED_DEC
USR
gio_fifoaddr_range
0
PARAMETER_SIGNED_DEC
USR
gio_cell_length
0
PARAMETER_SIGNED_DEC
USR
gio_speculative_read
1
PARAMETER_SIGNED_DEC
USR
gio_custom_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_priority_range
0
PARAMETER_SIGNED_DEC
USR
gpoll_address_translation
0
PARAMETER_SIGNED_DEC
USR
gportsel_mode
0
PARAMETER_SIGNED_DEC
USR
gportsel_priority_range
0
PARAMETER_SIGNED_DEC
USR
gportsel_portspercycle_width
2
PARAMETER_SIGNED_DEC
USR
 constraint(dpav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(ddav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(mux_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_chan)
0 downto 0
PARAMETER_STRING
USR
 constraint(custom_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_components.vhd
c9fb397cc5c096feef7d45532eb15e0
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_poll
# storage
db|lab_design_tq.(69).cnf
db|lab_design_tq.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_poll.vhd
43f4dc747ab7d79dc3d6f88dc0cdcc54
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gpoll_bus_mode
1
PARAMETER_SIGNED_DEC
USR
gpoll_bus_level
2
PARAMETER_SIGNED_DEC
USR
gpoll_address_range
0
PARAMETER_SIGNED_DEC
USR
gpoll_address_width
0
PARAMETER_SIGNED_DEC
USR
gpoll_status_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_ppav_present
0
PARAMETER_SIGNED_DEC
USR
gpoll_spav_present
1
PARAMETER_SIGNED_DEC
USR
gpoll_dpav_range
1
PARAMETER_SIGNED_DEC
USR
gpoll_pav_range
1
PARAMETER_SIGNED_DEC
USR
gpoll_mode
0
PARAMETER_SIGNED_DEC
USR
gpoll_priority_range
0
PARAMETER_SIGNED_DEC
USR
gpoll_address_translation
0
PARAMETER_SIGNED_DEC
USR
 constraint(dpav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(dpav_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(sel_addr)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_poll:poll
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_portsel
# storage
db|lab_design_tq.(70).cnf
db|lab_design_tq.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_portsel.vhd
1bef1bb1dc135c7d5e317676b776ca12
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gportsel_address_range
0
PARAMETER_SIGNED_DEC
USR
gportsel_address_width
0
PARAMETER_SIGNED_DEC
USR
gportsel_fifoaddr_width
0
PARAMETER_SIGNED_DEC
USR
gportsel_pav_range
1
PARAMETER_SIGNED_DEC
USR
gportsel_ddav_range
1
PARAMETER_SIGNED_DEC
USR
gportsel_mode
0
PARAMETER_SIGNED_DEC
USR
gportsel_priority_range
0
PARAMETER_SIGNED_DEC
USR
gportsel_portspercycle_width
2
PARAMETER_SIGNED_DEC
USR
gportsel_custom_mode
0
PARAMETER_SIGNED_DEC
USR
 constraint(sel_addr)
0 downto 0
PARAMETER_STRING
USR
 constraint(ddav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(dpav_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(addr_chan)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_p3mtx:\IOA_P3MTX:p3mtx|auk_pac_portsel:portsel
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_muxrd
# storage
db|lab_design_tq.(71).cnf
db|lab_design_tq.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_muxrd.vhd
655635f018c9b71a7130b21ac7d64c
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gmux_type
0
PARAMETER_SIGNED_DEC
USR
gmux_data_width
32
PARAMETER_SIGNED_DEC
USR
gmux_address_width
0
PARAMETER_SIGNED_DEC
USR
gmux_address_range
1
PARAMETER_SIGNED_DEC
USR
gmux_sop_present
1
PARAMETER_SIGNED_DEC
USR
gmux_eop_present
1
PARAMETER_SIGNED_DEC
USR
gmux_err_present
1
PARAMETER_SIGNED_DEC
USR
gmux_prty_present
0
PARAMETER_SIGNED_DEC
USR
gmux_mod_present
1
PARAMETER_SIGNED_DEC
USR
gmux_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(sop_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(eop_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(err_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(prty_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(val_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(rd_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(mux_addr)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_muxrd:\MUXA_RD:muxrd
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_convrd
# storage
db|lab_design_tq.(72).cnf
db|lab_design_tq.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_convrd.vhd
59aba7ed949fa56e8dd8427edeb222a
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gconv_bus_mode
1
PARAMETER_SIGNED_DEC
USR
gconv_bus_level
2
PARAMETER_SIGNED_DEC
USR
gconv_data_in_width
32
PARAMETER_SIGNED_DEC
USR
gconv_data_out_width
32
PARAMETER_SIGNED_DEC
USR
gconv_address_width
0
PARAMETER_SIGNED_DEC
USR
gconv_sop_present
1
PARAMETER_SIGNED_DEC
USR
gconv_sop_detect
0
PARAMETER_SIGNED_DEC
USR
gconv_sop_generate
0
PARAMETER_SIGNED_DEC
USR
gconv_eop_present
1
PARAMETER_SIGNED_DEC
USR
gconv_eop_generate
0
PARAMETER_SIGNED_DEC
USR
gconv_err_present
1
PARAMETER_SIGNED_DEC
USR
gconv_prty_in_present
0
PARAMETER_SIGNED_DEC
USR
gconv_prty_out_present
0
PARAMETER_SIGNED_DEC
USR
gconv_prty_error_mode
1
PARAMETER_SIGNED_DEC
USR
gconv_prty_mode
0
PARAMETER_SIGNED_DEC
USR
gconv_mod_in_present
1
PARAMETER_SIGNED_DEC
USR
gconv_mod_out_present
1
PARAMETER_SIGNED_DEC
USR
gconv_cell_length_in
0
PARAMETER_SIGNED_DEC
USR
gconv_cell_length_out
0
PARAMETER_SIGNED_DEC
USR
gconv_hec_type
0
PARAMETER_SIGNED_DEC
USR
gconv_cells_to_packets
0
PARAMETER_SIGNED_DEC
USR
gconv_packets_to_cells
0
PARAMETER_SIGNED_DEC
USR
gconv_pipeline
0
PARAMETER_SIGNED_DEC
USR
gconv_dumb_mode
0
PARAMETER_SIGNED_DEC
USR
gconv_fifo_mode
0
PARAMETER_SIGNED_DEC
USR
gconv_custom_mode
0
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(custom_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
31 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convrd:\CONVA:1:CONVA_RD:convrd
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_fifo
# storage
db|lab_design_tq.(73).cnf
db|lab_design_tq.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_fifo.vhd
53932a25899ed451252a304c8ba5ff
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gdevice
7
PARAMETER_SIGNED_DEC
USR
gfifo_bus_mode
2
PARAMETER_SIGNED_DEC
USR
gfifo_bus_level
2
PARAMETER_SIGNED_DEC
USR
gfifo_data_width
32
PARAMETER_SIGNED_DEC
USR
gfifo_cell_length
0
PARAMETER_SIGNED_DEC
USR
gfifo_sop_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_eop_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_err_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_prty_present
0
PARAMETER_SIGNED_DEC
USR
gfifo_mod_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_val_present
1
PARAMETER_SIGNED_DEC
USR
gfifo_depth
128
PARAMETER_SIGNED_DEC
USR
gfifo_eop_detect
1
PARAMETER_SIGNED_DEC
USR
gfifo_output_registered
0
PARAMETER_SIGNED_DEC
USR
gfifo_address_width
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_mode
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_in_width
0
PARAMETER_SIGNED_DEC
USR
gfifo_custom_out_width
1
PARAMETER_SIGNED_DEC
USR
 constraint(custom_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(custom_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_out)
1 downto 0
PARAMETER_STRING
USR
 constraint(addr_out)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
31 downto 0
PARAMETER_STRING
USR
 constraint(mod_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(addr_in)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
auk_pac_convio
# storage
db|lab_design_tq.(74).cnf
db|lab_design_tq.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
auk_pac_convio.vhd
a2892f93dd8a8371cd4dca44df3cac68
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
gconv_empty_thresh
4
PARAMETER_SIGNED_DEC
USR
gconv_rd_dav_present
1
PARAMETER_SIGNED_DEC
USR
gconv_val_in_present
1
PARAMETER_SIGNED_DEC
USR
gconv_halt_on_val
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
auk_pac_functions.vhd
74ec872b2d543148ed5b17889536545
auk_pac_gen_if.vhd
8360e6aae2b9d5879b181b4c654fa
}
# hierarchies {
spi3_tx:iSPI3_TX|auk_pac_mtx_mw:auk_pac_mtx_mw_inst|auk_pac_mtx:mtx|auk_pac_convio:\IOB:1:IOB_PACMASTER:IOB_PACMASTER_CONV:convio
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
pzdyqx
# storage
db|lab_design_tq.(75).cnf
db|lab_design_tq.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_UNKNOWN
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
DEF
SLD_NODE_INFO
552448
PARAMETER_SIGNED_DEC
DEF
pzdyqx5
3
PARAMETER_UNKNOWN
USR
pzdyqx6
011010101111011100000000011100010110101011110111000000000101000001101010111101110000000000110100
PARAMETER_UNKNOWN
USR
pzdyqx1
3600
PARAMETER_UNKNOWN
USR
pzdyqx3
12
PARAMETER_UNKNOWN
USR
pzdyqx2
0
PARAMETER_UNKNOWN
USR
pzdyqx4
1
PARAMETER_UNKNOWN
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
pzdyqx_impl
# storage
db|lab_design_tq.(76).cnf
db|lab_design_tq.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
pzdyqx0
8
PARAMETER_SIGNED_DEC
USR
pzdyqx9
1
PARAMETER_SIGNED_DEC
USR
pzdyqx5
3
PARAMETER_SIGNED_DEC
USR
pzdyqx6
011010101111011100000000011100010110101011110111000000000101000001101010111101110000000000110100
PARAMETER_UNSIGNED_BIN
USR
pzdyqx1
3600
PARAMETER_SIGNED_DEC
USR
pzdyqx3
12
PARAMETER_SIGNED_DEC
USR
pzdyqx2
0
PARAMETER_SIGNED_DEC
USR
pzdyqx4
1
PARAMETER_SIGNED_DEC
USR
 constraint(pzdyqx6)
0 to 95
PARAMETER_STRING
USR
 constraint(ir_in)
1 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
1 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
MDCK2395
# storage
db|lab_design_tq.(77).cnf
db|lab_design_tq.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
osc_stages
13
PARAMETER_SIGNED_DEC
USR
osc_prescaler
8
PARAMETER_SIGNED_DEC
USR
clk_gen_width
27
PARAMETER_SIGNED_DEC
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
CJQJ5354
# storage
db|lab_design_tq.(78).cnf
db|lab_design_tq.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
19
PARAMETER_SIGNED_DEC
USR
modulus
0
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
18 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
CJQJ5354
# storage
db|lab_design_tq.(79).cnf
db|lab_design_tq.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
12
PARAMETER_SIGNED_DEC
USR
modulus
3600
PARAMETER_SIGNED_DEC
USR
 constraint(kvqq4224)
11 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
PZMU7345
# storage
db|lab_design_tq.(80).cnf
db|lab_design_tq.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width
13
PARAMETER_SIGNED_DEC
USR
 constraint(yjoq9945)
12 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
VELJ8121
# storage
db|lab_design_tq.(81).cnf
db|lab_design_tq.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|pzdyqx.vhd
9f6e58e2bedf5e5ba3d2e59d1a61653
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
n_bits
136
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(gisa9786)
135 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_hub
# storage
db|lab_design_tq.(82).cnf
db|lab_design_tq.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_hub.vhd
1084e0b1cf96892387871b56726387b4
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
3
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone II
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
4
PARAMETER_UNKNOWN
USR
node_info
00000000000010000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_jtag_state_machine
# storage
db|lab_design_tq.(83).cnf
db|lab_design_tq.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_hub.vhd
1084e0b1cf96892387871b56726387b4
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
3
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
lpm_shiftreg
# storage
db|lab_design_tq.(84).cnf
db|lab_design_tq.(84).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|lpm_shiftreg.tdf
b5410a3db24ff0e5ea355c531dbbf
6
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftin
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|lab_design_tq.(85).cnf
db|lab_design_tq.(85).cnf
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|lpm_decode.tdf
50b819a7794191b866806437cffb1b95
6
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_aoi
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
d:|altera|80|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
d:|altera|80|quartus|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
d:|altera|80|quartus|libraries|megafunctions|aglobal80.inc
9274497d636e3ed37111b8c54bf938
d:|altera|80|quartus|libraries|megafunctions|declut.inc
b1d5939399e5c04dfe1d209af8cc490
d:|altera|80|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
}
# macro_sequence

# end
# entity
decode_aoi
# storage
db|lab_design_tq.(86).cnf
db|lab_design_tq.(86).cnf
# case_insensitive
# source_file
db|decode_aoi.tdf
326ac63c2d0888de57d57df5b75b0b9
6
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
sld_dffex
# storage
db|lab_design_tq.(87).cnf
db|lab_design_tq.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_dffex.vhd
999fa69c107f88d40f51e5f3f197680
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
1
PARAMETER_SIGNED_DEC
USR
 constraint(d)
0 downto 0
PARAMETER_STRING
USR
 constraint(q)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_dffex
# storage
db|lab_design_tq.(88).cnf
db|lab_design_tq.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_dffex.vhd
999fa69c107f88d40f51e5f3f197680
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
5
PARAMETER_SIGNED_DEC
USR
 constraint(d)
4 downto 0
PARAMETER_STRING
USR
 constraint(q)
4 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_dffex
# storage
db|lab_design_tq.(89).cnf
db|lab_design_tq.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_dffex.vhd
999fa69c107f88d40f51e5f3f197680
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
size
4
PARAMETER_SIGNED_DEC
USR
 constraint(d)
3 downto 0
PARAMETER_STRING
USR
 constraint(q)
3 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|lab_design_tq.(90).cnf
db|lab_design_tq.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
d:|altera|80|quartus|libraries|megafunctions|sld_rom_sr.vhd
27b22ac9a7a125064e81a222ddd4a5
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# lmf
d:|altera|80|quartus|lmf|maxplus2.lmf
9a59d39b0706640b4b2718e8a1ff1f
# macro_sequence

# end
# entity
PACKET_CHECK
# storage
db|lab_design_tq.(91).cnf
db|lab_design_tq.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_sensitive
# source_file
src|packet_check_soln.v
3146f1fa8f4cceb62bb267deb983f
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# complete
