Selecting top level module BaseDesign
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":23:7:23:43|Component CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 150MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 153MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
Finished optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Finished optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":23:7:23:43|Synthesizing module CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 .......
Finished optimization stage 1 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0.v":128:7:128:17|Synthesizing module CoreAHBL_C0 in library work.
Running optimization stage 1 on CoreAHBL_C0 .......
Finished optimization stage 1 on CoreAHBL_C0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
Finished optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
Finished optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 155MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_26s_0s
Running optimization stage 1 on COREAHBTOAPB3_26s_0s .......
Finished optimization stage 1 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\COREAHBTOAPB3_C0\COREAHBTOAPB3_C0.v":21:7:21:22|Synthesizing module COREAHBTOAPB3_C0 in library work.
Running optimization stage 1 on COREAHBTOAPB3_C0 .......
Finished optimization stage 1 on COREAHBTOAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z6 .......
Finished optimization stage 1 on CoreAPB3_Z6 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAPB3_C0\CoreAPB3_C0.v":57:7:57:17|Synthesizing module CoreAPB3_C0 in library work.
Running optimization stage 1 on CoreAPB3_C0 .......
Finished optimization stage 1 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":23:7:23:46|Synthesizing module CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0.v":153:7:153:20|Synthesizing module CoreGPIO_IN_C0 in library work.
Running optimization stage 1 on CoreGPIO_IN_C0 .......
Finished optimization stage 1 on CoreGPIO_IN_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":23:7:23:48|Synthesizing module CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0.v":153:7:153:21|Synthesizing module CoreGPIO_OUT_C0 in library work.
Running optimization stage 1 on CoreGPIO_OUT_C0 .......
Finished optimization stage 1 on CoreGPIO_OUT_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z9
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z9 .......
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREJTAGDEBUG_Z9 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreJTAGDebug_TRST_C0\CoreJTAGDebug_TRST_C0.v":56:7:56:27|Synthesizing module CoreJTAGDebug_TRST_C0 in library work.
Running optimization stage 1 on CoreJTAGDebug_TRST_C0 .......
Finished optimization stage 1 on CoreJTAGDebug_TRST_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0.v":21:7:21:21|Synthesizing module CoreRESET_PF_C0 in library work.
Running optimization stage 1 on CoreRESET_PF_C0 .......
Finished optimization stage 1 on CoreRESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C0\CoreTimer_C0.v":23:7:23:18|Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreTimer_C1\CoreTimer_C1.v":23:7:23:18|Synthesizing module CoreTimer_C1 in library work.
Running optimization stage 1 on CoreTimer_C1 .......
Finished optimization stage 1 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v":38:7:38:47|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":31:7:31:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":30:7:30:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":31:7:31:46|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:49|Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v":31:7:31:20|Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":64:7:64:88|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":718:13:718:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":714:13:714:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":710:13:710:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":706:13:706:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":702:13:702:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":698:13:698:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":161:13:161:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":163:13:163:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":171:13:171:19|Ignoring initial value on _T_2295_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":169:13:169:19|Ignoring initial value on _T_2295_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":167:13:167:19|Ignoring initial value on _T_2295_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":165:13:165:19|Ignoring initial value on _T_2295_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":64:7:64:76|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":135:13:135:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":127:13:127:19|Ignoring initial value on ram_mask[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":119:13:119:19|Ignoring initial value on ram_address[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":262:13:262:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":257:13:257:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":252:13:252:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":247:13:247:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":242:13:242:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":237:13:237:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":193:13:193:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":189:13:189:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":185:13:185:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":179:13:179:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":174:13:174:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":169:13:169:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":107:13:107:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":105:13:105:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":103:13:103:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":95:13:95:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":87:13:87:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":79:13:79:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":259:13:259:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":255:13:255:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":251:13:251:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":245:13:245:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":240:13:240:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":235:13:235:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":230:13:230:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":225:13:225:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":220:13:220:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":216:2:216:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":137:13:137:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":135:13:135:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":133:13:133:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":125:13:125:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":117:13:117:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":109:13:109:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":101:13:101:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":93:13:93:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":85:13:85:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:105|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:117|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":299:13:299:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":295:13:295:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":291:13:291:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":287:13:287:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":283:13:283:13|Repeat multiplier in concatenation evaluates to 1
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Ignoring initial value on _T_346_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Ignoring initial value on _T_346_2 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":64:7:64:78|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library work.
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":281:13:281:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":277:13:277:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":273:13:273:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1
@W: CG390 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":267:13:267:13|Repeat multiplier in concatenation evaluates to 1

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":147:13:147:19|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":145:13:145:19|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":143:13:143:19|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":135:13:135:19|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":127:13:127:19|Ignoring initial value on ram_data[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":119:13:119:19|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":111:13:111:19|Ignoring initial value on ram_source[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":103:13:103:19|Ignoring initial value on ram_size[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":95:13:95:19|Ignoring initial value on ram_param[0] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[1] - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":87:13:87:19|Ignoring initial value on ram_opcode[0] - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":64:7:64:94|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":157:13:157:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":746:10:746:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":163:13:163:19|Ignoring initial value on _T_707_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":161:13:161:19|Ignoring initial value on _T_707_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":159:13:159:19|Ignoring initial value on _T_707_0 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":115:13:115:19|Ignoring initial value on _T_518_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v":113:13:113:19|Ignoring initial value on _T_518_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 160MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":64:7:64:93|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":103:13:103:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":105:13:105:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":111:13:111:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":302:10:302:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":109:13:109:19|Ignoring initial value on _T_372_3 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":107:13:107:19|Ignoring initial value on _T_372_2 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v":64:7:64:110|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS (CPU Time 0h:00m:00s, Memory Used current: 160MB peak: 161MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":131:13:131:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":133:13:133:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":512:10:512:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":139:13:139:19|Ignoring initial value on _T_1852_2 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":137:13:137:19|Ignoring initial value on _T_1852_1 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":135:13:135:19|Ignoring initial value on _T_1852_0 - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:108|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":64:7:64:81|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":89:13:89:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":91:13:91:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":93:13:93:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":95:13:95:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v":85:13:85:19|Ignoring initial value on full - expecting simple constant expression
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:116|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":156:13:156:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":158:13:158:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":160:13:160:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":182:13:182:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":244:13:244:20|Ignoring initial value on _T_1232 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":222:13:222:20|Ignoring initial value on _T_1136 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":220:13:220:20|Ignoring initial value on _T_1060 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":214:13:214:20|Ignoring initial value on _T_1008 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":192:13:192:19|Ignoring initial value on _T_912 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":190:13:190:19|Ignoring initial value on _T_836 - expecting simple constant expression
@W: CG1138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":184:13:184:19|Ignoring initial value on _T_784 - expecting simple constant expression

Only the first 100 messages of id 'CG1138' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG1138' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1138} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 161MB peak: 162MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:121|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:112|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v":64:7:64:85|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":64:7:64:88|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v":64:7:64:93|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 163MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":64:7:64:84|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v":64:7:64:79|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 (CPU Time 0h:00m:00s, Memory Used current: 163MB peak: 164MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":64:7:64:82|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2014:81:2014:112|Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 173MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":64:7:64:103|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v":64:7:64:86|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v":64:7:64:97|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v":64:7:64:96|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v":64:7:64:95|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v":64:7:64:87|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:114|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":64:7:64:87|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v":64:7:64:103|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v":64:7:64:106|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 175MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":64:7:64:100|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":64:7:64:89|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@N: CG364 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":64:7:64:91|Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library work.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":184:93:184:136|Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v":138:8:138:30|Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v":69:0:69:5|Pruning unused bits 8 to 0 of RADDR_reg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 192MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2652:2:2652:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":1431:12:1431:35|Removing wire dcache_tag_init_mask_out, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Register bit s2_meta_uncorrectable_errors is always 0.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":433:2:433:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s .......
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":364:2:364:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 202MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1412:2:1412:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@N: CL189 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 204MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2506:2:2506:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":1494:128:1494:160|Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v":2843:2:2843:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":253:2:253:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v":306:2:306:7|Found RAM ram_opcode, depth=2, width=3
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":460:2:460:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":459:2:459:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v":141:2:141:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":131:2:131:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":375:2:375:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v":1869:2:1869:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	RESET_VECTOR_ADDR_1=32'b00000000000000001000000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	EXT_HALT=32'b00000000000000000000000000000000
	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|Removing wire DRV_TDO, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s .......
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v":103:34:103:40|*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0 .......
Finished optimization stage 1 on MIV_RV32IMA_L1_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 207MB)

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000100000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000010001
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010001
	PIPE=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000100000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":189:31:189:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":190:31:190:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":191:31:191:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":192:31:192:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":193:31:193:42|Removing wire l_BUSY_all_0, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":194:31:194:42|Removing wire l_BUSY_all_1, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":195:31:195:42|Removing wire l_BUSY_all_2, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":196:31:196:42|Removing wire l_BUSY_all_3, as it has the load but no drivers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":200:31:200:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":207:31:207:41|Removing wire hready_ctrl, as there is no assignment to it.
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":607:8:607:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":590:9:590:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":491:3:491:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":480:3:480:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":420:0:420:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":411:0:411:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":396:0:396:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":351:0:351:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 207MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 207MB)
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG2 .......
Finished optimization stage 1 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG3 .......
Finished optimization stage 1 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 204MB peak: 207MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on PF_SRAM_AHB_C0 .......
Finished optimization stage 1 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on BaseDesign .......
Finished optimization stage 1 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 2 on BaseDesign .......
Finished optimization stage 2 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0 .......
Finished optimization stage 2 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG3 .......
Finished optimization stage 2 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on CFG2 .......
Finished optimization stage 2 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 212MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":386:0:386:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":258:3:258:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":109:28:109:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_131072s_0s_0s_0s_1s_17_32s_32s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":66:10:66:14|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v":70:10:70:26|Input io_chainIn_update is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v":66:15:66:19|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v":70:16:70:32|Input io_chainIn_update is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v":66:16:66:20|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v":66:15:66:19|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":65:15:65:19|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":66:15:66:19|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v":67:15:67:26|Input io_deq_ready is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":537:2:537:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":538:2:538:7|Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v":70:16:70:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 214MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET (CPU Time 0h:00m:01s, Memory Used current: 224MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 233MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v":1570:2:1570:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v":65:16:65:20|Input clock is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v":67:16:67:27|Input io_deq_ready is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s .......
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":418:2:418:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v":65:16:65:20|Input clock is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":487:2:487:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x20_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 248MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v":2954:2:2954:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s (CPU Time 0h:00m:01s, Memory Used current: 233MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v":66:16:66:27|Input io_req_valid is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_2048x32_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_128x21_ECC_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_RAM_INIT_MUX (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v":64:6:64:8|Input CLK is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v":65:6:65:10|Input RESET is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RAM_INIT_0s (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 234MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 (CPU Time 0h:00m:00s, Memory Used current: 235MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER (CPU Time 0h:00m:01s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":85:16:85:39|Input auto_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":95:16:95:39|Input auto_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":96:16:96:38|Input auto_out_0_d_bits_param is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":97:16:97:37|Input auto_out_0_d_bits_size is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":99:16:99:37|Input auto_out_0_d_bits_sink is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v":66:16:66:20|Input reset is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 251MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":97:16:97:37|Input auto_out_3_d_bits_sink is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":128:16:128:37|Input auto_out_1_d_bits_sink is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":146:16:146:37|Input auto_out_0_d_bits_sink is unused.
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Finished optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z10 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_C1 .......
Finished optimization stage 2 on CoreTimer_C1 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreRESET_PF_C0 .......
Finished optimization stage 2 on CoreRESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CoreRESET_PF_C0_CoreRESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreJTAGDebug_TRST_C0 .......
Finished optimization stage 2 on CoreJTAGDebug_TRST_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREJTAGDEBUG_Z9 .......
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":28:8:28:17|Input UTRSTB_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":29:8:29:13|Input EN_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":30:8:30:14|Input TDI_SEC is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":50:8:50:16|Input TGT_TDO_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":58:8:58:16|Input TGT_TDO_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":66:8:66:16|Input TGT_TDO_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":74:8:74:16|Input TGT_TDO_4 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":82:8:82:16|Input TGT_TDO_5 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":90:8:90:16|Input TGT_TDO_6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":98:8:98:16|Input TGT_TDO_7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":106:8:106:16|Input TGT_TDO_8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":114:8:114:16|Input TGT_TDO_9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":122:8:122:17|Input TGT_TDO_10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":130:8:130:17|Input TGT_TDO_11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":138:8:138:17|Input TGT_TDO_12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":146:8:146:17|Input TGT_TDO_13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":154:8:154:17|Input TGT_TDO_14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":162:8:162:17|Input TGT_TDO_15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":164:8:164:52|Input UJTAG_BYPASS_TCK_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":165:8:165:52|Input UJTAG_BYPASS_TMS_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":166:8:166:52|Input UJTAG_BYPASS_TDI_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":167:8:167:54|Input UJTAG_BYPASS_TRSTB_0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":171:8:171:52|Input UJTAG_BYPASS_TCK_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":172:8:172:52|Input UJTAG_BYPASS_TMS_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":173:8:173:52|Input UJTAG_BYPASS_TDI_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":174:8:174:54|Input UJTAG_BYPASS_TRSTB_1 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":178:8:178:52|Input UJTAG_BYPASS_TCK_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":179:8:179:52|Input UJTAG_BYPASS_TMS_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":180:8:180:52|Input UJTAG_BYPASS_TDI_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":181:8:181:54|Input UJTAG_BYPASS_TRSTB_2 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":185:8:185:52|Input UJTAG_BYPASS_TCK_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":186:8:186:52|Input UJTAG_BYPASS_TMS_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":187:8:187:52|Input UJTAG_BYPASS_TDI_3 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":188:8:188:54|Input UJTAG_BYPASS_TRSTB_3 is unused.
Finished optimization stage 2 on COREJTAGDEBUG_Z9 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_OUT_C0 .......
Finished optimization stage 2 on CoreGPIO_OUT_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
Finished optimization stage 2 on CoreGPIO_OUT_C0_CoreGPIO_OUT_C0_0_CoreGPIO_Z8 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_IN_C0 .......
Finished optimization stage 2 on CoreGPIO_IN_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 .......
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreGPIO_IN_C0_CoreGPIO_IN_C0_0_CoreGPIO_Z7 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreAPB3_C0 .......
Finished optimization stage 2 on CoreAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on CoreAPB3_Z6 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on CoreAPB3_Z6 (CPU Time 0h:00m:00s, Memory Used current: 242MB peak: 285MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBTOAPB3_C0 .......
Finished optimization stage 2 on COREAHBTOAPB3_C0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBTOAPB3_26s_0s .......
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Finished optimization stage 2 on COREAHBTOAPB3_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Finished optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBL_C0 .......
Finished optimization stage 2 on CoreAHBL_C0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 .......
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Finished optimization stage 2 on CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite_Z5 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Finished optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Finished optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CL201 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Finished optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 (CPU Time 0h:00m:00s, Memory Used current: 244MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Finished optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Finished optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 (CPU Time 0h:00m:00s, Memory Used current: 247MB peak: 285MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG2_BD\synthesis\synwork\layer0.duruntime


