# do fulladder.do
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 22:05:30 on Aug 24,2025
# vlog fulladder.sv 
# -- Compiling module testbench
# -- Compiling module fulladder
# 
# Top level modules:
# 	testbench
# End time: 22:05:30 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2023.4_3 Compiler 2024.02 Feb 17 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 22:05:30 on Aug 24,2025
# vopt "+acc" work.testbench -o workopt 
# 
# Top level modules:
# 	testbench
# 
# Analyzing design...
# -- Loading module testbench
# -- Loading module fulladder
# Optimizing 2 design-units (inlining 0/2 module instances):
# -- Optimizing module testbench(fast)
# -- Optimizing module fulladder(fast)
# Optimized design name is workopt
# End time: 22:05:30 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim workopt 
# Start time: 22:05:30 on Aug 24,2025
# //  Questa Sim-64
# //  Version 2023.4_3 linux_x86_64 Feb 17 2024
# //
# //  Copyright 1991-2024 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.fulladder(fast)
#          8 tests completed with          0 errors
# ** Note: $stop    : fulladder.sv(51)
#    Time: 95 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at fulladder.sv line 51
# Stopped at fulladder.sv line 51
# total 80
# drwxrwxr-x  3 jstine jstine  4096 Aug 24 22:05 .
# drwxrwxr-x 11 jstine jstine  4096 Aug 24 22:05 ..
# -rwxrwxr-x  1 jstine jstine   241 Aug 24 22:05 fulladder.do
# -rw-rw-r--  1 jstine jstine   472 Aug 24 22:05 fulladder.out
# -rwxrwxr-x  1 jstine jstine  1673 Aug 24 22:05 fulladder.sv
# -rwxrwxr-x  1 jstine jstine    70 Aug 24 22:05 fulladder.tv
# -rw-rw-r--  1 jstine jstine   134 Aug 24 22:05 README.md
# -rw-rw-r--  1 jstine jstine  2005 Aug 24 22:05 transcript
# -rw-rw-r--  1 jstine jstine 49152 Aug 24 22:05 vsim.wlf
# drwxrwxr-x  5 jstine jstine  4096 Aug 24 22:05 work
# End time: 22:05:34 on Aug 24,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
