// Seed: 643254796
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  reg id_5;
  always @(*) begin
    id_2 = id_3 == 1;
    id_5 <= 1 << 1;
    id_1 <= id_5;
    id_2 = id_3;
    id_1 <= id_3 - id_5;
    id_1 <= 1;
    #1 begin
      id_3 <= #1 1'b0;
    end
  end
endmodule
