Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:16:52 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller/post_route_timing.rpt
| Design       : memory_controller
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
_str/ram_reg_0_7_0_0/SP/CLK    _str/out_reg[0]/D              9.019         
_str/ram_reg_0_7_4_4/SP/CLK    _str/out_reg[4]/D              9.019         
_str/ram_reg_0_7_2_2/SP/CLK    _str/out_reg[2]/D              9.027         
_str/ram_reg_0_7_6_6/SP/CLK    _str/out_reg[6]/D              9.027         
_str/ram_reg_0_7_3_3/SP/CLK    _str/out_reg[3]/D              9.028         
_str/ram_reg_0_7_7_7/SP/CLK    _str/out_reg[7]/D              9.028         
_str/ram_reg_0_7_1_1/SP/CLK    _str/out_reg[1]/D              9.029         
_str/ram_reg_0_7_5_5/SP/CLK    _str/out_reg[5]/D              9.029         



