// Seed: 3939123633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_6 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_10,
    input wand id_6,
    input wand id_7,
    output wire id_8
);
  logic [1 : 1] id_11;
  xor primCall (id_3, id_7, id_6, id_5, id_4, id_2, id_10, id_11, id_0);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_10,
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10
  );
endmodule
