OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of ibex_core ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation ibex_core (max_merge_res 50.0) ...
[INFO RCX-0040] Final 70650 rc segments
[INFO RCX-0439] Coupling Cap extraction ibex_core ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 133672 wires to be extracted
[INFO RCX-0442] 49% completion -- 65635 wires have been extracted
[INFO RCX-0442] 100% completion -- 133672 wires have been extracted
[INFO RCX-0045] Extract 17822 nets, 87639 rsegs, 87639 caps, 200031 ccs
[INFO RCX-0015] Finished extracting ibex_core.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 17822 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.100V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (119.985um, 119.700um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (143.140um, 108.400um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 4228.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.16e-01 V
Average IR drop  : 4.35e-01 V
Worstcase IR drop: 9.84e-01 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VSS = 4516.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 9.29e-01 V
Average IR drop  : 4.33e-01 V
Worstcase IR drop: 9.29e-01 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.14

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_31514_/CK ^
   0.46
_30928_/CK ^
   0.20      0.00       0.26


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31706_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   26.92    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  257.58    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  301.44    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.65 ^ max_length450/A (BUF_X32)
   171  420.12    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.22    0.18    0.85 ^ _31706_/RN (DFFR_X1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.46    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   11.68    0.03    0.05    0.17 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   40.13    0.02    0.05    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/A (BUF_X4)
     6   40.15    0.02    0.04    0.27 ^ clkbuf_2_0__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_0__leaf_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.27 ^ clkbuf_leaf_29_core_clock_gate_i.clk_o/A (BUF_X4)
    30   46.88    0.03    0.05    0.32 ^ clkbuf_leaf_29_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_29_core_clock_gate_i.clk_o (net)
                  0.03    0.01    0.32 ^ _31706_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.46    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   15.06    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   33.10    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   48.74    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.02    0.00    1.48 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.09    0.01    0.03    1.51 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.51 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.16    0.00    0.02    1.53 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.53 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.35    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.36    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   22.39    0.01    0.03    1.60 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.60 v _31718_/GN (DLL_X1)
     1    1.06    0.01    0.05    1.65 ^ _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.65 ^ _20322_/A2 (AND2_X1)
                                  1.65   data arrival time

                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   15.06    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   33.10    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   48.74    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.02    0.00    1.48 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.09    0.01    0.03    1.51 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.51 v _20322_/A1 (AND2_X1)
                          0.00    1.51   clock reconvergence pessimism
                          0.00    1.51   clock gating hold time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _31722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.46    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   11.68    0.03    0.05    0.17 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   40.13    0.02    0.05    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   44.52    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   38.38    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
     3    5.03    0.02    0.08    0.40 ^ _31722_/QN (DFFR_X1)
                                         _00091_ (net)
                  0.02    0.00    0.40 ^ _20094_/B2 (AOI21_X1)
     1    1.39    0.01    0.02    0.42 v _20094_/ZN (AOI21_X1)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_s[1] (net)
                  0.01    0.00    0.42 v _31722_/D (DFFR_X1)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.46    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   11.68    0.03    0.05    0.17 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   40.13    0.02    0.05    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   44.52    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/A (BUF_X4)
    30   38.38    0.02    0.04    0.32 ^ clkbuf_leaf_6_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_6_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.32 ^ _31722_/CK (DFFR_X1)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30420_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   26.92    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  257.58    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  301.44    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.65 ^ max_length450/A (BUF_X32)
   171  420.12    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.22    0.18    0.85 ^ max_length448/A (BUF_X32)
   147  333.74    0.02    0.03    0.89 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.11    0.09    0.97 ^ _30420_/RN (DFFR_X1)
                                  0.97   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   15.46    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    2.84 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   51.36    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_21_clk_i/A (BUF_X4)
     1    3.43    0.01    0.02    2.92 ^ clkbuf_leaf_21_clk_i/Z (BUF_X4)
                                         clknet_leaf_21_clk_i (net)
                  0.01    0.00    2.92 ^ clkbuf_level_0_1_2284_clk_i/A (BUF_X4)
     1    3.81    0.01    0.02    2.93 ^ clkbuf_level_0_1_2284_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2284_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2285_clk_i/A (BUF_X4)
     1    3.53    0.01    0.02    2.95 ^ clkbuf_level_1_1_2285_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2285_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2286_clk_i/A (BUF_X4)
     1    3.43    0.01    0.02    2.97 ^ clkbuf_level_2_1_2286_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2286_clk_i (net)
                  0.01    0.00    2.97 ^ clkbuf_level_3_1_2287_clk_i/A (BUF_X4)
    30   42.98    0.03    0.04    3.01 ^ clkbuf_level_3_1_2287_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2287_clk_i (net)
                  0.03    0.00    3.01 ^ _30420_/CK (DFFR_X1)
                          0.00    3.01   clock reconvergence pessimism
                          0.04    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  2.08   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   15.06    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   33.10    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   48.74    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.02    0.00    1.48 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.09    0.01    0.03    1.51 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.51 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.16    0.00    0.02    1.53 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.53 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.35    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.36    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   22.39    0.01    0.03    1.60 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.60 v _31718_/GN (DLL_X1)
     1    0.98    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   15.46    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    2.84 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31850_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.46    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   11.68    0.03    0.05    0.17 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   40.13    0.02    0.05    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   44.52    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/A (BUF_X4)
    30   41.12    0.03    0.04    0.32 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_2_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.32 ^ _31850_/CK (DFF_X2)
    14   58.67    0.07    0.18    0.50 ^ _31850_/Q (DFF_X2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.07    0.00    0.50 ^ max_cap410/A (BUF_X16)
    41  126.68    0.01    0.03    0.54 ^ max_cap410/Z (BUF_X16)
                                         net410 (net)
                  0.02    0.01    0.55 ^ max_cap409/A (BUF_X16)
    29  102.15    0.01    0.03    0.57 ^ max_cap409/Z (BUF_X16)
                                         net409 (net)
                  0.03    0.02    0.60 ^ max_cap407/A (BUF_X16)
    42  123.97    0.01    0.03    0.63 ^ max_cap407/Z (BUF_X16)
                                         net407 (net)
                  0.02    0.01    0.64 ^ max_cap406/A (BUF_X16)
    40  110.82    0.01    0.03    0.67 ^ max_cap406/Z (BUF_X16)
                                         net406 (net)
                  0.02    0.01    0.67 ^ max_cap405/A (BUF_X16)
    52  124.83    0.01    0.03    0.70 ^ max_cap405/Z (BUF_X16)
                                         net405 (net)
                  0.05    0.04    0.74 ^ _29214_/S (MUX2_X1)
     1    1.47    0.01    0.06    0.81 v _29214_/Z (MUX2_X1)
                                         _11153_ (net)
                  0.01    0.00    0.81 v _29215_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.86 v _29215_/Z (MUX2_X1)
                                         _11154_ (net)
                  0.01    0.00    0.86 v _29216_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.92 v _29216_/Z (MUX2_X1)
                                         _11155_ (net)
                  0.01    0.00    0.92 v _29217_/B (MUX2_X1)
     1    6.76    0.02    0.07    0.99 v _29217_/Z (MUX2_X1)
                                         _11156_ (net)
                  0.02    0.00    0.99 v _29235_/A2 (OAI22_X4)
     9   51.46    0.08    0.09    1.08 ^ _29235_/ZN (OAI22_X4)
                                         _11174_ (net)
                  0.08    0.01    1.08 ^ _29245_/A (MUX2_X2)
     6   32.51    0.04    0.09    1.18 ^ _29245_/Z (MUX2_X2)
                                         _11184_ (net)
                  0.04    0.00    1.18 ^ _29247_/A (INV_X4)
    10   39.53    0.02    0.03    1.21 v _29247_/ZN (INV_X4)
                                         _15659_ (net)
                  0.02    0.00    1.21 v _16688_/B (XNOR2_X1)
     1    1.17    0.02    0.04    1.25 v _16688_/ZN (XNOR2_X1)
                                         _11658_ (net)
                  0.02    0.00    1.25 v _16728_/A (MUX2_X1)
     2    4.82    0.01    0.07    1.32 v _16728_/Z (MUX2_X1)
                                         _15252_ (net)
                  0.01    0.00    1.32 v _29616_/A (HA_X1)
     2    3.74    0.03    0.04    1.36 ^ _29616_/S (HA_X1)
                                         _15255_ (net)
                  0.03    0.00    1.36 ^ _16926_/B1 (OAI21_X1)
     1    1.00    0.01    0.02    1.37 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.37 v _16927_/A2 (AND2_X1)
     2    2.61    0.01    0.04    1.41 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.41 v _17357_/A2 (OR4_X1)
     1    2.97    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2   10.04    0.04    0.06    1.57 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.04    0.00    1.58 ^ _17359_/A2 (OR2_X1)
     2    5.73    0.02    0.04    1.62 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.62 ^ _17530_/A3 (NAND3_X1)
     2    4.94    0.03    0.03    1.65 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.65 v _17703_/B2 (OAI21_X2)
     3    8.54    0.03    0.05    1.70 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.70 ^ _18032_/B2 (AOI21_X2)
     3    8.54    0.02    0.03    1.73 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.73 v _20721_/B2 (OAI221_X2)
     2    5.29    0.04    0.06    1.79 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.79 ^ _20722_/B1 (AOI21_X1)
     1    1.83    0.01    0.02    1.81 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.81 v _20723_/B2 (OAI21_X1)
     1    2.83    0.02    0.04    1.85 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.85 ^ _29274_/CI (FA_X1)
     1    4.53    0.02    0.06    1.90 ^ _29274_/CO (FA_X1)
                                         _13987_ (net)
                  0.02    0.00    1.91 ^ _18571_/A (XOR2_X2)
     7   28.95    0.08    0.11    2.02 ^ _18571_/Z (XOR2_X2)
                                         net172 (net)
                  0.08    0.00    2.02 ^ _20057_/A (INV_X2)
     3   20.88    0.03    0.03    2.05 v _20057_/ZN (INV_X2)
                                         _04456_ (net)
                  0.03    0.00    2.06 v _20058_/A2 (OAI22_X1)
     1    2.02    0.03    0.04    2.10 ^ _20058_/ZN (OAI22_X1)
                                         _04457_ (net)
                  0.03    0.00    2.10 ^ _20059_/A (AOI21_X1)
     1    1.65    0.02    0.02    2.11 v _20059_/ZN (AOI21_X1)
                                         _04458_ (net)
                  0.02    0.00    2.11 v _20061_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.14 ^ _20061_/ZN (OAI21_X1)
                                         _04460_ (net)
                  0.02    0.00    2.14 ^ _20062_/B (MUX2_X1)
     1    4.54    0.02    0.05    2.18 ^ _20062_/Z (MUX2_X1)
                                         _04461_ (net)
                  0.02    0.00    2.18 ^ _20063_/A2 (NAND2_X1)
     2    4.39    0.01    0.02    2.21 v _20063_/ZN (NAND2_X1)
                                         _04462_ (net)
                  0.01    0.00    2.21 v _20065_/A (OAI21_X1)
     2    4.36    0.03    0.03    2.23 ^ _20065_/ZN (OAI21_X1)
                                         _16195_ (net)
                  0.03    0.00    2.23 ^ _20066_/A (MUX2_X1)
     2    3.32    0.01    0.05    2.28 ^ _20066_/Z (MUX2_X1)
                                         net240 (net)
                  0.01    0.00    2.28 ^ output240/A (BUF_X1)
     1    0.30    0.00    0.02    2.30 ^ output240/Z (BUF_X1)
                                         instr_addr_o[30] (net)
                  0.00    0.00    2.30 ^ instr_addr_o[30] (out)
                                  2.30   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _30420_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.56    0.56 ^ input external delay
     1   26.92    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.56 ^ input148/A (BUF_X32)
    94  257.58    0.01    0.02    0.58 ^ input148/Z (BUF_X32)
                                         net148 (net)
                  0.03    0.02    0.60 ^ max_length451/A (BUF_X32)
   105  301.44    0.01    0.03    0.63 ^ max_length451/Z (BUF_X32)
                                         net451 (net)
                  0.03    0.02    0.65 ^ max_length450/A (BUF_X32)
   171  420.12    0.01    0.03    0.67 ^ max_length450/Z (BUF_X32)
                                         net450 (net)
                  0.22    0.18    0.85 ^ max_length448/A (BUF_X32)
   147  333.74    0.02    0.03    0.89 ^ max_length448/Z (BUF_X32)
                                         net448 (net)
                  0.11    0.09    0.97 ^ _30420_/RN (DFFR_X1)
                                  0.97   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   15.46    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    2.84 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
     9   51.36    0.03    0.05    2.89 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
                                         clknet_2_1__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_21_clk_i/A (BUF_X4)
     1    3.43    0.01    0.02    2.92 ^ clkbuf_leaf_21_clk_i/Z (BUF_X4)
                                         clknet_leaf_21_clk_i (net)
                  0.01    0.00    2.92 ^ clkbuf_level_0_1_2284_clk_i/A (BUF_X4)
     1    3.81    0.01    0.02    2.93 ^ clkbuf_level_0_1_2284_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2284_clk_i (net)
                  0.01    0.00    2.93 ^ clkbuf_level_1_1_2285_clk_i/A (BUF_X4)
     1    3.53    0.01    0.02    2.95 ^ clkbuf_level_1_1_2285_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2285_clk_i (net)
                  0.01    0.00    2.95 ^ clkbuf_level_2_1_2286_clk_i/A (BUF_X4)
     1    3.43    0.01    0.02    2.97 ^ clkbuf_level_2_1_2286_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2286_clk_i (net)
                  0.01    0.00    2.97 ^ clkbuf_level_3_1_2287_clk_i/A (BUF_X4)
    30   42.98    0.03    0.04    3.01 ^ clkbuf_level_3_1_2287_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2287_clk_i (net)
                  0.03    0.00    3.01 ^ _30420_/CK (DFFR_X1)
                          0.00    3.01   clock reconvergence pessimism
                          0.04    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  2.08   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock source latency
     1   15.06    0.00    0.00    1.40 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    1.40 v clkbuf_0_clk_i/A (BUF_X4)
     4   33.10    0.01    0.03    1.43 v clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.01    0.00    1.43 v clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   48.74    0.01    0.04    1.47 v clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.02    0.00    1.48 v clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.09    0.01    0.03    1.51 v clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    1.51 v clkbuf_level_0_1_2076_clk_i/A (BUF_X4)
     1    3.16    0.00    0.02    1.53 v clkbuf_level_0_1_2076_clk_i/Z (BUF_X4)
                                         clknet_level_0_1_2076_clk_i (net)
                  0.00    0.00    1.53 v clkbuf_level_1_1_2077_clk_i/A (BUF_X4)
     1    3.35    0.00    0.02    1.55 v clkbuf_level_1_1_2077_clk_i/Z (BUF_X4)
                                         clknet_level_1_1_2077_clk_i (net)
                  0.00    0.00    1.55 v clkbuf_level_2_1_2078_clk_i/A (BUF_X4)
     1    3.36    0.00    0.02    1.57 v clkbuf_level_2_1_2078_clk_i/Z (BUF_X4)
                                         clknet_level_2_1_2078_clk_i (net)
                  0.00    0.00    1.57 v clkbuf_level_3_1_2079_clk_i/A (BUF_X4)
     7   22.39    0.01    0.03    1.60 v clkbuf_level_3_1_2079_clk_i/Z (BUF_X4)
                                         clknet_level_3_1_2079_clk_i (net)
                  0.01    0.00    1.60 v _31718_/GN (DLL_X1)
     1    0.98    0.01    0.07    1.67 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.67 v _20322_/A2 (AND2_X1)
                                  1.67   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock source latency
     1   15.46    0.00    0.00    2.80 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    2.80 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    2.84 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    2.84 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    2.89 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    2.89 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    2.92 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    2.92 ^ _20322_/A1 (AND2_X1)
                          0.00    2.92   clock reconvergence pessimism
                          0.00    2.92   clock gating setup time
                                  2.92   data required time
-----------------------------------------------------------------------------
                                  2.92   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.25   slack (MET)


Startpoint: _31850_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.46    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
     4   34.69    0.02    0.03    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
                                         clknet_0_clk_i (net)
                  0.02    0.00    0.04 ^ clkbuf_2_3__f_clk_i/A (BUF_X4)
     8   51.93    0.03    0.05    0.09 ^ clkbuf_2_3__f_clk_i/Z (BUF_X4)
                                         clknet_2_3__leaf_clk_i (net)
                  0.03    0.00    0.09 ^ clkbuf_leaf_19_clk_i/A (BUF_X4)
     2    9.53    0.01    0.03    0.12 ^ clkbuf_leaf_19_clk_i/Z (BUF_X4)
                                         clknet_leaf_19_clk_i (net)
                  0.01    0.00    0.12 ^ _20322_/A1 (AND2_X1)
     1   11.68    0.03    0.05    0.17 ^ _20322_/ZN (AND2_X1)
                                         core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.18 ^ clkbuf_0_core_clock_gate_i.clk_o/A (BUF_X4)
     4   40.13    0.02    0.05    0.22 ^ clkbuf_0_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_0_core_clock_gate_i.clk_o (net)
                  0.02    0.00    0.22 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/A (BUF_X4)
     8   44.52    0.03    0.05    0.27 ^ clkbuf_2_1__f_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_2_1__leaf_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.27 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/A (BUF_X4)
    30   41.12    0.03    0.04    0.32 ^ clkbuf_leaf_2_core_clock_gate_i.clk_o/Z (BUF_X4)
                                         clknet_leaf_2_core_clock_gate_i.clk_o (net)
                  0.03    0.00    0.32 ^ _31850_/CK (DFF_X2)
    14   58.67    0.07    0.18    0.50 ^ _31850_/Q (DFF_X2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.07    0.00    0.50 ^ max_cap410/A (BUF_X16)
    41  126.68    0.01    0.03    0.54 ^ max_cap410/Z (BUF_X16)
                                         net410 (net)
                  0.02    0.01    0.55 ^ max_cap409/A (BUF_X16)
    29  102.15    0.01    0.03    0.57 ^ max_cap409/Z (BUF_X16)
                                         net409 (net)
                  0.03    0.02    0.60 ^ max_cap407/A (BUF_X16)
    42  123.97    0.01    0.03    0.63 ^ max_cap407/Z (BUF_X16)
                                         net407 (net)
                  0.02    0.01    0.64 ^ max_cap406/A (BUF_X16)
    40  110.82    0.01    0.03    0.67 ^ max_cap406/Z (BUF_X16)
                                         net406 (net)
                  0.02    0.01    0.67 ^ max_cap405/A (BUF_X16)
    52  124.83    0.01    0.03    0.70 ^ max_cap405/Z (BUF_X16)
                                         net405 (net)
                  0.05    0.04    0.74 ^ _29214_/S (MUX2_X1)
     1    1.47    0.01    0.06    0.81 v _29214_/Z (MUX2_X1)
                                         _11153_ (net)
                  0.01    0.00    0.81 v _29215_/B (MUX2_X1)
     1    1.12    0.01    0.06    0.86 v _29215_/Z (MUX2_X1)
                                         _11154_ (net)
                  0.01    0.00    0.86 v _29216_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.92 v _29216_/Z (MUX2_X1)
                                         _11155_ (net)
                  0.01    0.00    0.92 v _29217_/B (MUX2_X1)
     1    6.76    0.02    0.07    0.99 v _29217_/Z (MUX2_X1)
                                         _11156_ (net)
                  0.02    0.00    0.99 v _29235_/A2 (OAI22_X4)
     9   51.46    0.08    0.09    1.08 ^ _29235_/ZN (OAI22_X4)
                                         _11174_ (net)
                  0.08    0.01    1.08 ^ _29245_/A (MUX2_X2)
     6   32.51    0.04    0.09    1.18 ^ _29245_/Z (MUX2_X2)
                                         _11184_ (net)
                  0.04    0.00    1.18 ^ _29247_/A (INV_X4)
    10   39.53    0.02    0.03    1.21 v _29247_/ZN (INV_X4)
                                         _15659_ (net)
                  0.02    0.00    1.21 v _16688_/B (XNOR2_X1)
     1    1.17    0.02    0.04    1.25 v _16688_/ZN (XNOR2_X1)
                                         _11658_ (net)
                  0.02    0.00    1.25 v _16728_/A (MUX2_X1)
     2    4.82    0.01    0.07    1.32 v _16728_/Z (MUX2_X1)
                                         _15252_ (net)
                  0.01    0.00    1.32 v _29616_/A (HA_X1)
     2    3.74    0.03    0.04    1.36 ^ _29616_/S (HA_X1)
                                         _15255_ (net)
                  0.03    0.00    1.36 ^ _16926_/B1 (OAI21_X1)
     1    1.00    0.01    0.02    1.37 v _16926_/ZN (OAI21_X1)
                                         _11880_ (net)
                  0.01    0.00    1.37 v _16927_/A2 (AND2_X1)
     2    2.61    0.01    0.04    1.41 v _16927_/ZN (AND2_X1)
                                         _11881_ (net)
                  0.01    0.00    1.41 v _17357_/A2 (OR4_X1)
     1    2.97    0.02    0.11    1.51 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    1.51 v _17358_/A (AOI21_X2)
     2   10.04    0.04    0.06    1.57 ^ _17358_/ZN (AOI21_X2)
                                         _12285_ (net)
                  0.04    0.00    1.58 ^ _17359_/A2 (OR2_X1)
     2    5.73    0.02    0.04    1.62 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    1.62 ^ _17530_/A3 (NAND3_X1)
     2    4.94    0.03    0.03    1.65 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.03    0.00    1.65 v _17703_/B2 (OAI21_X2)
     3    8.54    0.03    0.05    1.70 ^ _17703_/ZN (OAI21_X2)
                                         _12605_ (net)
                  0.03    0.00    1.70 ^ _18032_/B2 (AOI21_X2)
     3    8.54    0.02    0.03    1.73 v _18032_/ZN (AOI21_X2)
                                         _13971_ (net)
                  0.02    0.00    1.73 v _20721_/B2 (OAI221_X2)
     2    5.29    0.04    0.06    1.79 ^ _20721_/ZN (OAI221_X2)
                                         _13981_ (net)
                  0.04    0.00    1.79 ^ _20722_/B1 (AOI21_X1)
     1    1.83    0.01    0.02    1.81 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.01    0.00    1.81 v _20723_/B2 (OAI21_X1)
     1    2.83    0.02    0.04    1.85 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    1.85 ^ _29274_/CI (FA_X1)
     1    4.53    0.02    0.06    1.90 ^ _29274_/CO (FA_X1)
                                         _13987_ (net)
                  0.02    0.00    1.91 ^ _18571_/A (XOR2_X2)
     7   28.95    0.08    0.11    2.02 ^ _18571_/Z (XOR2_X2)
                                         net172 (net)
                  0.08    0.00    2.02 ^ _20057_/A (INV_X2)
     3   20.88    0.03    0.03    2.05 v _20057_/ZN (INV_X2)
                                         _04456_ (net)
                  0.03    0.00    2.06 v _20058_/A2 (OAI22_X1)
     1    2.02    0.03    0.04    2.10 ^ _20058_/ZN (OAI22_X1)
                                         _04457_ (net)
                  0.03    0.00    2.10 ^ _20059_/A (AOI21_X1)
     1    1.65    0.02    0.02    2.11 v _20059_/ZN (AOI21_X1)
                                         _04458_ (net)
                  0.02    0.00    2.11 v _20061_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.14 ^ _20061_/ZN (OAI21_X1)
                                         _04460_ (net)
                  0.02    0.00    2.14 ^ _20062_/B (MUX2_X1)
     1    4.54    0.02    0.05    2.18 ^ _20062_/Z (MUX2_X1)
                                         _04461_ (net)
                  0.02    0.00    2.18 ^ _20063_/A2 (NAND2_X1)
     2    4.39    0.01    0.02    2.21 v _20063_/ZN (NAND2_X1)
                                         _04462_ (net)
                  0.01    0.00    2.21 v _20065_/A (OAI21_X1)
     2    4.36    0.03    0.03    2.23 ^ _20065_/ZN (OAI21_X1)
                                         _16195_ (net)
                  0.03    0.00    2.23 ^ _20066_/A (MUX2_X1)
     2    3.32    0.01    0.05    2.28 ^ _20066_/Z (MUX2_X1)
                                         net240 (net)
                  0.01    0.00    2.28 ^ output240/A (BUF_X1)
     1    0.30    0.00    0.02    2.30 ^ output240/Z (BUF_X1)
                                         instr_addr_o[30] (net)
                  0.00    0.00    2.30 ^ instr_addr_o[30] (out)
                                  2.30   data arrival time

                          2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (propagated)
                          0.00    2.80   clock reconvergence pessimism
                         -0.56    2.24   output external delay
                                  2.24   data required time
-----------------------------------------------------------------------------
                                  2.24   data required time
                                 -2.30   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_26135_/ZN                            101.01  105.23   -4.22 (VIOLATED)
_31846_/Q                             121.15  124.13   -2.98 (VIOLATED)
_18569_/ZN                             25.63   27.92   -2.29 (VIOLATED)
_16686_/ZN                             11.48   13.38   -1.89 (VIOLATED)
_18706_/ZN                             11.48   13.34   -1.85 (VIOLATED)
_17935_/ZN                             25.63   27.09   -1.45 (VIOLATED)
_18944_/Z                              50.51   51.92   -1.41 (VIOLATED)
_17859_/ZN                             25.63   27.02   -1.38 (VIOLATED)
_17745_/ZN                             43.87   45.24   -1.37 (VIOLATED)
_21275_/ZN                             11.48   12.85   -1.37 (VIOLATED)
_21192_/ZN                             11.48   11.83   -0.35 (VIOLATED)
_27581_/ZN                             63.32   63.46   -0.14 (VIOLATED)
_20228_/ZN                             11.48   11.58   -0.10 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.05521462485194206

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2781

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-4.215825080871582

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
101.01300048828125

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0417

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 13

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 5

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.3010

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0610

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-2.651021

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.54e-03   2.69e-03   1.72e-04   1.14e-02   8.1%
Combinational          6.60e-02   6.27e-02   5.12e-04   1.29e-01  91.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.45e-02   6.54e-02   6.84e-04   1.41e-01 100.0%
                          53.0%      46.5%       0.5%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 31341 u^2 56% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:18.64[h:]min:sec. CPU time: user 18.46 sys 0.15 (99%). Peak memory: 444912KB.
