{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748449804165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748449804165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 18:30:04 2025 " "Processing started: Wed May 28 18:30:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748449804165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449804165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449804165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748449804685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748449804685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/unite_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/unite_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_Traitement-rtl " "Found design unit 1: Unite_Traitement-rtl" {  } { { "../src/UNITE_TRAITEMENT.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_Traitement " "Found entity 1: Unite_Traitement" {  } { { "../src/UNITE_TRAITEMENT.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/unite_gestion_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/unite_gestion_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_Gestion_Instructions-rtl " "Found design unit 1: Unite_Gestion_Instructions-rtl" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_Gestion_Instructions " "Found entity 1: Unite_Gestion_Instructions" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/sign_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/sign_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extension-rtl " "Found design unit 1: sign_extension-rtl" {  } { { "../src/sign_extension.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/sign_extension.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812185 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "../src/sign_extension.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/sign_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/SEVEN_SEG.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812189 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/SEVEN_SEG.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/register_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/register_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_PSR-rtl " "Found design unit 1: register_PSR-rtl" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812193 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_PSR " "Found entity 1: register_PSR" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banc_Registres-rtl " "Found design unit 1: Banc_Registres-rtl" {  } { { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812196 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banc_Registres " "Found entity 1: Banc_Registres" {  } { { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/reg_aff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/reg_aff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAff-rtl " "Found design unit 1: RegAff-rtl" {  } { { "../src/reg_aff.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/reg_aff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812200 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAff " "Found entity 1: RegAff" {  } { { "../src/reg_aff.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/reg_aff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812204 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/multiplexeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/multiplexeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexeur-rtl " "Found design unit 1: Multiplexeur-rtl" {  } { { "../src/multiplexeur.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/multiplexeur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexeur " "Found entity 1: Multiplexeur" {  } { { "../src/multiplexeur.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/multiplexeur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812222 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812226 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_decryptor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/instruction_decryptor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decryptor-rtl " "Found design unit 1: instruction_decryptor-rtl" {  } { { "../src/instruction_decryptor.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_decryptor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812230 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decryptor " "Found entity 1: instruction_decryptor" {  } { { "../src/instruction_decryptor.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_decryptor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812234 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/command_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/command_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 command_register-rtl " "Found design unit 1: command_register-rtl" {  } { { "../src/command_register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/command_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812238 ""} { "Info" "ISGN_ENTITY_NAME" "1 command_register " "Found entity 1: command_register" {  } { { "../src/command_register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/command_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mleve/desktop/vhdl/cpu_vhdl/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mleve/desktop/vhdl/cpu_vhdl/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748449812242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748449812337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_Gestion_Instructions Unite_Gestion_Instructions:U_Gestion " "Elaborating entity \"Unite_Gestion_Instructions\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\"" {  } { { "../src/cpu.vhd" "U_Gestion" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur Unite_Gestion_Instructions:U_Gestion\|Multiplexeur:U_Multiplexeur_PC " "Elaborating entity \"Multiplexeur\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|Multiplexeur:U_Multiplexeur_PC\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Multiplexeur_PC" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory " "Elaborating entity \"instruction_memory\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Instruction_Memory" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension Unite_Gestion_Instructions:U_Gestion\|sign_extension:U_Sign_Extension_Offset " "Elaborating entity \"sign_extension\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|sign_extension:U_Sign_Extension_Offset\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_Sign_Extension_Offset" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Unite_Gestion_Instructions:U_Gestion\|PC:U_PC " "Elaborating entity \"PC\" for hierarchy \"Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\"" {  } { { "../src/UNITE_GESTION_INSTRUCTIONS.vhd" "U_PC" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_GESTION_INSTRUCTIONS.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decryptor instruction_decryptor:U_Decodeur " "Elaborating entity \"instruction_decryptor\" for hierarchy \"instruction_decryptor:U_Decodeur\"" {  } { { "../src/cpu.vhd" "U_Decodeur" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexeur Multiplexeur:U_Multiplexeur " "Elaborating entity \"Multiplexeur\" for hierarchy \"Multiplexeur:U_Multiplexeur\"" {  } { { "../src/cpu.vhd" "U_Multiplexeur" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_Traitement Unite_Traitement:U_Traitement " "Elaborating entity \"Unite_Traitement\" for hierarchy \"Unite_Traitement:U_Traitement\"" {  } { { "../src/cpu.vhd" "U_Traitement" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banc_Registres Unite_Traitement:U_Traitement\|Banc_Registres:U_Registre " "Elaborating entity \"Banc_Registres\" for hierarchy \"Unite_Traitement:U_Traitement\|Banc_Registres:U_Registre\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Registre" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Unite_Traitement:U_Traitement\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"Unite_Traitement:U_Traitement\|ALU:U_ALU\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_ALU" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F alu.vhd(19) " "Verilog HDL or VHDL warning at alu.vhd(19): object \"F\" assigned a value but never read" {  } { { "../src/alu.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/alu.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748449812400 "|cpu|Unite_Traitement:U_Traitement|ALU:U_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension Unite_Traitement:U_Traitement\|sign_extension:U_Sign_Extension " "Elaborating entity \"sign_extension\" for hierarchy \"Unite_Traitement:U_Traitement\|sign_extension:U_Sign_Extension\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Sign_Extension" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Unite_Traitement:U_Traitement\|memory:U_Memory " "Elaborating entity \"memory\" for hierarchy \"Unite_Traitement:U_Traitement\|memory:U_Memory\"" {  } { { "../src/UNITE_TRAITEMENT.vhd" "U_Memory" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/UNITE_TRAITEMENT.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_PSR register_PSR:U_RegisterPSR " "Elaborating entity \"register_PSR\" for hierarchy \"register_PSR:U_RegisterPSR\"" {  } { { "../src/cpu.vhd" "U_RegisterPSR" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812550 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PSR_temp register_PSR.vhd(15) " "VHDL Process Statement warning at register_PSR.vhd(15): inferring latch(es) for signal or variable \"PSR_temp\", which holds its previous value in one or more paths through the process" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1748449812551 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[28\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[28\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812551 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[29\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[29\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812551 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[30\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[30\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812551 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR_temp\[31\] register_PSR.vhd(15) " "Inferred latch for \"PSR_temp\[31\]\" at register_PSR.vhd(15)" {  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449812551 "|cpu|register_PSR:U_RegisterPSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegAff RegAff:U_Display_Register " "Elaborating entity \"RegAff\" for hierarchy \"RegAff:U_Display_Register\"" {  } { { "../src/cpu.vhd" "U_Display_Register" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:U_HEX0 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:U_HEX0\"" {  } { { "../src/cpu.vhd" "U_HEX0" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/cpu.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449812556 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\|mem " "RAM logic \"Unite_Gestion_Instructions:U_Gestion\|instruction_memory:U_Instruction_Memory\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instruction_memory.vhd" "mem" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/instruction_memory.vhd" 29 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1748449813062 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1748449813062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "register_PSR:U_RegisterPSR\|PSR_temp\[31\] " "Latch register_PSR:U_RegisterPSR\|PSR_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " "Ports D and ENA on the latch are fed by the same signal Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]" {  } { { "../src/pc.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/pc.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748449817044 ""}  } { { "../src/register_PSR.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register_PSR.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748449817044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/memory.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/memory.vhd" 36 -1 0 } } { "../src/register.vhd" "" { Text "C:/Users/mleve/Desktop/VHDL/cpu_vhdl/src/register.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748449817054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748449817054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748449818123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "154 " "154 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748449819751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748449819998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748449819998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4290 " "Implemented 4290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748449820196 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748449820196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4260 " "Implemented 4260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748449820196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748449820196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748449820214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 18:30:20 2025 " "Processing ended: Wed May 28 18:30:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748449820214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748449820214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748449820214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748449820214 ""}
