//! Manually partitioned using 'fd . lib -e .td' output from root/llvm
pub const execution_engine = "llvm/lib/ExecutionEngine/JITLink/COFFOptions.td";

pub const aarch64 = [_][]const u8{
    "llvm/lib/Target/AArch64/AArch64.td",
    "llvm/lib/Target/AArch64/AArch64CallingConvention.td",
    "llvm/lib/Target/AArch64/AArch64Combine.td",
    "llvm/lib/Target/AArch64/AArch64FMV.td",
    "llvm/lib/Target/AArch64/AArch64Features.td",
    "llvm/lib/Target/AArch64/AArch64InstrAtomics.td",
    "llvm/lib/Target/AArch64/AArch64InstrFormats.td",
    "llvm/lib/Target/AArch64/AArch64InstrGISel.td",
    "llvm/lib/Target/AArch64/AArch64InstrInfo.td",
    "llvm/lib/Target/AArch64/AArch64PfmCounters.td",
    "llvm/lib/Target/AArch64/AArch64Processors.td",
    "llvm/lib/Target/AArch64/AArch64RegisterBanks.td",
    "llvm/lib/Target/AArch64/AArch64RegisterInfo.td",
    "llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td",
    "llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td",
    "llvm/lib/Target/AArch64/AArch64SchedA320.td",
    "llvm/lib/Target/AArch64/AArch64SchedA510.td",
    "llvm/lib/Target/AArch64/AArch64SchedA53.td",
    "llvm/lib/Target/AArch64/AArch64SchedA55.td",
    "llvm/lib/Target/AArch64/AArch64SchedA57.td",
    "llvm/lib/Target/AArch64/AArch64SchedA57WriteRes.td",
    "llvm/lib/Target/AArch64/AArch64SchedA64FX.td",
    "llvm/lib/Target/AArch64/AArch64SchedAmpere1.td",
    "llvm/lib/Target/AArch64/AArch64SchedAmpere1B.td",
    "llvm/lib/Target/AArch64/AArch64SchedCyclone.td",
    "llvm/lib/Target/AArch64/AArch64SchedExynosM3.td",
    "llvm/lib/Target/AArch64/AArch64SchedExynosM4.td",
    "llvm/lib/Target/AArch64/AArch64SchedExynosM5.td",
    "llvm/lib/Target/AArch64/AArch64SchedFalkor.td",
    "llvm/lib/Target/AArch64/AArch64SchedFalkorDetails.td",
    "llvm/lib/Target/AArch64/AArch64SchedKryo.td",
    "llvm/lib/Target/AArch64/AArch64SchedKryoDetails.td",
    "llvm/lib/Target/AArch64/AArch64SchedNeoverseN1.td",
    "llvm/lib/Target/AArch64/AArch64SchedNeoverseN2.td",
    "llvm/lib/Target/AArch64/AArch64SchedNeoverseN3.td",
    "llvm/lib/Target/AArch64/AArch64SchedNeoverseV1.td",
    "llvm/lib/Target/AArch64/AArch64SchedNeoverseV2.td",
    "llvm/lib/Target/AArch64/AArch64SchedOryon.td",
    "llvm/lib/Target/AArch64/AArch64SchedPredExynos.td",
    "llvm/lib/Target/AArch64/AArch64SchedPredNeoverse.td",
    "llvm/lib/Target/AArch64/AArch64SchedPredicates.td",
    "llvm/lib/Target/AArch64/AArch64SchedTSV110.td",
    "llvm/lib/Target/AArch64/AArch64SchedThunderX.td",
    "llvm/lib/Target/AArch64/AArch64SchedThunderX2T99.td",
    "llvm/lib/Target/AArch64/AArch64SchedThunderX3T110.td",
    "llvm/lib/Target/AArch64/AArch64Schedule.td",
    "llvm/lib/Target/AArch64/AArch64SystemOperands.td",
    "llvm/lib/Target/AArch64/SMEInstrFormats.td",
    "llvm/lib/Target/AArch64/SVEInstrFormats.td",
};

pub const amdgpu = [_][]const u8{
    "llvm/lib/Target/AMDGPU/AMDGPU.td",
    "llvm/lib/Target/AMDGPU/AMDGPUCallingConv.td",
    "llvm/lib/Target/AMDGPU/AMDGPUCombine.td",
    "llvm/lib/Target/AMDGPU/AMDGPUFeatures.td",
    "llvm/lib/Target/AMDGPU/AMDGPUGISel.td",
    "llvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td",
    "llvm/lib/Target/AMDGPU/AMDGPUInstructions.td",
    "llvm/lib/Target/AMDGPU/AMDGPUPredicateControl.td",
    "llvm/lib/Target/AMDGPU/AMDGPURegisterBanks.td",
    "llvm/lib/Target/AMDGPU/AMDGPUSearchableTables.td",
    "llvm/lib/Target/AMDGPU/BUFInstructions.td",
    "llvm/lib/Target/AMDGPU/CaymanInstructions.td",
    "llvm/lib/Target/AMDGPU/DSDIRInstructions.td",
    "llvm/lib/Target/AMDGPU/DSInstructions.td",
    "llvm/lib/Target/AMDGPU/EXPInstructions.td",
    "llvm/lib/Target/AMDGPU/EvergreenInstructions.td",
    "llvm/lib/Target/AMDGPU/FLATInstructions.td",
    "llvm/lib/Target/AMDGPU/GCNProcessors.td",
    "llvm/lib/Target/AMDGPU/InstCombineTables.td",
    "llvm/lib/Target/AMDGPU/MIMGInstructions.td",
    "llvm/lib/Target/AMDGPU/R600.td",
    "llvm/lib/Target/AMDGPU/R600InstrFormats.td",
    "llvm/lib/Target/AMDGPU/R600InstrInfo.td",
    "llvm/lib/Target/AMDGPU/R600Instructions.td",
    "llvm/lib/Target/AMDGPU/R600Processors.td",
    "llvm/lib/Target/AMDGPU/R600RegisterInfo.td",
    "llvm/lib/Target/AMDGPU/R600Schedule.td",
    "llvm/lib/Target/AMDGPU/R700Instructions.td",
    "llvm/lib/Target/AMDGPU/SIInstrFormats.td",
    "llvm/lib/Target/AMDGPU/SIInstrInfo.td",
    "llvm/lib/Target/AMDGPU/SIInstructions.td",
    "llvm/lib/Target/AMDGPU/SIRegisterInfo.td",
    "llvm/lib/Target/AMDGPU/SISchedule.td",
    "llvm/lib/Target/AMDGPU/SMInstructions.td",
    "llvm/lib/Target/AMDGPU/SOPInstructions.td",
    "llvm/lib/Target/AMDGPU/VIInstrFormats.td",
    "llvm/lib/Target/AMDGPU/VINTERPInstructions.td",
    "llvm/lib/Target/AMDGPU/VOP1Instructions.td",
    "llvm/lib/Target/AMDGPU/VOP2Instructions.td",
    "llvm/lib/Target/AMDGPU/VOP3Instructions.td",
    "llvm/lib/Target/AMDGPU/VOP3PInstructions.td",
    "llvm/lib/Target/AMDGPU/VOPCInstructions.td",
    "llvm/lib/Target/AMDGPU/VOPDInstructions.td",
    "llvm/lib/Target/AMDGPU/VOPInstructions.td",
};

pub const arc = [_][]const u8{
    "llvm/lib/Target/ARC/ARC.td",
    "llvm/lib/Target/ARC/ARCCallingConv.td",
    "llvm/lib/Target/ARC/ARCInstrFormats.td",
    "llvm/lib/Target/ARC/ARCInstrInfo.td",
    "llvm/lib/Target/ARC/ARCRegisterInfo.td",
};

pub const arm = [_][]const u8{
    "llvm/lib/Target/ARM/ARM.td",
    "llvm/lib/Target/ARM/ARMArchitectures.td",
    "llvm/lib/Target/ARM/ARMCallingConv.td",
    "llvm/lib/Target/ARM/ARMFeatures.td",
    "llvm/lib/Target/ARM/ARMInstrCDE.td",
    "llvm/lib/Target/ARM/ARMInstrFormats.td",
    "llvm/lib/Target/ARM/ARMInstrInfo.td",
    "llvm/lib/Target/ARM/ARMInstrMVE.td",
    "llvm/lib/Target/ARM/ARMInstrNEON.td",
    "llvm/lib/Target/ARM/ARMInstrThumb.td",
    "llvm/lib/Target/ARM/ARMInstrThumb2.td",
    "llvm/lib/Target/ARM/ARMInstrVFP.td",
    "llvm/lib/Target/ARM/ARMPredicates.td",
    "llvm/lib/Target/ARM/ARMProcessors.td",
    "llvm/lib/Target/ARM/ARMRegisterBanks.td",
    "llvm/lib/Target/ARM/ARMRegisterInfo.td",
    "llvm/lib/Target/ARM/ARMSchedule.td",
    "llvm/lib/Target/ARM/ARMScheduleA57.td",
    "llvm/lib/Target/ARM/ARMScheduleA57WriteRes.td",
    "llvm/lib/Target/ARM/ARMScheduleA8.td",
    "llvm/lib/Target/ARM/ARMScheduleA9.td",
    "llvm/lib/Target/ARM/ARMScheduleM4.td",
    "llvm/lib/Target/ARM/ARMScheduleM55.td",
    "llvm/lib/Target/ARM/ARMScheduleM7.td",
    "llvm/lib/Target/ARM/ARMScheduleM85.td",
    "llvm/lib/Target/ARM/ARMScheduleR52.td",
    "llvm/lib/Target/ARM/ARMScheduleSwift.td",
    "llvm/lib/Target/ARM/ARMScheduleV6.td",
    "llvm/lib/Target/ARM/ARMSystemRegister.td",
};

pub const avr = [_][]const u8{
    "llvm/lib/Target/AVR/AVR.td",
    "llvm/lib/Target/AVR/AVRCallingConv.td",
    "llvm/lib/Target/AVR/AVRDevices.td",
    "llvm/lib/Target/AVR/AVRInstrFormats.td",
    "llvm/lib/Target/AVR/AVRInstrInfo.td",
    "llvm/lib/Target/AVR/AVRRegisterInfo.td",
};

pub const bpf = [_][]const u8{
    "llvm/lib/Target/BPF/BPF.td",
    "llvm/lib/Target/BPF/BPFCallingConv.td",
    "llvm/lib/Target/BPF/BPFInstrFormats.td",
    "llvm/lib/Target/BPF/BPFInstrInfo.td",
    "llvm/lib/Target/BPF/BPFRegisterInfo.td",
    "llvm/lib/Target/BPF/GISel/BPFRegisterBanks.td",
};

pub const csky = [_][]const u8{
    "llvm/lib/Target/CSKY/CSKY.td",
    "llvm/lib/Target/CSKY/CSKYCallingConv.td",
    "llvm/lib/Target/CSKY/CSKYInstrAlias.td",
    "llvm/lib/Target/CSKY/CSKYInstrFormats.td",
    "llvm/lib/Target/CSKY/CSKYInstrFormats16Instr.td",
    "llvm/lib/Target/CSKY/CSKYInstrFormatsF1.td",
    "llvm/lib/Target/CSKY/CSKYInstrFormatsF2.td",
    "llvm/lib/Target/CSKY/CSKYInstrInfo.td",
    "llvm/lib/Target/CSKY/CSKYInstrInfo16Instr.td",
    "llvm/lib/Target/CSKY/CSKYInstrInfoF1.td",
    "llvm/lib/Target/CSKY/CSKYInstrInfoF2.td",
    "llvm/lib/Target/CSKY/CSKYRegisterInfo.td",
};

pub const directx = [_][]const u8{
    "llvm/lib/Target/DirectX/DXIL.td",
    "llvm/lib/Target/DirectX/DXILStubs.td",
    "llvm/lib/Target/DirectX/DirectX.td",
};

pub const hexagon = [_][]const u8{
    "llvm/lib/Target/Hexagon/Hexagon.td",
    "llvm/lib/Target/Hexagon/HexagonCallingConv.td",
    "llvm/lib/Target/Hexagon/HexagonDepArch.td",
    "llvm/lib/Target/Hexagon/HexagonDepIICHVX.td",
    "llvm/lib/Target/Hexagon/HexagonDepIICScalar.td",
    "llvm/lib/Target/Hexagon/HexagonDepITypes.td",
    "llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td",
    "llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td",
    "llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td",
    "llvm/lib/Target/Hexagon/HexagonDepMappings.td",
    "llvm/lib/Target/Hexagon/HexagonDepOperands.td",
    "llvm/lib/Target/Hexagon/HexagonIICHVX.td",
    "llvm/lib/Target/Hexagon/HexagonIICScalar.td",
    "llvm/lib/Target/Hexagon/HexagonInstrFormats.td",
    "llvm/lib/Target/Hexagon/HexagonInstrFormatsV60.td",
    "llvm/lib/Target/Hexagon/HexagonInstrFormatsV65.td",
    "llvm/lib/Target/Hexagon/HexagonIntrinsics.td",
    "llvm/lib/Target/Hexagon/HexagonIntrinsicsV5.td",
    "llvm/lib/Target/Hexagon/HexagonIntrinsicsV60.td",
    "llvm/lib/Target/Hexagon/HexagonMapAsm2IntrinV62.gen.td",
    "llvm/lib/Target/Hexagon/HexagonOperands.td",
    "llvm/lib/Target/Hexagon/HexagonPatterns.td",
    "llvm/lib/Target/Hexagon/HexagonPatternsHVX.td",
    "llvm/lib/Target/Hexagon/HexagonPatternsV65.td",
    "llvm/lib/Target/Hexagon/HexagonPseudo.td",
    "llvm/lib/Target/Hexagon/HexagonRegisterInfo.td",
    "llvm/lib/Target/Hexagon/HexagonSchedule.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV5.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV55.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV60.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV62.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV65.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV66.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV67.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV67T.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV68.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV69.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV71.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV71T.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV73.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV75.td",
    "llvm/lib/Target/Hexagon/HexagonScheduleV79.td",
};

pub const lanai = [_][]const u8{
    "llvm/lib/Target/Lanai/Lanai.td",
    "llvm/lib/Target/Lanai/LanaiCallingConv.td",
    "llvm/lib/Target/Lanai/LanaiInstrFormats.td",
    "llvm/lib/Target/Lanai/LanaiInstrInfo.td",
    "llvm/lib/Target/Lanai/LanaiRegisterInfo.td",
    "llvm/lib/Target/Lanai/LanaiSchedule.td",
};

pub const loong_arch = [_][]const u8{
    "llvm/lib/Target/LoongArch/LoongArch.td",
    "llvm/lib/Target/LoongArch/LoongArchCallingConv.td",
    "llvm/lib/Target/LoongArch/LoongArchFloat32InstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchFloat64InstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchFloatInstrFormats.td",
    "llvm/lib/Target/LoongArch/LoongArchInstrFormats.td",
    "llvm/lib/Target/LoongArch/LoongArchInstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchLASXInstrFormats.td",
    "llvm/lib/Target/LoongArch/LoongArchLASXInstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchLBTInstrFormats.td",
    "llvm/lib/Target/LoongArch/LoongArchLBTInstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchLSXInstrFormats.td",
    "llvm/lib/Target/LoongArch/LoongArchLSXInstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchLVZInstrInfo.td",
    "llvm/lib/Target/LoongArch/LoongArchRegisterInfo.td",
};

pub const m68k = [_][]const u8{
    "llvm/lib/Target/M68k/GISel/M68kRegisterBanks.td",
    "llvm/lib/Target/M68k/M68k.td",
    "llvm/lib/Target/M68k/M68kCallingConv.td",
    "llvm/lib/Target/M68k/M68kInstrArithmetic.td",
    "llvm/lib/Target/M68k/M68kInstrAtomics.td",
    "llvm/lib/Target/M68k/M68kInstrBits.td",
    "llvm/lib/Target/M68k/M68kInstrCompiler.td",
    "llvm/lib/Target/M68k/M68kInstrControl.td",
    "llvm/lib/Target/M68k/M68kInstrData.td",
    "llvm/lib/Target/M68k/M68kInstrFormats.td",
    "llvm/lib/Target/M68k/M68kInstrInfo.td",
    "llvm/lib/Target/M68k/M68kInstrShiftRotate.td",
    "llvm/lib/Target/M68k/M68kRegisterInfo.td",
    "llvm/lib/Target/M68k/M68kSchedule.td",
};

pub const msp430 = [_][]const u8{
    "llvm/lib/Target/MSP430/MSP430.td",
    "llvm/lib/Target/MSP430/MSP430CallingConv.td",
    "llvm/lib/Target/MSP430/MSP430InstrFormats.td",
    "llvm/lib/Target/MSP430/MSP430InstrInfo.td",
    "llvm/lib/Target/MSP430/MSP430RegisterInfo.td",
};

pub const mips = [_][]const u8{
    "llvm/lib/Target/Mips/MicroMips32r6InstrFormats.td",
    "llvm/lib/Target/Mips/MicroMips32r6InstrInfo.td",
    "llvm/lib/Target/Mips/MicroMipsDSPInstrFormats.td",
    "llvm/lib/Target/Mips/MicroMipsDSPInstrInfo.td",
    "llvm/lib/Target/Mips/MicroMipsInstrFPU.td",
    "llvm/lib/Target/Mips/MicroMipsInstrFormats.td",
    "llvm/lib/Target/Mips/MicroMipsInstrInfo.td",
    "llvm/lib/Target/Mips/Mips.td",
    "llvm/lib/Target/Mips/Mips16InstrFormats.td",
    "llvm/lib/Target/Mips/Mips16InstrInfo.td",
    "llvm/lib/Target/Mips/Mips32r6InstrFormats.td",
    "llvm/lib/Target/Mips/Mips32r6InstrInfo.td",
    "llvm/lib/Target/Mips/Mips64InstrInfo.td",
    "llvm/lib/Target/Mips/Mips64r6InstrInfo.td",
    "llvm/lib/Target/Mips/MipsCallingConv.td",
    "llvm/lib/Target/Mips/MipsCombine.td",
    "llvm/lib/Target/Mips/MipsCondMov.td",
    "llvm/lib/Target/Mips/MipsDSPInstrFormats.td",
    "llvm/lib/Target/Mips/MipsDSPInstrInfo.td",
    "llvm/lib/Target/Mips/MipsEVAInstrFormats.td",
    "llvm/lib/Target/Mips/MipsEVAInstrInfo.td",
    "llvm/lib/Target/Mips/MipsInstrCompiler.td",
    "llvm/lib/Target/Mips/MipsInstrFPU.td",
    "llvm/lib/Target/Mips/MipsInstrFormats.td",
    "llvm/lib/Target/Mips/MipsInstrInfo.td",
    "llvm/lib/Target/Mips/MipsMSAInstrFormats.td",
    "llvm/lib/Target/Mips/MipsMSAInstrInfo.td",
    "llvm/lib/Target/Mips/MipsMTInstrFormats.td",
    "llvm/lib/Target/Mips/MipsMTInstrInfo.td",
    "llvm/lib/Target/Mips/MipsPfmCounters.td",
    "llvm/lib/Target/Mips/MipsRegisterBanks.td",
    "llvm/lib/Target/Mips/MipsRegisterInfo.td",
    "llvm/lib/Target/Mips/MipsSchedule.td",
    "llvm/lib/Target/Mips/MipsScheduleGeneric.td",
    "llvm/lib/Target/Mips/MipsScheduleI6400.td",
    "llvm/lib/Target/Mips/MipsScheduleP5600.td",
};

pub const nvptx = [_][]const u8{
    "llvm/lib/Target/NVPTX/NVPTX.td",
    "llvm/lib/Target/NVPTX/NVPTXInstrFormats.td",
    "llvm/lib/Target/NVPTX/NVPTXInstrInfo.td",
    "llvm/lib/Target/NVPTX/NVPTXIntrinsics.td",
    "llvm/lib/Target/NVPTX/NVPTXRegisterInfo.td",
};

pub const power_pc = [_][]const u8{
    "llvm/lib/Target/PowerPC/GISel/PPCRegisterBanks.td",
    "llvm/lib/Target/PowerPC/P10InstrResources.td",
    "llvm/lib/Target/PowerPC/P9InstrResources.td",
    "llvm/lib/Target/PowerPC/PPC.td",
    "llvm/lib/Target/PowerPC/PPCCallingConv.td",
    "llvm/lib/Target/PowerPC/PPCInstr64Bit.td",
    "llvm/lib/Target/PowerPC/PPCInstrAltivec.td",
    "llvm/lib/Target/PowerPC/PPCInstrDFP.td",
    "llvm/lib/Target/PowerPC/PPCInstrFormats.td",
    "llvm/lib/Target/PowerPC/PPCInstrFuture.td",
    "llvm/lib/Target/PowerPC/PPCInstrFutureMMA.td",
    "llvm/lib/Target/PowerPC/PPCInstrHTM.td",
    "llvm/lib/Target/PowerPC/PPCInstrInfo.td",
    "llvm/lib/Target/PowerPC/PPCInstrMMA.td",
    "llvm/lib/Target/PowerPC/PPCInstrP10.td",
    "llvm/lib/Target/PowerPC/PPCInstrSPE.td",
    "llvm/lib/Target/PowerPC/PPCInstrVSX.td",
    "llvm/lib/Target/PowerPC/PPCPfmCounters.td",
    "llvm/lib/Target/PowerPC/PPCRegisterInfo.td",
    "llvm/lib/Target/PowerPC/PPCRegisterInfoDMR.td",
    "llvm/lib/Target/PowerPC/PPCRegisterInfoMMA.td",
    "llvm/lib/Target/PowerPC/PPCSchedPredicates.td",
    "llvm/lib/Target/PowerPC/PPCSchedule.td",
    "llvm/lib/Target/PowerPC/PPCSchedule440.td",
    "llvm/lib/Target/PowerPC/PPCScheduleA2.td",
    "llvm/lib/Target/PowerPC/PPCScheduleE500.td",
    "llvm/lib/Target/PowerPC/PPCScheduleE500mc.td",
    "llvm/lib/Target/PowerPC/PPCScheduleE5500.td",
    "llvm/lib/Target/PowerPC/PPCScheduleG3.td",
    "llvm/lib/Target/PowerPC/PPCScheduleG4.td",
    "llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td",
    "llvm/lib/Target/PowerPC/PPCScheduleG5.td",
    "llvm/lib/Target/PowerPC/PPCScheduleP10.td",
    "llvm/lib/Target/PowerPC/PPCScheduleP7.td",
    "llvm/lib/Target/PowerPC/PPCScheduleP8.td",
    "llvm/lib/Target/PowerPC/PPCScheduleP9.td",
};

pub const riscv = [_][]const u8{
    "llvm/lib/Target/RISCV/GISel/RISCVRegisterBanks.td",
    "llvm/lib/Target/RISCV/RISCV.td",
    "llvm/lib/Target/RISCV/RISCVCallingConv.td",
    "llvm/lib/Target/RISCV/RISCVCombine.td",
    "llvm/lib/Target/RISCV/RISCVFeatures.td",
    "llvm/lib/Target/RISCV/RISCVGISel.td",
    "llvm/lib/Target/RISCV/RISCVInstrFormats.td",
    "llvm/lib/Target/RISCV/RISCVInstrFormatsC.td",
    "llvm/lib/Target/RISCV/RISCVInstrFormatsV.td",
    "llvm/lib/Target/RISCV/RISCVInstrGISel.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfo.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoA.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoC.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoD.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoF.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoM.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoP.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoQ.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoSFB.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoV.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXAndes.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXMips.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXRivos.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXSf.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXSfmm.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXVentana.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXqccmp.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXqci.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoXwch.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZa.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZalasr.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZb.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZc.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZclsd.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZcmop.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZfa.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZfbfmin.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZicbo.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZicfiss.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZicond.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZilsd.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZimop.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZk.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZvfbf.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZvk.td",
    "llvm/lib/Target/RISCV/RISCVInstrInfoZvqdotq.td",
    "llvm/lib/Target/RISCV/RISCVInstrPredicates.td",
    "llvm/lib/Target/RISCV/RISCVMacroFusion.td",
    "llvm/lib/Target/RISCV/RISCVPfmCounters.td",
    "llvm/lib/Target/RISCV/RISCVProcessors.td",
    "llvm/lib/Target/RISCV/RISCVProfiles.td",
    "llvm/lib/Target/RISCV/RISCVRegisterInfo.td",
    "llvm/lib/Target/RISCV/RISCVSchedAndes45.td",
    "llvm/lib/Target/RISCV/RISCVSchedGenericOOO.td",
    "llvm/lib/Target/RISCV/RISCVSchedMIPSP8700.td",
    "llvm/lib/Target/RISCV/RISCVSchedRocket.td",
    "llvm/lib/Target/RISCV/RISCVSchedSiFive7.td",
    "llvm/lib/Target/RISCV/RISCVSchedSiFiveP400.td",
    "llvm/lib/Target/RISCV/RISCVSchedSiFiveP500.td",
    "llvm/lib/Target/RISCV/RISCVSchedSiFiveP600.td",
    "llvm/lib/Target/RISCV/RISCVSchedSiFiveP800.td",
    "llvm/lib/Target/RISCV/RISCVSchedSpacemitX60.td",
    "llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR1.td",
    "llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR345.td",
    "llvm/lib/Target/RISCV/RISCVSchedSyntacoreSCR7.td",
    "llvm/lib/Target/RISCV/RISCVSchedTTAscalonD8.td",
    "llvm/lib/Target/RISCV/RISCVSchedXiangShanNanHu.td",
    "llvm/lib/Target/RISCV/RISCVSchedule.td",
    "llvm/lib/Target/RISCV/RISCVScheduleV.td",
    "llvm/lib/Target/RISCV/RISCVScheduleXSf.td",
    "llvm/lib/Target/RISCV/RISCVScheduleZb.td",
    "llvm/lib/Target/RISCV/RISCVScheduleZvk.td",
    "llvm/lib/Target/RISCV/RISCVSystemOperands.td",
};

pub const spirv = [_][]const u8{
    "llvm/lib/Target/SPIRV/SPIRV.td",
    "llvm/lib/Target/SPIRV/SPIRVBuiltins.td",
    "llvm/lib/Target/SPIRV/SPIRVCombine.td",
    "llvm/lib/Target/SPIRV/SPIRVInstrFormats.td",
    "llvm/lib/Target/SPIRV/SPIRVInstrInfo.td",
    "llvm/lib/Target/SPIRV/SPIRVRegisterBanks.td",
    "llvm/lib/Target/SPIRV/SPIRVRegisterInfo.td",
    "llvm/lib/Target/SPIRV/SPIRVSymbolicOperands.td",
};

pub const sparc = [_][]const u8{
    "llvm/lib/Target/Sparc/LeonFeatures.td",
    "llvm/lib/Target/Sparc/Sparc.td",
    "llvm/lib/Target/Sparc/SparcASITags.td",
    "llvm/lib/Target/Sparc/SparcCallingConv.td",
    "llvm/lib/Target/Sparc/SparcInstr64Bit.td",
    "llvm/lib/Target/Sparc/SparcInstrAliases.td",
    "llvm/lib/Target/Sparc/SparcInstrCrypto.td",
    "llvm/lib/Target/Sparc/SparcInstrFormats.td",
    "llvm/lib/Target/Sparc/SparcInstrInfo.td",
    "llvm/lib/Target/Sparc/SparcInstrUAOSA.td",
    "llvm/lib/Target/Sparc/SparcInstrVIS.td",
    "llvm/lib/Target/Sparc/SparcPrefetchTags.td",
    "llvm/lib/Target/Sparc/SparcRegisterInfo.td",
    "llvm/lib/Target/Sparc/SparcSchedule.td",
};

pub const system_z = [_][]const u8{
    "llvm/lib/Target/SystemZ/SystemZ.td",
    "llvm/lib/Target/SystemZ/SystemZCallingConv.td",
    "llvm/lib/Target/SystemZ/SystemZFeatures.td",
    "llvm/lib/Target/SystemZ/SystemZInstrDFP.td",
    "llvm/lib/Target/SystemZ/SystemZInstrFP.td",
    "llvm/lib/Target/SystemZ/SystemZInstrFormats.td",
    "llvm/lib/Target/SystemZ/SystemZInstrHFP.td",
    "llvm/lib/Target/SystemZ/SystemZInstrInfo.td",
    "llvm/lib/Target/SystemZ/SystemZInstrSystem.td",
    "llvm/lib/Target/SystemZ/SystemZInstrVector.td",
    "llvm/lib/Target/SystemZ/SystemZOperands.td",
    "llvm/lib/Target/SystemZ/SystemZOperators.td",
    "llvm/lib/Target/SystemZ/SystemZPatterns.td",
    "llvm/lib/Target/SystemZ/SystemZProcessors.td",
    "llvm/lib/Target/SystemZ/SystemZRegisterInfo.td",
    "llvm/lib/Target/SystemZ/SystemZSchedule.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ13.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ14.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ15.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ16.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ17.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZ196.td",
    "llvm/lib/Target/SystemZ/SystemZScheduleZEC12.td",
};

pub const ve = [_][]const u8{
    "llvm/lib/Target/VE/VE.td",
    "llvm/lib/Target/VE/VECallingConv.td",
    "llvm/lib/Target/VE/VEInstrFormats.td",
    "llvm/lib/Target/VE/VEInstrInfo.td",
    "llvm/lib/Target/VE/VEInstrIntrinsicVL.gen.td",
    "llvm/lib/Target/VE/VEInstrIntrinsicVL.td",
    "llvm/lib/Target/VE/VEInstrPatternsVec.td",
    "llvm/lib/Target/VE/VEInstrVec.td",
    "llvm/lib/Target/VE/VERegisterInfo.td",
    "llvm/lib/Target/VE/VVPInstrInfo.td",
    "llvm/lib/Target/VE/VVPInstrPatternsVec.td",
};

pub const web_asm = [_][]const u8{
    "llvm/lib/Target/WebAssembly/WebAssembly.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrAtomics.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrBulkMemory.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrCall.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrConv.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrFloat.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrFormats.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrInteger.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrMemory.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrRef.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrSIMD.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyInstrTable.td",
    "llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.td",
};

pub const x86 = [_][]const u8{
    "llvm/lib/Target/X86/X86.td",
    "llvm/lib/Target/X86/X86CallingConv.td",
    "llvm/lib/Target/X86/X86Instr3DNow.td",
    "llvm/lib/Target/X86/X86InstrAMX.td",
    "llvm/lib/Target/X86/X86InstrAVX10.td",
    "llvm/lib/Target/X86/X86InstrAVX512.td",
    "llvm/lib/Target/X86/X86InstrArithmetic.td",
    "llvm/lib/Target/X86/X86InstrAsmAlias.td",
    "llvm/lib/Target/X86/X86InstrCMovSetCC.td",
    "llvm/lib/Target/X86/X86InstrCompiler.td",
    "llvm/lib/Target/X86/X86InstrConditionalCompare.td",
    "llvm/lib/Target/X86/X86InstrControl.td",
    "llvm/lib/Target/X86/X86InstrExtension.td",
    "llvm/lib/Target/X86/X86InstrFMA.td",
    "llvm/lib/Target/X86/X86InstrFPStack.td",
    "llvm/lib/Target/X86/X86InstrFormats.td",
    "llvm/lib/Target/X86/X86InstrFragments.td",
    "llvm/lib/Target/X86/X86InstrFragmentsSIMD.td",
    "llvm/lib/Target/X86/X86InstrGISel.td",
    "llvm/lib/Target/X86/X86InstrInfo.td",
    "llvm/lib/Target/X86/X86InstrKL.td",
    "llvm/lib/Target/X86/X86InstrMMX.td",
    "llvm/lib/Target/X86/X86InstrMisc.td",
    "llvm/lib/Target/X86/X86InstrOperands.td",
    "llvm/lib/Target/X86/X86InstrPredicates.td",
    "llvm/lib/Target/X86/X86InstrRAOINT.td",
    "llvm/lib/Target/X86/X86InstrSGX.td",
    "llvm/lib/Target/X86/X86InstrSNP.td",
    "llvm/lib/Target/X86/X86InstrSSE.td",
    "llvm/lib/Target/X86/X86InstrSVM.td",
    "llvm/lib/Target/X86/X86InstrShiftRotate.td",
    "llvm/lib/Target/X86/X86InstrSystem.td",
    "llvm/lib/Target/X86/X86InstrTBM.td",
    "llvm/lib/Target/X86/X86InstrTDX.td",
    "llvm/lib/Target/X86/X86InstrTSX.td",
    "llvm/lib/Target/X86/X86InstrUtils.td",
    "llvm/lib/Target/X86/X86InstrVMX.td",
    "llvm/lib/Target/X86/X86InstrVecCompiler.td",
    "llvm/lib/Target/X86/X86InstrXOP.td",
    "llvm/lib/Target/X86/X86PfmCounters.td",
    "llvm/lib/Target/X86/X86RegisterBanks.td",
    "llvm/lib/Target/X86/X86RegisterInfo.td",
    "llvm/lib/Target/X86/X86SchedAlderlakeP.td",
    "llvm/lib/Target/X86/X86SchedBroadwell.td",
    "llvm/lib/Target/X86/X86SchedHaswell.td",
    "llvm/lib/Target/X86/X86SchedIceLake.td",
    "llvm/lib/Target/X86/X86SchedLunarlakeP.td",
    "llvm/lib/Target/X86/X86SchedPredicates.td",
    "llvm/lib/Target/X86/X86SchedSandyBridge.td",
    "llvm/lib/Target/X86/X86SchedSapphireRapids.td",
    "llvm/lib/Target/X86/X86SchedSkylakeClient.td",
    "llvm/lib/Target/X86/X86SchedSkylakeServer.td",
    "llvm/lib/Target/X86/X86Schedule.td",
    "llvm/lib/Target/X86/X86ScheduleAtom.td",
    "llvm/lib/Target/X86/X86ScheduleBdVer2.td",
    "llvm/lib/Target/X86/X86ScheduleBtVer2.td",
    "llvm/lib/Target/X86/X86ScheduleSLM.td",
    "llvm/lib/Target/X86/X86ScheduleZnver1.td",
    "llvm/lib/Target/X86/X86ScheduleZnver2.td",
    "llvm/lib/Target/X86/X86ScheduleZnver3.td",
    "llvm/lib/Target/X86/X86ScheduleZnver4.td",
};

pub const xcore = [_][]const u8{
    "llvm/lib/Target/XCore/XCore.td",
    "llvm/lib/Target/XCore/XCoreCallingConv.td",
    "llvm/lib/Target/XCore/XCoreInstrFormats.td",
    "llvm/lib/Target/XCore/XCoreInstrInfo.td",
    "llvm/lib/Target/XCore/XCoreRegisterInfo.td",
};

pub const xtensa = [_][]const u8{
    "llvm/lib/Target/Xtensa/Xtensa.td",
    "llvm/lib/Target/Xtensa/XtensaCallingConv.td",
    "llvm/lib/Target/Xtensa/XtensaDSPInstrInfo.td",
    "llvm/lib/Target/Xtensa/XtensaFeatures.td",
    "llvm/lib/Target/Xtensa/XtensaInstrFormats.td",
    "llvm/lib/Target/Xtensa/XtensaInstrInfo.td",
    "llvm/lib/Target/Xtensa/XtensaOperands.td",
    "llvm/lib/Target/Xtensa/XtensaOperators.td",
    "llvm/lib/Target/Xtensa/XtensaRegisterInfo.td",
};

pub const tool_drivers = [_][]const u8{
    "llvm/lib/ToolDrivers/llvm-dlltool/Options.td",
    "llvm/lib/ToolDrivers/llvm-lib/Options.td",
};
