0.6
2019.1
May 24 2019
15:06:07
E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1711575150,verilog,,,,glbl,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v,,RCA_tb2,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v,1711581407,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v,,TOP_tb,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v,1711575150,verilog,,,,pipe_tb,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v,,DFlipFlop,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v,,ImmGen,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v,,nBitRegister,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v,,sl1,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v,,n_bit_RCA,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v,,Mux2x1,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v,,Full_Adder,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v,,mMuxes,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v,,ALU,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v,,ALUcu,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v,,cu,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v,,mux16x1,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v,,regFile,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v,,DataMem,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v,,InstMem,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v,,BCD,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v,,F_Dig_7_dig,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v,1711575150,verilog,,E:/AUC/Arch/VerilogSrc/prv32_ALU.v,,RISCV_pipeline,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v,,TOP,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v,,debouncer,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v,,push_button_detector,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v,,rising_edge_detector,,,,,,,,
E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v,1711575150,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v,,synchronizer,,,,,,,,
E:/AUC/Arch/VerilogSrc/ImmGen.v,1540519090,verilog,,E:/AUC/Arch/VerilogSrc/defines.v,E:/AUC/Arch/VerilogSrc/defines.v,rv32_ImmGen,,,,,,,,
E:/AUC/Arch/VerilogSrc/defines.v,1602891949,verilog,,E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v,,,,,,,,,,
E:/AUC/Arch/VerilogSrc/prv32_ALU.v,1711580785,verilog,,E:/AUC/Arch/VerilogSrc/ImmGen.v,,prv32_ALU,,,,,,,,
