From c1dfdaa0571e6d684f5e3407a0e6d59bef8a3792 Mon Sep 17 00:00:00 2001
From: Vu Dang <vu.dang.te@renesas.com>
Date: Mon, 2 Oct 2023 15:39:46 +0700
Subject: [PATCH 4/6] clk: renesas: r9a07g044: Set SCIF2, OSTM2, CRU, I2C0 as
 critical

Signed-off-by: Vu Dang <vu.dang.te@renesas.com>
---
 drivers/clk/renesas/r9a07g044-cpg.c | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c
index 6bfa3bfbe197..8d695a1b1073 100644
--- a/drivers/clk/renesas/r9a07g044-cpg.c
+++ b/drivers/clk/renesas/r9a07g044-cpg.c
@@ -488,6 +488,13 @@ static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
 	MOD_CLK_BASE + R9A07G044_IA55_PCLK,
 	MOD_CLK_BASE + R9A07G044_IA55_CLK,
 	MOD_CLK_BASE + R9A07G044_DMAC_ACLK,
+	MOD_CLK_BASE + R9A07G044_SCIF2_CLK_PCK,
+	MOD_CLK_BASE + R9A07G044_OSTM2_PCLK,
+	MOD_CLK_BASE + R9A07G044_CRU_SYSCLK,
+	MOD_CLK_BASE + R9A07G044_CRU_VCLK,
+	MOD_CLK_BASE + R9A07G044_CRU_PCLK,
+	MOD_CLK_BASE + R9A07G044_CRU_ACLK,
+	MOD_CLK_BASE + R9A07G044_I2C0_PCLK,
 };
 
 #ifdef CONFIG_CLK_R9A07G044
-- 
2.34.1

