<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA\picotiny\picotiny\impl\gwsynthesis\picotiny.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\FPGA\picotiny\picotiny\src\picotiny.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\FPGA\picotiny\picotiny\src\picotiny.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 22 17:10:03 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4094</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4025</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>36.543(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr>
<td>4</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>5</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>6</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>7</td>
<td>12.317</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.930</td>
</tr>
<tr>
<td>8</td>
<td>12.784</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.464</td>
</tr>
<tr>
<td>9</td>
<td>12.813</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.435</td>
</tr>
<tr>
<td>10</td>
<td>13.174</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.074</td>
</tr>
<tr>
<td>11</td>
<td>13.324</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.923</td>
</tr>
<tr>
<td>12</td>
<td>13.337</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.911</td>
</tr>
<tr>
<td>13</td>
<td>14.133</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.115</td>
</tr>
<tr>
<td>14</td>
<td>14.153</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.094</td>
</tr>
<tr>
<td>15</td>
<td>14.348</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.899</td>
</tr>
<tr>
<td>16</td>
<td>15.114</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.133</td>
</tr>
<tr>
<td>17</td>
<td>15.123</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.125</td>
</tr>
<tr>
<td>18</td>
<td>15.204</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.043</td>
</tr>
<tr>
<td>19</td>
<td>15.204</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.043</td>
</tr>
<tr>
<td>20</td>
<td>15.253</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/q_out_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.994</td>
</tr>
<tr>
<td>21</td>
<td>15.440</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.808</td>
</tr>
<tr>
<td>22</td>
<td>15.465</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/cnt_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.782</td>
</tr>
<tr>
<td>23</td>
<td>15.540</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.708</td>
</tr>
<tr>
<td>24</td>
<td>15.584</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.664</td>
</tr>
<tr>
<td>25</td>
<td>15.668</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
<td>u_hdmi/svo_tmds_1/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.579</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA7</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA4</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.479</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/DIA2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_7_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_1_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4/DI1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_0_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4/DI0</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>9</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0/Q</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>10</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>11</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_2_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4/DI2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>12</td>
<td>0.550</td>
<td>u_hdmi/svo_tmds_1/q_out_0_s0/Q</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4/DI0</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>13</td>
<td>0.566</td>
<td>u_hdmi/svo_enc/pixel_fifo_wraddr_2_s0/Q</td>
<td>u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0/WAD2</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>14</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_out/pipe_out_tuser_0_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>15</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_2_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>16</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_4_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>17</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_8_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_10_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_12_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_14_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_19_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_21_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_7_s0/Q</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>u_hdmi/svo_term/p3_y_1_s0/Q</td>
<td>u_hdmi/svo_term/p4_y_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>u_hdmi/svo_term/p3_x_0_s0/Q</td>
<td>u_hdmi/svo_term/p4_x_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.609</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>0.451</td>
<td>5.047</td>
</tr>
<tr>
<td>4</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>5</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>6</td>
<td>2.353</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>0.457</td>
<td>5.047</td>
</tr>
<tr>
<td>7</td>
<td>34.556</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.047</td>
</tr>
<tr>
<td>8</td>
<td>34.556</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.047</td>
</tr>
<tr>
<td>9</td>
<td>34.556</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.047</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.277</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.292</td>
</tr>
<tr>
<td>2</td>
<td>3.277</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.292</td>
</tr>
<tr>
<td>3</td>
<td>3.277</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.292</td>
</tr>
<tr>
<td>4</td>
<td>3.670</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.429</td>
<td>3.292</td>
</tr>
<tr>
<td>5</td>
<td>3.670</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.429</td>
<td>3.292</td>
</tr>
<tr>
<td>6</td>
<td>3.670</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.429</td>
<td>3.292</td>
</tr>
<tr>
<td>7</td>
<td>7.633</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>0.423</td>
<td>3.292</td>
</tr>
<tr>
<td>8</td>
<td>7.633</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>0.423</td>
<td>3.292</td>
</tr>
<tr>
<td>9</td>
<td>7.633</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
<td>u_hdmi/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>0.423</td>
<td>3.292</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/mem_wdata_23_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/instr_lhu_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/alu_out_q_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_picorv32/reg_op2_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_hdmi/svo_term/mem_start_B3_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.824</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>18.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>19.265</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>20.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>20.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>22.080</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>23.106</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>23.531</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s6/I3</td>
</tr>
<tr>
<td>24.592</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s6/F</td>
</tr>
<tr>
<td>25.011</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s4/I0</td>
</tr>
<tr>
<td>25.637</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s4/F</td>
</tr>
<tr>
<td>25.643</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td>u_hdmi/svo_tmds_2/n377_s1/I1</td>
</tr>
<tr>
<td>26.675</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>26.680</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>27.502</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>27.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.835, 51.374%; route: 12.637, 46.924%; tC2Q: 0.458, 1.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.824</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>18.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>19.265</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>20.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>20.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>22.080</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>23.106</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>23.531</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s4/I1</td>
</tr>
<tr>
<td>24.630</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s4/F</td>
</tr>
<tr>
<td>24.967</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_hdmi/svo_tmds_2/n380_s1/I1</td>
</tr>
<tr>
<td>25.999</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s1/F</td>
</tr>
<tr>
<td>26.004</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n380_s0/I0</td>
</tr>
<tr>
<td>27.036</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n380_s0/F</td>
</tr>
<tr>
<td>27.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.457, 50.850%; route: 12.549, 47.418%; tC2Q: 0.458, 1.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.689</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.351</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>20.300</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>20.926</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>21.742</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>22.768</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>23.190</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>24.012</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>24.349</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>u_hdmi/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>25.381</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>26.185</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>27.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>27.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.155, 53.547%; route: 11.822, 44.720%; tC2Q: 0.458, 1.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.689</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.351</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>20.300</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>20.926</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>21.742</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>22.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.790</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s4/I2</td>
</tr>
<tr>
<td>23.612</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s4/F</td>
</tr>
<tr>
<td>24.102</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_hdmi/svo_tmds_1/n377_s1/I1</td>
</tr>
<tr>
<td>25.128</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>25.547</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>26.646</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>26.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.432, 55.350%; route: 11.184, 42.892%; tC2Q: 0.458, 1.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.824</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>18.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>19.265</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>20.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>20.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>22.080</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>23.106</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>23.531</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s4/I2</td>
</tr>
<tr>
<td>24.630</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>24.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][A]</td>
<td>u_hdmi/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>25.668</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>25.673</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>26.495</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>26.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.247, 51.101%; route: 12.218, 47.131%; tC2Q: 0.458, 1.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.824</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>18.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>19.265</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>20.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>20.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>22.080</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>u_hdmi/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>23.106</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C39[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>23.531</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s4/I1</td>
</tr>
<tr>
<td>24.157</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s4/F</td>
</tr>
<tr>
<td>24.163</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>u_hdmi/svo_tmds_2/n379_s1/I1</td>
</tr>
<tr>
<td>24.965</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>25.384</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>26.483</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>26.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.821, 49.482%; route: 12.631, 48.749%; tC2Q: 0.458, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.689</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.351</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>20.300</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>20.926</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>21.742</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>u_hdmi/svo_tmds_1/n377_s6/I3</td>
</tr>
<tr>
<td>22.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n377_s6/F</td>
</tr>
<tr>
<td>22.790</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s4/I1</td>
</tr>
<tr>
<td>23.612</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s4/F</td>
</tr>
<tr>
<td>23.618</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>u_hdmi/svo_tmds_1/n378_s1/I1</td>
</tr>
<tr>
<td>24.650</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>24.655</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>25.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>25.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.371, 57.221%; route: 10.286, 40.954%; tC2Q: 0.458, 1.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.824</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/COUT</td>
</tr>
<tr>
<td>17.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s/CIN</td>
</tr>
<tr>
<td>17.881</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>17.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>18.444</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>19.265</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>20.223</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>20.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][B]</td>
<td>u_hdmi/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>20.786</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>22.085</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>u_hdmi/svo_tmds_2/n381_s4/I3</td>
</tr>
<tr>
<td>23.111</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s4/F</td>
</tr>
<tr>
<td>23.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td>u_hdmi/svo_tmds_2/n381_s1/I1</td>
</tr>
<tr>
<td>24.562</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s1/F</td>
</tr>
<tr>
<td>24.567</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n381_s0/I0</td>
</tr>
<tr>
<td>25.666</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n381_s0/F</td>
</tr>
<tr>
<td>25.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.425, 49.513%; route: 12.211, 48.660%; tC2Q: 0.458, 1.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.538</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>17.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>17.595</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s/COUT</td>
</tr>
<tr>
<td>17.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[2][A]</td>
<td>u_hdmi/svo_tmds_1/n288_s/CIN</td>
</tr>
<tr>
<td>18.158</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n288_s/SUM</td>
</tr>
<tr>
<td>18.963</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[2][A]</td>
<td>u_hdmi/svo_tmds_1/n288_s0/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>19.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[2][B]</td>
<td>u_hdmi/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>20.484</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>21.315</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>u_hdmi/svo_tmds_1/n381_s5/I3</td>
</tr>
<tr>
<td>21.941</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n381_s5/F</td>
</tr>
<tr>
<td>22.746</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td>u_hdmi/svo_tmds_1/n381_s1/I1</td>
</tr>
<tr>
<td>23.568</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n381_s1/F</td>
</tr>
<tr>
<td>24.372</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_hdmi/svo_tmds_1/n381_s0/I0</td>
</tr>
<tr>
<td>25.471</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n381_s0/F</td>
</tr>
<tr>
<td>25.471</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.878, 51.721%; route: 11.563, 46.438%; tC2Q: 0.458, 1.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.689</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.351</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>19.879</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>20.300</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s5/I1</td>
</tr>
<tr>
<td>20.926</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R6C24[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s5/F</td>
</tr>
<tr>
<td>21.742</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>u_hdmi/svo_tmds_1/n380_s4/I2</td>
</tr>
<tr>
<td>22.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s4/F</td>
</tr>
<tr>
<td>22.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s1/I1</td>
</tr>
<tr>
<td>23.878</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>23.884</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>u_hdmi/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>24.706</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>24.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.406, 55.549%; route: 10.269, 42.551%; tC2Q: 0.458, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.975</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/SUM</td>
</tr>
<tr>
<td>18.762</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s0/I0</td>
</tr>
<tr>
<td>19.720</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s0/COUT</td>
</tr>
<tr>
<td>19.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/CIN</td>
</tr>
<tr>
<td>19.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/COUT</td>
</tr>
<tr>
<td>19.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td>u_hdmi/svo_tmds_2/n288_s0/CIN</td>
</tr>
<tr>
<td>20.340</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n288_s0/SUM</td>
</tr>
<tr>
<td>21.325</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n382_s4/I2</td>
</tr>
<tr>
<td>22.424</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s4/F</td>
</tr>
<tr>
<td>22.430</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n382_s1/I1</td>
</tr>
<tr>
<td>23.456</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s1/F</td>
</tr>
<tr>
<td>23.875</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/n382_s0/I0</td>
</tr>
<tr>
<td>24.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n382_s0/F</td>
</tr>
<tr>
<td>24.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.803, 48.925%; route: 11.863, 49.175%; tC2Q: 0.458, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n174_s17/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n174_s17/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n173_s12/I0</td>
</tr>
<tr>
<td>15.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n173_s12/F</td>
</tr>
<tr>
<td>16.844</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C29[2][B]</td>
<td>u_hdmi/svo_tmds_1/n181_s0/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.169</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>u_hdmi/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>19.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C27[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>u_hdmi/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.516</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_hdmi/svo_tmds_1/n406_s1/I3</td>
</tr>
<tr>
<td>24.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n406_s1/F</td>
</tr>
<tr>
<td>24.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.995, 49.889%; route: 11.590, 48.204%; tC2Q: 0.458, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n174_s17/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n174_s17/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n173_s12/I0</td>
</tr>
<tr>
<td>15.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n173_s12/F</td>
</tr>
<tr>
<td>16.844</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C29[2][B]</td>
<td>u_hdmi/svo_tmds_1/n181_s0/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.169</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>u_hdmi/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>19.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C27[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>u_hdmi/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.516</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n403_s1/I3</td>
</tr>
<tr>
<td>24.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n403_s1/F</td>
</tr>
<tr>
<td>24.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.995, 49.889%; route: 11.590, 48.204%; tC2Q: 0.458, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n174_s17/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n174_s17/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n173_s12/I0</td>
</tr>
<tr>
<td>15.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n173_s12/F</td>
</tr>
<tr>
<td>16.844</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C29[2][B]</td>
<td>u_hdmi/svo_tmds_1/n181_s0/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.169</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>u_hdmi/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>19.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C27[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>u_hdmi/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.534</td>
<td>1.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>u_hdmi/svo_tmds_1/n407_s1/I3</td>
</tr>
<tr>
<td>24.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n407_s1/F</td>
</tr>
<tr>
<td>24.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/q_out_3_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.928, 49.712%; route: 11.608, 48.378%; tC2Q: 0.458, 1.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.689</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.351</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>19.914</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>21.392</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n366_s2/I1</td>
</tr>
<tr>
<td>22.214</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n366_s2/F</td>
</tr>
<tr>
<td>22.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td>u_hdmi/svo_tmds_1/n366_s0/I1</td>
</tr>
<tr>
<td>22.363</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n366_s0/O</td>
</tr>
<tr>
<td>23.348</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi/svo_tmds_1/n383_s0/I0</td>
</tr>
<tr>
<td>24.380</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n383_s0/F</td>
</tr>
<tr>
<td>24.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_1_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>u_hdmi/svo_tmds_1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.865, 49.837%; route: 11.484, 48.238%; tC2Q: 0.458, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>3.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>u_hdmi/svo_tmds_2/n406_s2/I2</td>
</tr>
<tr>
<td>5.312</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n406_s2/F</td>
</tr>
<tr>
<td>5.737</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_hdmi/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>6.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>7.380</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_hdmi/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>8.202</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>8.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s3/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_hdmi/svo_tmds_2/n88_s0/I3</td>
</tr>
<tr>
<td>10.289</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>29</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>12.302</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s14/I1</td>
</tr>
<tr>
<td>13.124</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s14/F</td>
</tr>
<tr>
<td>13.942</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/n146_s10/I3</td>
</tr>
<tr>
<td>14.744</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>15.173</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[3][B]</td>
<td>u_hdmi/svo_tmds_2/n147_s14/I0</td>
</tr>
<tr>
<td>15.799</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C39[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n147_s14/F</td>
</tr>
<tr>
<td>17.274</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s/I1</td>
</tr>
<tr>
<td>17.975</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s/SUM</td>
</tr>
<tr>
<td>18.762</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C40[1][A]</td>
<td>u_hdmi/svo_tmds_2/n223_s0/I0</td>
</tr>
<tr>
<td>19.720</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n223_s0/COUT</td>
</tr>
<tr>
<td>19.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C40[1][B]</td>
<td>u_hdmi/svo_tmds_2/n289_s0/CIN</td>
</tr>
<tr>
<td>20.283</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n289_s0/SUM</td>
</tr>
<tr>
<td>21.577</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[3][B]</td>
<td>u_hdmi/svo_tmds_2/n366_s2/I1</td>
</tr>
<tr>
<td>22.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n366_s2/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td>u_hdmi/svo_tmds_2/n366_s0/I1</td>
</tr>
<tr>
<td>22.548</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C40[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n366_s0/O</td>
</tr>
<tr>
<td>23.532</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/n383_s0/I0</td>
</tr>
<tr>
<td>24.354</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_2/n383_s0/F</td>
</tr>
<tr>
<td>24.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/cnt_1_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C40[0][A]</td>
<td>u_hdmi/svo_tmds_2/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.592, 44.538%; route: 12.732, 53.535%; tC2Q: 0.458, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n174_s17/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n174_s17/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n173_s12/I0</td>
</tr>
<tr>
<td>15.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n173_s12/F</td>
</tr>
<tr>
<td>16.844</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C29[2][B]</td>
<td>u_hdmi/svo_tmds_1/n181_s0/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.169</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>u_hdmi/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>19.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C27[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>u_hdmi/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.181</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s1/I2</td>
</tr>
<tr>
<td>24.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s1/F</td>
</tr>
<tr>
<td>24.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.995, 50.595%; route: 11.255, 47.472%; tC2Q: 0.458, 1.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>12.746</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>u_hdmi/svo_tmds_1/n174_s17/I1</td>
</tr>
<tr>
<td>13.778</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n174_s17/F</td>
</tr>
<tr>
<td>14.604</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n173_s12/I0</td>
</tr>
<tr>
<td>15.703</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n173_s12/F</td>
</tr>
<tr>
<td>16.844</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C29[2][B]</td>
<td>u_hdmi/svo_tmds_1/n181_s0/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C29[2][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.169</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>u_hdmi/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>19.991</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C27[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.838</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[3][B]</td>
<td>u_hdmi/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>21.870</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C27[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.204</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>u_hdmi/svo_tmds_1/n405_s1/I1</td>
</tr>
<tr>
<td>24.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n405_s1/F</td>
</tr>
<tr>
<td>24.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.928, 50.407%; route: 11.277, 47.656%; tC2Q: 0.458, 1.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.820</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_hdmi/svo_enc/out_axis_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/out_axis_tdata_8_s0/Q</td>
</tr>
<tr>
<td>2.847</td>
<td>1.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_hdmi/svo_tmds_1/n408_s2/I0</td>
</tr>
<tr>
<td>3.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n408_s2/F</td>
</tr>
<tr>
<td>4.385</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>u_hdmi/svo_tmds_1/n404_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C30[0][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n404_s3/F</td>
</tr>
<tr>
<td>6.045</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C28[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>7.952</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n88_s3/I1</td>
</tr>
<tr>
<td>8.754</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s3/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n88_s0/I3</td>
</tr>
<tr>
<td>10.272</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>28</td>
<td>R4C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>11.630</td>
<td>1.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s14/I3</td>
</tr>
<tr>
<td>12.729</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C30[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s14/F</td>
</tr>
<tr>
<td>13.545</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[3][B]</td>
<td>u_hdmi/svo_tmds_1/n146_s10/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C29[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n146_s10/F</td>
</tr>
<tr>
<td>15.030</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>u_hdmi/svo_tmds_1/n147_s14/I0</td>
</tr>
<tr>
<td>15.656</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n147_s14/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C24[1][A]</td>
<td>u_hdmi/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.538</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>17.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>18.066</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>18.485</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C24[1][B]</td>
<td>u_hdmi/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>19.443</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>19.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C24[2][A]</td>
<td>u_hdmi/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>20.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C24[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n288_s0/SUM</td>
</tr>
<tr>
<td>20.857</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>u_hdmi/svo_tmds_1/n382_s5/I0</td>
</tr>
<tr>
<td>21.889</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n382_s5/F</td>
</tr>
<tr>
<td>22.225</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>u_hdmi/svo_tmds_1/n382_s1/I1</td>
</tr>
<tr>
<td>23.324</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n382_s1/F</td>
</tr>
<tr>
<td>23.329</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>u_hdmi/svo_tmds_1/n382_s0/I0</td>
</tr>
<tr>
<td>24.151</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" background: #97FFFF;">u_hdmi/svo_tmds_1/n382_s0/F</td>
</tr>
<tr>
<td>24.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/cnt_2_s0</td>
</tr>
<tr>
<td>39.825</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C26[1][B]</td>
<td>u_hdmi/svo_tmds_1/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.192, 55.947%; route: 9.929, 42.109%; tC2Q: 0.458, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_7_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td>0.629</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_4_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td>0.629</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_3_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td>0.629</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>u_hdmi/svo_term/mem_portA_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_portA_wdata_2_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/mem_mem_0_0_s/DIA2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
<tr>
<td>0.629</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>u_hdmi/svo_term/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_7_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C39[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_5_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_1_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s4/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_hdmi/svo_tmds_2/q_out_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_0_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s4/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>u_hdmi/svo_tmds_2/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/q_out_6_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_2/dout_buf2_0_s6/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38</td>
<td>u_hdmi/svo_tmds_2/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_6_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s6/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>u_hdmi/svo_tmds_1/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_2_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s4/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_tmds_1/q_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>u_hdmi/svo_tmds_1/q_out_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/q_out_0_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28</td>
<td style=" font-weight:bold;">u_hdmi/svo_tmds_1/dout_buf2_0_s4/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C28</td>
<td>u_hdmi/svo_tmds_1/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_enc/pixel_fifo_wraddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>u_hdmi/svo_enc/pixel_fifo_wraddr_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/pixel_fifo_wraddr_2_s0/Q</td>
</tr>
<tr>
<td>1.094</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35</td>
<td style=" font-weight:bold;">u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0/WAD2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35</td>
<td>u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35</td>
<td>u_hdmi/svo_enc/pixel_fifo_pixel_fifo_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 42.601%; tC2Q: 0.333, 57.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_out/pipe_out_tuser_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_out/pipe_out_tuser_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_out/pipe_out_tuser_0_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[2][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_out/svo_axis_pipe/tuser_q0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_2_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_4_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_8_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_10_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_12_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_14_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_14_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_19_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_19_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_21_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_21_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/pipe_out_tdata_7_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>u_hdmi/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q0_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p3_y_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p4_y_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>u_hdmi/svo_term/p3_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p3_y_1_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p4_y_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>u_hdmi/svo_term/p4_y_1_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/p4_y_1_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>u_hdmi/svo_term/p4_y_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/svo_term/p3_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/svo_term/p4_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_hdmi/svo_term/p3_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p3_x_0_s0/Q</td>
</tr>
<tr>
<td>1.083</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td style=" font-weight:bold;">u_hdmi/svo_term/p4_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>u_hdmi/svo_term/p4_x_0_s0/CLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/svo_term/p4_x_0_s0</td>
</tr>
<tr>
<td>0.543</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][B]</td>
<td>u_hdmi/svo_term/p4_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.090</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>4.060</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>4.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.451</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.051</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>8.021</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.457</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>40.180</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>40.180</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.499</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>3.321</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>5.619</td>
<td>2.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.225</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>40.180</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 16.288%; route: 3.766, 74.630%; tC2Q: 0.458, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.543</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>0.558</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.085</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>0.115</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>0.130</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>u_hdmi/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>u_hdmi/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>1509</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_hdmi/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_hdmi/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.704</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][B]</td>
<td>u_hdmi/n142_s1/I1</td>
</tr>
<tr>
<td>2.260</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>R11C33[3][B]</td>
<td style=" background: #97FFFF;">u_hdmi/n142_s1/F</td>
</tr>
<tr>
<td>3.805</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">u_hdmi/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.878</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-3.848</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
<tr>
<td>-3.833</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>u_hdmi/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 16.890%; route: 2.402, 72.983%; tC2Q: 0.333, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_rdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_rdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/mem_wdata_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/mem_wdata_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/mem_wdata_23_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/instr_lhu_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/instr_lhu_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/instr_lhu_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/alu_out_q_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/alu_out_q_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/alu_out_q_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_picorv32/reg_op2_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_picorv32/reg_op2_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_picorv32/reg_op2_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_hdmi/svo_term/mem_start_B3_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_hdmi/svo_term/mem_start_B3_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_hdmi/svo_term/mem_start_B3_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1509</td>
<td>clk_p</td>
<td>-1.609</td>
<td>0.659</td>
</tr>
<tr>
<td>452</td>
<td>n6_7</td>
<td>35.542</td>
<td>2.462</td>
</tr>
<tr>
<td>106</td>
<td>p4_y[1]</td>
<td>23.217</td>
<td>2.144</td>
</tr>
<tr>
<td>105</td>
<td>n142_5</td>
<td>-1.609</td>
<td>3.113</td>
</tr>
<tr>
<td>101</td>
<td>uart_waddr[2]</td>
<td>17.284</td>
<td>6.352</td>
</tr>
<tr>
<td>97</td>
<td>p4_y[0]</td>
<td>23.294</td>
<td>2.006</td>
</tr>
<tr>
<td>91</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>27.193</td>
<td>4.762</td>
</tr>
<tr>
<td>90</td>
<td>p4_x[1]</td>
<td>20.799</td>
<td>3.197</td>
</tr>
<tr>
<td>89</td>
<td>cpu_state.cpu_state_fetch</td>
<td>28.176</td>
<td>3.942</td>
</tr>
<tr>
<td>87</td>
<td>p4_y[2]</td>
<td>25.796</td>
<td>1.884</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C12</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C13</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C5</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C12</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C6</td>
<td>80.56%</td>
</tr>
<tr>
<td>R14C7</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C9</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
