{"Source Block": ["hdl/library/util_upack/util_upack_dsf.v@101:136@HdlStmIf", "  wire    [M_WIDTH:0]       dac_dsf_data_s;\n\n  // bypass \n\n  generate\n  if (CH_OCNT == P_CNT) begin\n\n  assign dac_samples_int_s = 'd0;\n  assign dac_data_s = 'd0;\n  assign dac_data_int_0_s = 'd0;\n  assign dac_data_int_1_s = 'd0;\n  assign dac_dsf_data_s[M_WIDTH:P_WIDTH] = 'd0;\n  assign dac_dsf_data_s[(P_WIDTH-1):0] = dac_data;\n\n  always @(posedge dac_clk) begin\n    dac_dmx_valid <= dac_valid & dac_dmx_enable;\n    dac_dsf_valid <= dac_valid & dac_dmx_enable;\n    dac_dsf_sync <= dac_valid & dac_dmx_enable;\n    dac_samples_int <= 'd0;\n    dac_dmx_valid_d <= 'd0;\n    dac_dsf_valid_d <= 'd0;\n    dac_samples_int_d <= 'd0;\n    dac_data_int <= 'd0;\n    dac_dsf_data_int <= 'd0;\n    if (dac_dmx_enable == 1'b1) begin\n      dac_dsf_data <= dac_dsf_data_s[(M_WIDTH-1):0];\n    end else begin\n      dac_dsf_data <= 'd0;\n    end\n  end\n  end\n  endgenerate\n\n  // data store & forward\n\n  generate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[112, "  assign dac_dsf_data_s[M_WIDTH:P_WIDTH] = 'd0;\n"], [113, "  assign dac_dsf_data_s[(P_WIDTH-1):0] = dac_data;\n"]], "Add": []}}