{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15071, "design__instance__area": 146793, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 203, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 9, "power__internal__total": 0.014738267287611961, "power__switching__total": 0.006521046627312899, "power__leakage__total": 1.5267688979747618e-07, "power__total": 0.02125946618616581, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.1016, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.1016, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.325526, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.542142, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.325526, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.498291, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 203, "design__max_fanout_violation__count": 203, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": 0.175553, "clock__skew__worst_setup": 0.067182, "timing__hold__ws": -0.324142, "timing__setup__ws": -2.558775, "timing__hold__tns": -8.795187, "timing__setup__tns": -74.085381, "timing__hold__wns": -0.324142, "timing__setup__wns": -2.558775, "timing__hold_vio__count": 96, "timing__hold_r2r__ws": 0.112316, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 153, "timing__setup_r2r__ws": 3.082415, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 431.025 441.745", "design__core__bbox": "5.52 10.88 425.5 429.76", "design__io": 78, "design__die__area": 190403, "design__core__area": 175921, "design__instance__count__stdcell": 15071, "design__instance__area__stdcell": 146793, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.834426, "design__instance__utilization__stdcell": 0.834426, "floorplan__design__io": 76, "design__io__hpwl": 10211048, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 331552, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2317, "antenna__violating__nets": 16, "antenna__violating__pins": 19, "route__antenna_violation__count": 16, "route__net": 12615, "route__net__special": 2, "route__drc_errors__iter:1": 10696, "route__wirelength__iter:1": 406369, "route__drc_errors__iter:2": 4059, "route__wirelength__iter:2": 401848, "route__drc_errors__iter:3": 3789, "route__wirelength__iter:3": 401119, "route__drc_errors__iter:4": 627, "route__wirelength__iter:4": 400344, "route__drc_errors__iter:5": 85, "route__wirelength__iter:5": 400287, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 400222, "route__drc_errors": 0, "route__wirelength": 400222, "route__vias": 86045, "route__vias__singlecut": 86045, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1224.97, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 177, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 203, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.166838, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.166838, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.264569, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.216446, "timing__hold__tns__corner:nom_ss_100C_1v60": -6.871502, "timing__setup__tns__corner:nom_ss_100C_1v60": -62.592236, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.264569, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.216446, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 32, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.906123, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.235494, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 203, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.07003, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.07003, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.116131, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.332452, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116131, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.766017, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 203, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.096406, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.096406, "timing__hold__ws__corner:min_tt_025C_1v80": 0.320614, "timing__setup__ws__corner:min_tt_025C_1v80": 2.769144, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.320614, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.595143, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 153, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 203, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.158262, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.158262, "timing__hold__ws__corner:min_ss_100C_1v60": -0.173912, "timing__setup__ws__corner:min_ss_100C_1v60": -1.839018, "timing__hold__tns__corner:min_ss_100C_1v60": -4.015028, "timing__setup__tns__corner:min_ss_100C_1v60": -49.651581, "timing__hold__wns__corner:min_ss_100C_1v60": -0.173912, "timing__setup__wns__corner:min_ss_100C_1v60": -1.839018, "timing__hold_vio__count__corner:min_ss_100C_1v60": 32, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.899782, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.407362, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 203, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.067182, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.067182, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.112316, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.4946, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112316, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.833867, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 14, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 203, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 14, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.107708, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.107708, "timing__hold__ws__corner:max_tt_025C_1v80": 0.330606, "timing__setup__ws__corner:max_tt_025C_1v80": 2.332187, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.330606, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.408904, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 203, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 203, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 14, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.175553, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.175553, "timing__hold__ws__corner:max_ss_100C_1v60": -0.324142, "timing__setup__ws__corner:max_ss_100C_1v60": -2.558775, "timing__hold__tns__corner:max_ss_100C_1v60": -8.795187, "timing__setup__tns__corner:max_ss_100C_1v60": -74.085381, "timing__hold__wns__corner:max_ss_100C_1v60": -0.324142, "timing__setup__wns__corner:max_ss_100C_1v60": -2.558775, "timing__hold_vio__count__corner:max_ss_100C_1v60": 32, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.913327, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 51, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.082415, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 203, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 14, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.072996, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.072996, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.120215, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.182812, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.120215, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.705293, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 12, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79827, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000389676, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00172935, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00164242, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000377883, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00164242, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00039, "ir__drop__worst": 0.00173, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}