
*** Running vivado
    with args -log Controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 330.293 ; gain = 100.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Controller' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:21]
INFO: [Synth 8-638] synthesizing module 'Debounce' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/debounce.v:1]
	Parameter DEBOUNCE_INTERVAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debounce' (1#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-638] synthesizing module 'patterns' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:119]
	Parameter MODE_1 bound to: 2'b00 
	Parameter MODE_2 bound to: 2'b01 
	Parameter MODE_3 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:156]
INFO: [Synth 8-256] done synthesizing module 'patterns' (2#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:119]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:23]
WARNING: [Synth 8-3848] Net notes1[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:30]
WARNING: [Synth 8-3848] Net notes0[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:31]
WARNING: [Synth 8-3848] Net notes2[0] in module/entity Buzzer does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:32]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (3#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Buzzer.v:23]
INFO: [Synth 8-638] synthesizing module 'Learn' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:1]
	Parameter A_segment bound to: 8'b11101110 
	Parameter B_segment bound to: 8'b00111110 
	Parameter C_segment bound to: 8'b10011100 
	Parameter D_segment bound to: 8'b01111010 
	Parameter E_segment bound to: 8'b10011110 
	Parameter WAITING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter FINISHED bound to: 2'b10 
	Parameter zeros bound to: 7'b0000000 
	Parameter a_sec bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lib' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Library.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Library.v:31]
INFO: [Synth 8-256] done synthesizing module 'lib' (4#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Library.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'music' does not match port width (2) of module 'lib' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:47]
WARNING: [Synth 8-5788] Register light_reg in module Learn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:53]
WARNING: [Synth 8-5788] Register speaker_note_reg in module Learn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:73]
INFO: [Synth 8-256] done synthesizing module 'Learn' (5#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Learning_Mode.v:1]
INFO: [Synth 8-638] synthesizing module 'auto_play' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Auto_Play.v:1]
	Parameter TIME bound to: 50000000 - type: integer 
WARNING: [Synth 8-689] width (3) of port connection 'music' does not match port width (2) of module 'lib' [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Auto_Play.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Auto_Play.v:44]
WARNING: [Synth 8-5788] Register led_reg in module auto_play is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Auto_Play.v:32]
INFO: [Synth 8-256] done synthesizing module 'auto_play' (6#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Auto_Play.v:1]
WARNING: [Synth 8-3848] Net tub_sel in module/entity Controller does not have driver. [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:33]
INFO: [Synth 8-256] done synthesizing module 'Controller' (7#1) [E:/OneDrive/Code/FPGA/dlproj2/DigitalDesignProject.srcs/sources_1/new/Controller.v:21]
WARNING: [Synth 8-3917] design Controller has port zero driven by constant 0
WARNING: [Synth 8-3331] design Learn has unconnected port music[2]
WARNING: [Synth 8-3331] design Controller has unconnected port tub_sel[1]
WARNING: [Synth 8-3331] design Controller has unconnected port tub_sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 383.176 ; gain = 153.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 383.176 ; gain = 153.043
---------------------------------------------------------------------------------
