Timing Analyzer report for CoCo_HDMI
Thu Sep 23 13:47:08 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths Summary
 62. Clock Status Summary
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; CoCo_HDMI                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL016YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+----------------------------------------------+
; Parallel Compilation                         ;
+--------------------------------+-------------+
; Processors                     ; Number      ;
+--------------------------------+-------------+
; Number detected on machine     ; 8           ;
; Maximum allowed                ; 16          ;
;                                ;             ;
; Average used                   ; 2.27        ;
; Maximum used                   ; 16          ;
;                                ;             ;
; Usage by Processor             ; % Time Used ;
;     Processor 1                ; 100.0%      ;
;     Processors 2-8             ;   8.5%      ;
;     Processors 9-16 (overused) ;   8.5%      ;
+--------------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; CoCo.sdc      ; OK     ; Thu Sep 23 13:47:02 2021 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clk                                              ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Clk }                                              ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1120.000 ; 0.89 MHz  ; 0.000 ; 560.000 ; 50.00      ; 56        ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL0|altpll_component|auto_generated|pll1|inclk[0] ; { PLL0|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 4.000    ; 250.0 MHz ; 0.000 ; 2.000   ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; Clk    ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[3] } ;
+--------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 29.44 MHz  ; 29.44 MHz       ; PLL0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 78.59 MHz  ; 78.59 MHz       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 156.47 MHz ; 156.47 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 499.25 MHz ; 402.09 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.963  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.997  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 4.596  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 14.519 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.456 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.513   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; 4.314   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 9.649   ; 0.000         ;
; Clk                                              ; 9.854   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 19.650  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 559.648 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                 ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.963 ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; SDRAM_CLK             ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 7.027      ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.822 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 13.050     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.843 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 13.030     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 5.888 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.984     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.045 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.827     ;
; 6.082 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.776     ;
; 6.082 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.776     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.088 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.770     ;
; 6.101 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.772     ;
; 6.101 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.772     ;
; 6.103 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.756     ;
; 6.103 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.756     ;
; 6.108 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.987     ; 12.766     ;
; 6.108 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.987     ; 12.766     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.109 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.002     ; 12.750     ;
; 6.125 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.748     ;
; 6.125 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.748     ;
; 6.134 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.724     ;
; 6.134 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.724     ;
; 6.148 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.724     ;
; 6.148 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.724     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.154 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.003     ; 12.704     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.161 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.710     ;
; 6.169 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.704     ;
; 6.169 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.704     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.182 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.690     ;
; 6.188 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.684     ;
; 6.188 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.684     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.216 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.990     ; 12.655     ;
; 6.245 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.988     ; 12.628     ;
; 6.266 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.987     ; 12.608     ;
; 6.291 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|control_A[1] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.581     ;
; 6.291 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|control_A[4] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.581     ;
; 6.292 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.580     ;
; 6.292 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.580     ;
; 6.292 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.580     ;
; 6.292 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.580     ;
; 6.292 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.989     ; 12.580     ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                            ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.997 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.926      ;
; 1.999 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.924      ;
; 2.037 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.886      ;
; 2.038 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.885      ;
; 2.042 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.881      ;
; 2.042 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.881      ;
; 2.042 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.881      ;
; 2.043 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.880      ;
; 2.043 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.880      ;
; 2.082 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.842      ;
; 2.084 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.840      ;
; 2.087 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.837      ;
; 2.112 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.208     ; 1.681      ;
; 2.117 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.208     ; 1.676      ;
; 2.147 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.208     ; 1.646      ;
; 2.206 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.717      ;
; 2.206 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.717      ;
; 2.208 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.715      ;
; 2.210 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.713      ;
; 2.211 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.712      ;
; 2.245 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.552      ;
; 2.246 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.551      ;
; 2.247 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.550      ;
; 2.247 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.550      ;
; 2.249 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.548      ;
; 2.261 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.195     ; 1.545      ;
; 2.292 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.505      ;
; 2.296 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.502      ;
; 2.302 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.208     ; 1.491      ;
; 2.312 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.486      ;
; 2.314 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.484      ;
; 2.320 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.478      ;
; 2.320 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.478      ;
; 2.320 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.478      ;
; 2.321 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.477      ;
; 2.324 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.474      ;
; 2.331 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.467      ;
; 2.348 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.449      ;
; 2.349 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.448      ;
; 2.349 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.448      ;
; 2.350 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.204     ; 1.447      ;
; 2.370 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.428      ;
; 2.371 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.427      ;
; 2.371 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.427      ;
; 2.397 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.203     ; 1.401      ;
; 2.430 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.494      ;
; 2.430 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.494      ;
; 2.434 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.077     ; 1.490      ;
; 2.515 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.408      ;
; 2.618 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.305      ;
; 2.649 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.274      ;
; 2.650 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.272      ;
; 2.650 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.273      ;
; 2.652 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.271      ;
; 2.657 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.265      ;
; 2.660 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.263      ;
; 2.668 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.255      ;
; 2.669 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.253      ;
; 2.670 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.252      ;
; 2.676 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.247      ;
; 2.698 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.225      ;
; 2.699 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.224      ;
; 2.700 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.223      ;
; 2.700 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.223      ;
; 2.700 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.223      ;
; 2.700 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.223      ;
; 2.701 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.222      ;
; 2.702 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.221      ;
; 2.702 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.221      ;
; 2.717 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.206      ;
; 2.732 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.191      ;
; 2.813 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.110      ;
; 2.823 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.100      ;
; 2.856 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.067      ;
; 2.857 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.066      ;
; 2.858 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.065      ;
; 2.875 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.047      ;
; 2.879 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 1.043      ;
; 2.879 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 1.044      ;
; 3.001 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.922      ;
; 3.001 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.922      ;
; 3.016 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.907      ;
; 3.029 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.894      ;
; 3.038 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.885      ;
; 3.039 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.884      ;
; 3.039 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.883      ;
; 3.039 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.884      ;
; 3.040 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.883      ;
; 3.040 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.882      ;
; 3.040 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.882      ;
; 3.041 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.881      ;
; 3.041 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.881      ;
; 3.042 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.881      ;
; 3.042 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.880      ;
; 3.042 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.881      ;
; 3.043 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.079     ; 0.879      ;
; 3.044 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.879      ;
; 3.065 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.858      ;
; 3.065 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.858      ;
; 3.065 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.078     ; 0.858      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.596 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 15.246     ;
; 4.596 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 15.246     ;
; 4.726 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 15.116     ;
; 4.726 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 15.116     ;
; 4.885 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.957     ;
; 4.885 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.957     ;
; 4.993 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.850     ;
; 4.993 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.850     ;
; 4.998 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.844     ;
; 4.998 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.844     ;
; 4.998 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.844     ;
; 5.002 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.841     ;
; 5.002 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.841     ;
; 5.072 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.770     ;
; 5.072 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.770     ;
; 5.128 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.714     ;
; 5.167 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.675     ;
; 5.241 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.601     ;
; 5.297 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.545     ;
; 5.370 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.484     ;
; 5.384 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.459     ;
; 5.395 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.447     ;
; 5.400 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.444     ;
; 5.418 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.438     ;
; 5.430 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 14.409     ;
; 5.438 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.403     ;
; 5.441 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.402     ;
; 5.454 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.388     ;
; 5.454 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.388     ;
; 5.456 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.386     ;
; 5.500 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.354     ;
; 5.501 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.353     ;
; 5.525 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.317     ;
; 5.530 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.314     ;
; 5.545 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.311     ;
; 5.546 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.310     ;
; 5.548 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.308     ;
; 5.560 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 14.279     ;
; 5.564 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.279     ;
; 5.568 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.273     ;
; 5.569 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.273     ;
; 5.573 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.270     ;
; 5.576 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.278     ;
; 5.582 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.260     ;
; 5.615 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.226     ;
; 5.631 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.223     ;
; 5.638 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.204     ;
; 5.643 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.199     ;
; 5.659 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.195     ;
; 5.670 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.184     ;
; 5.675 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.181     ;
; 5.676 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.180     ;
; 5.689 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.155     ;
; 5.695 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.160     ;
; 5.697 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|up[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.158     ;
; 5.706 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.148     ;
; 5.707 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.149     ;
; 5.708 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~1_OTERM39       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.134     ;
; 5.709 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.133     ;
; 5.712 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.130     ;
; 5.719 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 14.120     ;
; 5.727 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.114     ;
; 5.738 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[2]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.116     ;
; 5.744 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.110     ;
; 5.745 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.096     ;
; 5.747 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|acca[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.095     ;
; 5.753 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.091     ;
; 5.753 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.091     ;
; 5.767 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.088     ;
; 5.769 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|ea[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.062     ;
; 5.770 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|ea[0]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 14.060     ;
; 5.771 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|md[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.060     ;
; 5.772 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.082     ;
; 5.776 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.079     ;
; 5.781 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.062     ;
; 5.795 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|xreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 14.036     ;
; 5.797 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 14.048     ;
; 5.800 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|sp[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.054     ;
; 5.802 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.017     ; 14.042     ;
; 5.806 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 14.039     ;
; 5.807 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|up[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.035     ;
; 5.815 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.004     ; 14.042     ;
; 5.820 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.036     ;
; 5.824 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.004     ; 14.033     ;
; 5.825 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.030     ;
; 5.827 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.013     ;
; 5.827 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|up[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 14.028     ;
; 5.829 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[0]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.025     ;
; 5.832 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 14.007     ;
; 5.834 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.022     ;
; 5.835 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.005     ; 14.021     ;
; 5.835 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.007     ;
; 5.836 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.004     ;
; 5.838 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 14.005     ;
; 5.838 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~1_OTERM39       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.004     ;
; 5.839 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|cc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.003     ;
; 5.840 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.001     ;
; 5.844 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.998     ;
; 5.846 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 14.008     ;
; 5.851 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.991     ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.519 ; reset                                                   ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.279      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.758 ; reset                                                   ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.041      ;
; 14.918 ; reset                                                   ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.885      ;
; 14.919 ; reset                                                   ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.884      ;
; 15.322 ; reset                                                   ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.481      ;
; 15.323 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.480      ;
; 15.333 ; reset                                                   ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.470      ;
; 15.334 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 4.469      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.512 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 4.287      ;
; 15.815 ; reset                                                   ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.983      ;
; 15.815 ; reset                                                   ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.983      ;
; 15.815 ; reset                                                   ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.983      ;
; 15.815 ; reset                                                   ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.983      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.119 ; reset                                                   ; MC6847_gen4:VDG|row_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 3.665      ;
; 16.420 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 3.377      ;
; 16.536 ; reset                                                   ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.262      ;
; 16.536 ; reset                                                   ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.262      ;
; 16.536 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 3.262      ;
; 16.813 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 2.990      ;
; 16.987 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 2.810      ;
; 17.516 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|DD_s[5]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.307      ;
; 17.603 ; PIA:PIA1|PB_out[7]                                      ; MC6847_gen4:VDG|AG_s                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.220      ;
; 18.253 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|DD_s[1]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.570      ;
; 18.283 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.981      ;
; 18.318 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.946      ;
; 18.319 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.945      ;
; 18.332 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.932      ;
; 18.344 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.920      ;
; 18.350 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.473      ;
; 18.473 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 1.791      ;
; 18.506 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.317      ;
; 18.507 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.316      ;
; 18.522 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.301      ;
; 18.528 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.295      ;
; 18.541 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 1.282      ;
; 33.609 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.968      ;
; 33.734 ; MC6847_gen4:VDG|MCM_data_s[7]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.843      ;
; 34.151 ; MC6847_gen4:VDG|MCM_data_s[6]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.426      ;
; 34.312 ; MC6847_gen4:VDG|MCM_data_s[1]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.265      ;
; 34.329 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.588      ;
; 34.330 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.587      ;
; 34.364 ; MC6847_gen4:VDG|MCM_data_s[3]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.213      ;
; 34.385 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.537      ;
; 34.385 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.537      ;
; 34.385 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.537      ;
; 34.385 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.537      ;
; 34.434 ; MC6847_gen4:VDG|MCM_data_s[4]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.143      ;
; 34.486 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.436      ;
; 34.486 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.436      ;
; 34.486 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.436      ;
; 34.486 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.436      ;
; 34.528 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.394      ;
; 34.528 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.394      ;
; 34.528 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.394      ;
; 34.528 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.394      ;
; 34.532 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 5.045      ;
; 34.538 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.386      ;
; 34.656 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.266      ;
; 34.656 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.266      ;
; 34.656 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.266      ;
; 34.656 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.266      ;
; 34.657 ; MC6847_gen4:VDG|MCM_data_s[7]                           ; MC6847_gen4:VDG|G[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.424     ; 4.920      ;
; 34.687 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.230      ;
; 34.696 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.226      ;
; 34.696 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.226      ;
; 34.696 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.226      ;
; 34.696 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.226      ;
; 34.704 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 5.204      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; PS2_keyboard:PS2_inst|scroll_lock                                ; PS2_keyboard:PS2_inst|scroll_lock                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:PS2_inst|num_lock                                   ; PS2_keyboard:PS2_inst|num_lock                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:PS2_inst|special_make                               ; PS2_keyboard:PS2_inst|special_make                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PS2_keyboard:PS2_inst|caps_lock                                  ; PS2_keyboard:PS2_inst|caps_lock                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[6]                                     ; SN74LS783:SAM|control_reg[6]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[3]                                     ; SN74LS783:SAM|control_reg[3]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[4]                                     ; SN74LS783:SAM|control_reg[4]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[5]                                     ; SN74LS783:SAM|control_reg[5]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[7]                                     ; SN74LS783:SAM|control_reg[7]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[8]                                     ; SN74LS783:SAM|control_reg[8]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[10]                                    ; SN74LS783:SAM|control_reg[10]                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|control_reg[9]                                     ; SN74LS783:SAM|control_reg[9]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.read_second                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_A        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.793      ;
; 0.503 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.795      ;
; 0.509 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.800      ;
; 0.510 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP2     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.803      ;
; 0.526 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.818      ;
; 0.535 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.827      ;
; 0.538 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.830      ;
; 0.545 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.837      ;
; 0.546 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.838      ;
; 0.560 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.852      ;
; 0.643 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.935      ;
; 0.649 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.940      ;
; 0.649 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.940      ;
; 0.650 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.941      ;
; 0.650 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.941      ;
; 0.652 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.944      ;
; 0.653 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.944      ;
; 0.654 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.946      ;
; 0.689 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.981      ;
; 0.709 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[7]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.002      ;
; 0.724 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.015      ;
; 0.741 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_ps2_clk        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.process_second                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag_2         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.041      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; PS2_keyboard:PS2_inst|state.read_third                           ; PS2_keyboard:PS2_inst|state.process_third                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.043      ;
; 0.753 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.044      ;
; 0.758 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.053      ;
; 0.762 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|prev_HSYNC             ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.771 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_reset          ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.063      ;
; 0.774 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.069      ;
; 0.780 ; PS2_keyboard:PS2_inst|state.read_first                           ; PS2_keyboard:PS2_inst|state.process_first                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.072      ;
; 0.786 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.077      ;
; 0.798 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_2      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.090      ;
; 0.803 ; PS2_keyboard:PS2_inst|state.process_first                        ; PS2_keyboard:PS2_inst|state.read_second                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.095      ;
; 0.804 ; MC6847_gen4:VDG|DA[7]                                            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.203      ; 1.239      ;
; 0.805 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2    ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.097      ;
; 0.810 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.101      ;
; 0.825 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.117      ;
; 0.843 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_data_s          ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.135      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.454 ; MC6809:CPU|iv[0]                            ; MC6809:CPU|iv[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6809:CPU|up[0]                            ; MC6809:CPU|up[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6809:CPU|state.decode_state               ; MC6809:CPU|state.decode_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6809:CPU|pc[3]                            ; MC6809:CPU|pc[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6809:CPU|pc[2]                            ; MC6809:CPU|pc[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6809:CPU|pc[0]                            ; MC6809:CPU|pc[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_dp_state               ; MC6809:CPU|state.rti_dp_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.single_op_write_state      ; MC6809:CPU|state.single_op_write_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|Selector359~0_OTERM159           ; MC6809:CPU|Selector359~0_OTERM159       ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_uph_state             ; MC6809:CPU|state.puls_uph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_upl_state              ; MC6809:CPU|state.rti_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_ixh_state              ; MC6809:CPU|state.rti_ixh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|WideOr124~0_OTERM17              ; MC6809:CPU|WideOr124~0_OTERM17          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_ixl_state              ; MC6809:CPU|state.rti_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|Selector300~0_OTERM25            ; MC6809:CPU|Selector300~0_OTERM25        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|WideOr194~4_OTERM1               ; MC6809:CPU|WideOr194~4_OTERM1           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_cc_state               ; MC6809:CPU|state.rti_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_iyl_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.sync_state                 ; MC6809:CPU|state.sync_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.dual_op_read16_2_state     ; MC6809:CPU|state.dual_op_read16_2_state ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_uph_state              ; MC6809:CPU|state.rti_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_upl_state             ; MC6809:CPU|state.pshs_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|ea[0]                            ; MC6809:CPU|ea[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_upl_state             ; MC6809:CPU|state.puls_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_cc_state              ; MC6809:CPU|state.puls_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_pch_state             ; MC6809:CPU|state.pshs_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.dual_op_write16_state      ; MC6809:CPU|state.dual_op_write16_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_iyh_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|iv[1]                            ; MC6809:CPU|iv[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_ixl_state             ; MC6809:CPU|state.pshs_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_accb_state            ; MC6809:CPU|state.puls_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|Selector295~5_OTERM13            ; MC6809:CPU|Selector295~5_OTERM13        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_upl_state              ; MC6809:CPU|state.int_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_cc_state              ; MC6809:CPU|state.pshs_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_iyh_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.push_return_hi_state       ; MC6809:CPU|state.push_return_hi_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_ixl_state              ; MC6809:CPU|state.int_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.push_return_lo_state       ; MC6809:CPU|state.push_return_lo_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshs_pcl_state             ; MC6809:CPU|state.pshs_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|WideOr192~2_OTERM29              ; MC6809:CPU|WideOr192~2_OTERM29          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|md[7]                            ; MC6809:CPU|md[7]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_acca_state            ; MC6809:CPU|state.puls_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.indexed_state              ; MC6809:CPU|state.indexed_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.single_op_read_state       ; MC6809:CPU|state.single_op_read_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.dual_op_read8_state        ; MC6809:CPU|state.dual_op_read8_state    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|md[3]                            ; MC6809:CPU|md[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|iv[2]                            ; MC6809:CPU|iv[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|md[2]                            ; MC6809:CPU|md[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.indirect2_state            ; MC6809:CPU|state.indirect2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|md[0]                            ; MC6809:CPU|md[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_pcl_state              ; MC6809:CPU|state.int_pcl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_pch_state              ; MC6809:CPU|state.int_pch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_ixl_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.int_cc_state               ; MC6809:CPU|state.int_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|md[1]                            ; MC6809:CPU|md[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_dp_state              ; MC6809:CPU|state.puls_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.puls_iyh_state             ; MC6809:CPU|state.puls_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_sph_state             ; MC6809:CPU|state.pshu_sph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.vect_hi_state              ; MC6809:CPU|state.vect_hi_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|pc[1]                            ; MC6809:CPU|pc[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_pch_state             ; MC6809:CPU|state.pshu_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.vect_lo_state              ; MC6809:CPU|state.vect_lo_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_iyh_state             ; MC6809:CPU|state.pshu_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|WideOr192~0_OTERM5               ; MC6809:CPU|WideOr192~0_OTERM5           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|WideOr192~1_OTERM21              ; MC6809:CPU|WideOr192~1_OTERM21          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_ixh_state             ; MC6809:CPU|state.pshu_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|Selector293~0_OTERM9             ; MC6809:CPU|Selector293~0_OTERM9         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_acca_state            ; MC6809:CPU|state.pshu_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_acca_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.pshu_accb_state            ; MC6809:CPU|state.pshu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6809:CPU|state.rti_accb_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; MC6809:CPU|saved_state.fetch_state          ; MC6809:CPU|saved_state.fetch_state      ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MC6809:CPU|state.int_cwai_state             ; MC6809:CPU|state.int_cwai_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MC6809:CPU|state.pshs_ixh_state             ; MC6809:CPU|state.pshs_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MC6809:CPU|state.pshs_dp_state              ; MC6809:CPU|state.pshs_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.503 ; MC6809:CPU|saved_state.sbranch_state        ; MC6809:CPU|state.sbranch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; MC6809:CPU|state.index16_state              ; MC6809:CPU|state.index16_2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; MC6809:CPU|saved_state.single_op_exec_state ; MC6809:CPU|state.single_op_exec_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.517 ; MC6809:CPU|state.mul5_state                 ; MC6809:CPU|state.mul6_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.517 ; MC6809:CPU|state.mul0_state                 ; MC6809:CPU|state.mul1_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.809      ;
; 0.518 ; MC6809:CPU|state.mul2_state                 ; MC6809:CPU|state.mul3_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.519 ; MC6809:CPU|state.mul1_state                 ; MC6809:CPU|state.mul2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.811      ;
; 0.520 ; MC6809:CPU|state.mul4_state                 ; MC6809:CPU|state.mul5_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.535 ; MC6809:CPU|state.mul3_state                 ; MC6809:CPU|state.mul4_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.568 ; MC6809:CPU|state.exg1_state                 ; MC6809:CPU|state.exg2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.659 ; MC6809:CPU|state.pulu_pch_state             ; MC6809:CPU|state.pulu_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.662 ; MC6809:CPU|state.pulu_acca_state            ; MC6809:CPU|state.pulu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.953      ;
; 0.667 ; MC6809:CPU|state.pulu_cc_state              ; MC6809:CPU|state.pulu_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.958      ;
; 0.667 ; MC6809:CPU|state.pulu_accb_state            ; MC6809:CPU|state.pulu_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.958      ;
; 0.694 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.985      ;
; 0.696 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.987      ;
; 0.697 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.988      ;
; 0.699 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.990      ;
; 0.699 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.991      ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.454 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|horiz_scaler[2]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|cell_count[3]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; MC6847_gen4:VDG|cell_count[1]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.493 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.512 ; MC6847_gen4:VDG|VSYNC                                   ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.803      ;
; 0.514 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.805      ;
; 0.534 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.542 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|R[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.833      ;
; 0.564 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.855      ;
; 0.574 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.865      ;
; 0.575 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.662 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|DA[11]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.953      ;
; 0.662 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|DA[9]                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.953      ;
; 0.673 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|HSYNC                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.964      ;
; 0.688 ; MC6847_gen4:VDG|active_area_s                           ; MC6847_gen4:VDG|VDE                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.692 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.983      ;
; 0.695 ; MC6847_gen4:VDG|pixel_count[9]                          ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.695 ; MC6847_gen4:VDG|line_count[9]                           ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.986      ;
; 0.698 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.698 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.988      ;
; 0.701 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.993      ;
; 0.708 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.000      ;
; 0.719 ; MC6847_gen4:VDG|row_count[6]                            ; MC6847_gen4:VDG|DA[10]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.010      ;
; 0.727 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.741 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.033      ;
; 0.743 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.464      ;
; 0.744 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.465      ;
; 0.747 ; MC6847_gen4:VDG|pixel_count[1]                          ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.749 ; MC6847_gen4:VDG|pixel_count[3]                          ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.751 ; MC6847_gen4:VDG|pixel_count[2]                          ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.753 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.044      ;
; 0.754 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.045      ;
; 0.755 ; MC6847_gen4:VDG|line_count[8]                           ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.046      ;
; 0.756 ; MC6847_gen4:VDG|line_count[7]                           ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.756 ; MC6847_gen4:VDG|pixel_count[7]                          ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.756 ; MC6847_gen4:VDG|line_count[5]                           ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.047      ;
; 0.757 ; MC6847_gen4:VDG|line_count[6]                           ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.048      ;
; 0.758 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.764 ; MC6847_gen4:VDG|pixel_count[5]                          ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MC6847_gen4:VDG|line_count[1]                           ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; MC6847_gen4:VDG|pixel_count[6]                          ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.768 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; MC6847_gen4:VDG|line_count[4]                           ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.059      ;
; 0.771 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.596      ; 1.641      ;
; 0.772 ; MC6847_gen4:VDG|row_count[3]                            ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.773 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.064      ;
; 0.773 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.494      ;
; 0.774 ; MC6847_gen4:VDG|line_count[3]                           ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; MC6847_gen4:VDG|row_count[1]                            ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; MC6847_gen4:VDG|col_count[6]                            ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; MC6847_gen4:VDG|col_count[3]                            ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; MC6847_gen4:VDG|pixel_count[4]                          ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; MC6847_gen4:VDG|row_count[4]                            ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.775 ; MC6847_gen4:VDG|col_count[7]                            ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.776 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.776 ; MC6847_gen4:VDG|row_count[2]                            ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
; 0.778 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.070      ;
; 0.783 ; MC6847_gen4:VDG|line_count[0]                           ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.074      ;
; 0.784 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.220      ;
; 0.784 ; MC6847_gen4:VDG|line_count[2]                           ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.075      ;
; 0.789 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.080      ;
; 0.791 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.082      ;
; 0.791 ; MC6847_gen4:VDG|row_count[0]                            ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.082      ;
; 0.792 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.083      ;
; 0.793 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.084      ;
; 0.794 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.085      ;
; 0.795 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.087      ;
; 0.798 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.089      ;
; 0.809 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.245      ;
; 0.809 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.245      ;
; 0.811 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.102      ;
; 0.817 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.108      ;
; 0.821 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.542      ;
; 0.833 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.269      ;
; 0.833 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.269      ;
; 0.856 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.292      ;
; 0.866 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.157      ;
; 0.882 ; MC6847_gen4:VDG|pixel_count[7]                          ; MC6847_gen4:VDG|HSYNC                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.173      ;
; 0.895 ; MC6847_gen4:VDG|horiz_scaler[2]                         ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.186      ;
; 0.924 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.456 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[0]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.758      ;
; 0.496 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.786      ;
; 0.502 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.506 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.796      ;
; 0.507 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.797      ;
; 0.507 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.797      ;
; 0.507 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.797      ;
; 0.513 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.803      ;
; 0.644 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.934      ;
; 0.649 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.939      ;
; 0.650 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.940      ;
; 0.668 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.958      ;
; 0.687 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.978      ;
; 0.693 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.984      ;
; 0.698 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.988      ;
; 0.735 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.025      ;
; 0.738 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.028      ;
; 0.740 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.030      ;
; 0.741 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.031      ;
; 0.741 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.031      ;
; 0.742 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.032      ;
; 0.742 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.032      ;
; 0.742 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.033      ;
; 0.743 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.033      ;
; 0.744 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.034      ;
; 0.746 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.755 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.045      ;
; 0.759 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.049      ;
; 0.759 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.049      ;
; 0.763 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.054      ;
; 0.767 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.057      ;
; 0.768 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.058      ;
; 0.768 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.058      ;
; 0.778 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.068      ;
; 0.786 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.076      ;
; 0.793 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.083      ;
; 0.850 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.260      ;
; 0.850 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.260      ;
; 0.850 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.260      ;
; 0.861 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.151      ;
; 0.882 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.292      ;
; 0.893 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.303      ;
; 0.893 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.303      ;
; 0.894 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.304      ;
; 0.894 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.304      ;
; 0.915 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.325      ;
; 0.917 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.327      ;
; 0.917 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.327      ;
; 0.917 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.327      ;
; 0.918 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.328      ;
; 0.968 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.378      ;
; 0.984 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.394      ;
; 0.987 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.397      ;
; 0.989 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.399      ;
; 0.989 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.399      ;
; 0.990 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.396      ;
; 1.048 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 1.466      ;
; 1.058 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.468      ;
; 1.060 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.470      ;
; 1.060 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.470      ;
; 1.060 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.470      ;
; 1.062 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 1.472      ;
; 1.085 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.376      ;
; 1.089 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.380      ;
; 1.090 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.381      ;
; 1.149 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.555      ;
; 1.184 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.590      ;
; 1.189 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.174      ; 1.595      ;
; 1.303 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.594      ;
; 1.306 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.597      ;
; 1.306 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.597      ;
; 1.309 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.600      ;
; 1.310 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.601      ;
; 1.381 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.672      ;
; 1.384 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.675      ;
; 1.386 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.677      ;
; 1.427 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.718      ;
; 1.429 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.720      ;
; 1.431 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.722      ;
; 1.451 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.742      ;
; 1.451 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.742      ;
; 1.452 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.743      ;
; 1.453 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.744      ;
; 1.456 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.747      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 31.36 MHz  ; 31.36 MHz       ; PLL0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 85.58 MHz  ; 85.58 MHz       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 164.5 MHz  ; 164.5 MHz       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 528.82 MHz ; 402.09 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 1.796  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 2.109  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 5.496  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 14.792 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.402 ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.513   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; 4.314   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 9.658   ; 0.000         ;
; Clk                                              ; 9.842   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 19.658  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 559.656 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                  ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.796 ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; SDRAM_CLK             ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 6.194      ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.736 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.263     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.786 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.213     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.813 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 12.185     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.985 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 12.003     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 6.991 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 12.008     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.035 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.953     ;
; 7.046 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.953     ;
; 7.046 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.953     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.053 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.945     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.062 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.875     ; 11.925     ;
; 7.095 ; MC6809:CPU|op_code[3]                            ; PIA:PIA0|DDR_A[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.876     ; 11.891     ;
; 7.096 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.903     ;
; 7.096 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.903     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.103 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.895     ;
; 7.119 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.881     ;
; 7.119 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.881     ;
; 7.123 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.875     ;
; 7.123 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.864     ; 11.875     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.130 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.865     ; 11.867     ;
; 7.141 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.859     ;
; 7.191 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.809     ;
; 7.194 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|control_A[1] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.805     ;
; 7.194 ; MC6809:CPU|Selector192~0_OTERM295                ; PIA:PIA0|control_A[4] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.805     ;
; 7.196 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.803     ;
; 7.196 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.803     ;
; 7.203 ; MC6809:CPU|op_code[3]                            ; PIA:PIA1|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.886     ; 11.773     ;
; 7.218 ; MC6809:CPU|WideOr194~7_OTERM297                  ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.863     ; 11.781     ;
; 7.238 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.762     ;
; 7.238 ; MC6809:CPU|WideOr193~0_OTERM209                  ; PIA:PIA1|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.862     ; 11.762     ;
; 7.240 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.748     ;
; 7.240 ; MC6809:CPU|WideOr193~3_OTERM301                  ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.874     ; 11.748     ;
+-------+--------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.109 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.823      ;
; 2.111 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.821      ;
; 2.150 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.782      ;
; 2.151 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.781      ;
; 2.155 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.777      ;
; 2.155 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.777      ;
; 2.155 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.777      ;
; 2.156 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.776      ;
; 2.156 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.776      ;
; 2.183 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.749      ;
; 2.185 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.747      ;
; 2.188 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.744      ;
; 2.239 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.184     ; 1.579      ;
; 2.243 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.184     ; 1.575      ;
; 2.253 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.184     ; 1.565      ;
; 2.317 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.615      ;
; 2.318 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.614      ;
; 2.321 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.611      ;
; 2.321 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.611      ;
; 2.321 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.611      ;
; 2.350 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.472      ;
; 2.351 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.471      ;
; 2.352 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.470      ;
; 2.352 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.470      ;
; 2.354 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.468      ;
; 2.368 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.171     ; 1.463      ;
; 2.382 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.440      ;
; 2.386 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.436      ;
; 2.404 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.184     ; 1.414      ;
; 2.415 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.407      ;
; 2.417 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.405      ;
; 2.434 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.388      ;
; 2.441 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.380      ;
; 2.441 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.380      ;
; 2.441 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.380      ;
; 2.442 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.379      ;
; 2.444 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.377      ;
; 2.461 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.361      ;
; 2.462 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.360      ;
; 2.465 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.357      ;
; 2.465 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.357      ;
; 2.489 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.180     ; 1.333      ;
; 2.504 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.428      ;
; 2.505 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.427      ;
; 2.509 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.423      ;
; 2.510 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.311      ;
; 2.510 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.311      ;
; 2.510 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.181     ; 1.311      ;
; 2.665 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.266      ;
; 2.755 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.176      ;
; 2.781 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.150      ;
; 2.781 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.150      ;
; 2.783 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.149      ;
; 2.783 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.148      ;
; 2.788 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.144      ;
; 2.790 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.141      ;
; 2.799 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.132      ;
; 2.801 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.131      ;
; 2.802 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 1.130      ;
; 2.808 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.123      ;
; 2.827 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.104      ;
; 2.829 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.102      ;
; 2.829 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.102      ;
; 2.829 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.102      ;
; 2.829 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.102      ;
; 2.829 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.102      ;
; 2.830 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.101      ;
; 2.831 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.100      ;
; 2.832 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.099      ;
; 2.841 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.090      ;
; 2.854 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.077      ;
; 2.892 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.039      ;
; 2.930 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 1.001      ;
; 2.942 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.989      ;
; 2.944 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.988      ;
; 2.947 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.985      ;
; 2.964 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.967      ;
; 2.965 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.966      ;
; 2.966 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.965      ;
; 3.093 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.838      ;
; 3.094 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.837      ;
; 3.105 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.826      ;
; 3.125 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.806      ;
; 3.132 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.799      ;
; 3.133 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.798      ;
; 3.133 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.798      ;
; 3.134 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.797      ;
; 3.135 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.797      ;
; 3.136 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.795      ;
; 3.136 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.795      ;
; 3.136 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.796      ;
; 3.137 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.795      ;
; 3.137 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.795      ;
; 3.137 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.795      ;
; 3.138 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.793      ;
; 3.138 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.794      ;
; 3.139 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.070     ; 0.793      ;
; 3.161 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.770      ;
; 3.161 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.770      ;
; 3.161 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.071     ; 0.770      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.496 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.345     ;
; 5.496 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.345     ;
; 5.615 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.226     ;
; 5.615 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.226     ;
; 5.709 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.132     ;
; 5.709 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.132     ;
; 5.728 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.115     ;
; 5.728 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.115     ;
; 5.770 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.071     ;
; 5.770 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 14.071     ;
; 5.804 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.039     ;
; 5.804 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 14.039     ;
; 5.829 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 14.013     ;
; 5.904 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.938     ;
; 5.904 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.938     ;
; 5.948 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.894     ;
; 6.034 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.807     ;
; 6.104 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.738     ;
; 6.131 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.713     ;
; 6.140 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.704     ;
; 6.153 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.688     ;
; 6.173 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.669     ;
; 6.187 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.655     ;
; 6.225 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.628     ;
; 6.237 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.606     ;
; 6.247 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.594     ;
; 6.247 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.597     ;
; 6.266 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.577     ;
; 6.271 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.582     ;
; 6.276 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 13.576     ;
; 6.280 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 13.559     ;
; 6.287 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.554     ;
; 6.306 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.536     ;
; 6.308 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.533     ;
; 6.342 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.501     ;
; 6.344 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.509     ;
; 6.366 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.478     ;
; 6.390 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.463     ;
; 6.393 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.461     ;
; 6.393 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.461     ;
; 6.395 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 13.457     ;
; 6.399 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 13.440     ;
; 6.406 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.435     ;
; 6.428 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.413     ;
; 6.438 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.415     ;
; 6.442 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.400     ;
; 6.446 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.407     ;
; 6.457 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 13.398     ;
; 6.460 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.384     ;
; 6.462 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.380     ;
; 6.462 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.380     ;
; 6.472 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 13.368     ;
; 6.478 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~1_OTERM39       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.363     ;
; 6.479 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 13.367     ;
; 6.484 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.369     ;
; 6.489 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.355     ;
; 6.493 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 13.346     ;
; 6.498 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.346     ;
; 6.499 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.354     ;
; 6.500 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.341     ;
; 6.503 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 13.352     ;
; 6.508 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 13.344     ;
; 6.512 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.342     ;
; 6.512 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.342     ;
; 6.512 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.329     ;
; 6.519 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.324     ;
; 6.521 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.323     ;
; 6.531 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.311     ;
; 6.533 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 13.322     ;
; 6.535 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.318     ;
; 6.537 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|up[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.316     ;
; 6.545 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.308     ;
; 6.547 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.294     ;
; 6.551 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 13.301     ;
; 6.554 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 13.285     ;
; 6.555 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 13.291     ;
; 6.561 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.280     ;
; 6.564 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.280     ;
; 6.564 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 13.280     ;
; 6.565 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.288     ;
; 6.578 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.276     ;
; 6.579 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.007     ; 13.276     ;
; 6.581 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.261     ;
; 6.587 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.267     ;
; 6.588 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.253     ;
; 6.590 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|acca[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 13.252     ;
; 6.591 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|cc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.022     ; 13.249     ;
; 6.595 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.248     ;
; 6.595 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 13.248     ;
; 6.597 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~1_OTERM39       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 13.244     ;
; 6.600 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|ea[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 13.232     ;
; 6.602 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|md[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 13.230     ;
; 6.606 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.248     ;
; 6.606 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.008     ; 13.248     ;
; 6.609 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[2]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.009     ; 13.244     ;
; 6.612 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|ea[0]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 13.220     ;
; 6.620 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 13.232     ;
; 6.621 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|xreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 13.211     ;
; 6.625 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 13.231     ;
; 6.625 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.006     ; 13.231     ;
+-------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 14.792 ; reset                                                   ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 5.031      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.014 ; reset                                                   ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 4.812      ;
; 15.170 ; reset                                                   ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.657      ;
; 15.171 ; reset                                                   ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.656      ;
; 15.534 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.293      ;
; 15.535 ; reset                                                   ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.292      ;
; 15.540 ; reset                                                   ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.287      ;
; 15.542 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 4.285      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 15.707 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 4.118      ;
; 16.029 ; reset                                                   ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.795      ;
; 16.029 ; reset                                                   ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.795      ;
; 16.029 ; reset                                                   ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.795      ;
; 16.029 ; reset                                                   ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.795      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.319 ; reset                                                   ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.191     ; 3.492      ;
; 16.614 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.210      ;
; 16.703 ; reset                                                   ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.121      ;
; 16.703 ; reset                                                   ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.121      ;
; 16.703 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.121      ;
; 16.992 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 2.835      ;
; 17.150 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.674      ;
; 17.650 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|DD_s[5]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 2.195      ;
; 17.727 ; PIA:PIA1|PB_out[7]                                      ; MC6847_gen4:VDG|AG_s                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 2.116      ;
; 18.336 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.895      ;
; 18.364 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|DD_s[1]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.481      ;
; 18.372 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.859      ;
; 18.373 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.858      ;
; 18.389 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.842      ;
; 18.391 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.840      ;
; 18.476 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.369      ;
; 18.502 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.192      ; 1.729      ;
; 18.616 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.229      ;
; 18.616 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.229      ;
; 18.636 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.209      ;
; 18.636 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.209      ;
; 18.668 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 1.177      ;
; 33.921 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 5.706      ;
; 34.038 ; MC6847_gen4:VDG|MCM_data_s[7]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 5.589      ;
; 34.435 ; MC6847_gen4:VDG|MCM_data_s[6]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 5.192      ;
; 34.604 ; MC6847_gen4:VDG|MCM_data_s[1]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 5.023      ;
; 34.634 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.292      ;
; 34.649 ; MC6847_gen4:VDG|MCM_data_s[3]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 4.978      ;
; 34.654 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.272      ;
; 34.688 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.244      ;
; 34.688 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.244      ;
; 34.688 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.244      ;
; 34.688 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.244      ;
; 34.692 ; MC6847_gen4:VDG|MCM_data_s[4]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 4.935      ;
; 34.767 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.165      ;
; 34.767 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.165      ;
; 34.767 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.165      ;
; 34.767 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.165      ;
; 34.815 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.117      ;
; 34.820 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 4.807      ;
; 34.823 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.109      ;
; 34.823 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.109      ;
; 34.823 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.109      ;
; 34.823 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 5.109      ;
; 34.937 ; MC6847_gen4:VDG|MCM_data_s[7]                           ; MC6847_gen4:VDG|G[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.375     ; 4.690      ;
; 34.941 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.991      ;
; 34.941 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.991      ;
; 34.941 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.991      ;
; 34.941 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.991      ;
; 34.973 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.959      ;
; 34.973 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.959      ;
; 34.973 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.959      ;
; 34.973 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 4.959      ;
; 34.979 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 4.947      ;
; 34.988 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.931      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|cell_count[3]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|cell_count[1]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; MC6847_gen4:VDG|horiz_scaler[2]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.458 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.472 ; MC6847_gen4:VDG|VSYNC                                   ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.492 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.505 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|R[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.524 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.534 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.536 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.803      ;
; 0.610 ; MC6847_gen4:VDG|active_area_s                           ; MC6847_gen4:VDG|VDE                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.876      ;
; 0.619 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|DA[11]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.885      ;
; 0.620 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|DA[9]                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.622 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.888      ;
; 0.628 ; MC6847_gen4:VDG|line_count[9]                           ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.894      ;
; 0.629 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.630 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|HSYNC                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.630 ; MC6847_gen4:VDG|pixel_count[9]                          ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.631 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.637 ; MC6847_gen4:VDG|row_count[6]                            ; MC6847_gen4:VDG|DA[10]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.903      ;
; 0.642 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.908      ;
; 0.643 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.661 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.927      ;
; 0.663 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.929      ;
; 0.679 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.682 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.324      ;
; 0.685 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.327      ;
; 0.687 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.689 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.691 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.958      ;
; 0.694 ; MC6847_gen4:VDG|pixel_count[1]                          ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; MC6847_gen4:VDG|pixel_count[3]                          ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.699 ; MC6847_gen4:VDG|pixel_count[2]                          ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; MC6847_gen4:VDG|pixel_count[7]                          ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; MC6847_gen4:VDG|line_count[7]                           ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.968      ;
; 0.703 ; MC6847_gen4:VDG|line_count[8]                           ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.969      ;
; 0.704 ; MC6847_gen4:VDG|line_count[6]                           ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.970      ;
; 0.706 ; MC6847_gen4:VDG|line_count[5]                           ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.972      ;
; 0.709 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.351      ;
; 0.709 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 1.483      ;
; 0.711 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; MC6847_gen4:VDG|line_count[1]                           ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; MC6847_gen4:VDG|pixel_count[6]                          ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; MC6847_gen4:VDG|pixel_count[5]                          ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; MC6847_gen4:VDG|line_count[4]                           ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; MC6847_gen4:VDG|row_count[3]                            ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.717 ; MC6847_gen4:VDG|row_count[1]                            ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.717 ; MC6847_gen4:VDG|col_count[6]                            ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; MC6847_gen4:VDG|col_count[7]                            ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; MC6847_gen4:VDG|line_count[3]                           ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.719 ; MC6847_gen4:VDG|col_count[3]                            ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; MC6847_gen4:VDG|row_count[2]                            ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; MC6847_gen4:VDG|pixel_count[4]                          ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; MC6847_gen4:VDG|row_count[4]                            ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.987      ;
; 0.722 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.727 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.729 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.995      ;
; 0.730 ; MC6847_gen4:VDG|line_count[2]                           ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.996      ;
; 0.733 ; MC6847_gen4:VDG|line_count[0]                           ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.999      ;
; 0.736 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.003      ;
; 0.738 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.738 ; MC6847_gen4:VDG|row_count[0]                            ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.004      ;
; 0.738 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.740 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.740 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.135      ;
; 0.747 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.142      ;
; 0.751 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.146      ;
; 0.753 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.019      ;
; 0.757 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.399      ;
; 0.759 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.759 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.025      ;
; 0.762 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.157      ;
; 0.765 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.160      ;
; 0.766 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.161      ;
; 0.804 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.071      ;
; 0.806 ; MC6847_gen4:VDG|pixel_count[7]                          ; MC6847_gen4:VDG|HSYNC                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.073      ;
; 0.837 ; MC6847_gen4:VDG|horiz_scaler[2]                         ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.103      ;
; 0.842 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.109      ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.read_second                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|caps_lock                                  ; PS2_keyboard:PS2_inst|caps_lock                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[6]                                     ; SN74LS783:SAM|control_reg[6]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PS2_keyboard:PS2_inst|num_lock                                   ; PS2_keyboard:PS2_inst|num_lock                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PS2_keyboard:PS2_inst|scroll_lock                                ; PS2_keyboard:PS2_inst|scroll_lock                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[3]                                     ; SN74LS783:SAM|control_reg[3]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[4]                                     ; SN74LS783:SAM|control_reg[4]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[5]                                     ; SN74LS783:SAM|control_reg[5]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[7]                                     ; SN74LS783:SAM|control_reg[7]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[8]                                     ; SN74LS783:SAM|control_reg[8]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[10]                                    ; SN74LS783:SAM|control_reg[10]                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; SN74LS783:SAM|control_reg[9]                                     ; SN74LS783:SAM|control_reg[9]                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PS2_keyboard:PS2_inst|special_make                               ; PS2_keyboard:PS2_inst|special_make                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_A        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.739      ;
; 0.478 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.745      ;
; 0.479 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP2     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.747      ;
; 0.483 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.492 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.760      ;
; 0.503 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.770      ;
; 0.508 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.775      ;
; 0.508 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.775      ;
; 0.523 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.790      ;
; 0.600 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.867      ;
; 0.602 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.869      ;
; 0.606 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.872      ;
; 0.606 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.872      ;
; 0.607 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.873      ;
; 0.610 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.876      ;
; 0.611 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.877      ;
; 0.611 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.878      ;
; 0.628 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[7]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.894      ;
; 0.662 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.928      ;
; 0.668 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.933      ;
; 0.669 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.934      ;
; 0.677 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.943      ;
; 0.686 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_ps2_clk        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.951      ;
; 0.690 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.process_second                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.958      ;
; 0.694 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.961      ;
; 0.698 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag_2         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; PS2_keyboard:PS2_inst|state.read_third                           ; PS2_keyboard:PS2_inst|state.process_third                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.963      ;
; 0.699 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.964      ;
; 0.699 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.965      ;
; 0.701 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.966      ;
; 0.701 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.966      ;
; 0.706 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.972      ;
; 0.706 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.712 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.978      ;
; 0.714 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|prev_HSYNC             ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_reset          ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.725 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.992      ;
; 0.728 ; PS2_keyboard:PS2_inst|state.read_first                           ; PS2_keyboard:PS2_inst|state.process_first                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.733 ; MC6847_gen4:VDG|DA[7]                                            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 1.126      ;
; 0.734 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.000      ;
; 0.740 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_2      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.007      ;
; 0.746 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2    ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.012      ;
; 0.746 ; PS2_keyboard:PS2_inst|state.process_first                        ; PS2_keyboard:PS2_inst|state.read_second                          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.013      ;
; 0.759 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.025      ;
; 0.772 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.037      ;
; 0.778 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_ps2_clk        ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.043      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; MC6809:CPU|saved_state.fetch_state          ; MC6809:CPU|saved_state.fetch_state      ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|WideOr194~4_OTERM1               ; MC6809:CPU|WideOr194~4_OTERM1           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|WideOr192~2_OTERM29              ; MC6809:CPU|WideOr192~2_OTERM29          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|up[0]                            ; MC6809:CPU|up[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|state.decode_state               ; MC6809:CPU|state.decode_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|md[7]                            ; MC6809:CPU|md[7]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|state.indexed_state              ; MC6809:CPU|state.indexed_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|md[3]                            ; MC6809:CPU|md[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|md[2]                            ; MC6809:CPU|md[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|state.puls_dp_state              ; MC6809:CPU|state.puls_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|md[1]                            ; MC6809:CPU|md[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|pc[3]                            ; MC6809:CPU|pc[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|pc[2]                            ; MC6809:CPU|pc[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|pc[1]                            ; MC6809:CPU|pc[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|pc[0]                            ; MC6809:CPU|pc[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|WideOr192~0_OTERM5               ; MC6809:CPU|WideOr192~0_OTERM5           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6809:CPU|WideOr192~1_OTERM21              ; MC6809:CPU|WideOr192~1_OTERM21          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_dp_state               ; MC6809:CPU|state.rti_dp_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.single_op_write_state      ; MC6809:CPU|state.single_op_write_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|Selector359~0_OTERM159           ; MC6809:CPU|Selector359~0_OTERM159       ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_ixh_state              ; MC6809:CPU|state.rti_ixh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_upl_state              ; MC6809:CPU|state.rti_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|iv[0]                            ; MC6809:CPU|iv[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_ixl_state              ; MC6809:CPU|state.rti_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|Selector300~0_OTERM25            ; MC6809:CPU|Selector300~0_OTERM25        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|WideOr124~0_OTERM17              ; MC6809:CPU|WideOr124~0_OTERM17          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_cc_state               ; MC6809:CPU|state.rti_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_upl_state             ; MC6809:CPU|state.puls_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_iyl_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_cwai_state             ; MC6809:CPU|state.int_cwai_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.sync_state                 ; MC6809:CPU|state.sync_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.dual_op_read16_2_state     ; MC6809:CPU|state.dual_op_read16_2_state ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_uph_state              ; MC6809:CPU|state.rti_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|ea[0]                            ; MC6809:CPU|ea[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_ixh_state             ; MC6809:CPU|state.pshs_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_dp_state              ; MC6809:CPU|state.pshs_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_upl_state             ; MC6809:CPU|state.pshs_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_cc_state              ; MC6809:CPU|state.puls_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_pch_state             ; MC6809:CPU|state.pshs_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.dual_op_write16_state      ; MC6809:CPU|state.dual_op_write16_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_iyh_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|iv[1]                            ; MC6809:CPU|iv[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_ixl_state             ; MC6809:CPU|state.pshs_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|Selector295~5_OTERM13            ; MC6809:CPU|Selector295~5_OTERM13        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_accb_state            ; MC6809:CPU|state.puls_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_upl_state              ; MC6809:CPU|state.int_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_cc_state              ; MC6809:CPU|state.pshs_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_iyh_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.push_return_hi_state       ; MC6809:CPU|state.push_return_hi_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_ixl_state              ; MC6809:CPU|state.int_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.push_return_lo_state       ; MC6809:CPU|state.push_return_lo_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshs_pcl_state             ; MC6809:CPU|state.pshs_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_acca_state            ; MC6809:CPU|state.puls_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.single_op_read_state       ; MC6809:CPU|state.single_op_read_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.dual_op_read8_state        ; MC6809:CPU|state.dual_op_read8_state    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|iv[2]                            ; MC6809:CPU|iv[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.indirect2_state            ; MC6809:CPU|state.indirect2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|md[0]                            ; MC6809:CPU|md[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_pcl_state              ; MC6809:CPU|state.int_pcl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_pch_state              ; MC6809:CPU|state.int_pch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.int_cc_state               ; MC6809:CPU|state.int_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_ixl_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_iyh_state             ; MC6809:CPU|state.puls_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.vect_hi_state              ; MC6809:CPU|state.vect_hi_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_sph_state             ; MC6809:CPU|state.pshu_sph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_pch_state             ; MC6809:CPU|state.pshu_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.vect_lo_state              ; MC6809:CPU|state.vect_lo_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_iyh_state             ; MC6809:CPU|state.pshu_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|Selector293~0_OTERM9             ; MC6809:CPU|Selector293~0_OTERM9         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_ixh_state             ; MC6809:CPU|state.pshu_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_acca_state            ; MC6809:CPU|state.pshu_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.pshu_accb_state            ; MC6809:CPU|state.pshu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_acca_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.rti_accb_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; MC6809:CPU|state.puls_uph_state             ; MC6809:CPU|state.puls_uph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.473 ; MC6809:CPU|saved_state.sbranch_state        ; MC6809:CPU|state.sbranch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; MC6809:CPU|state.index16_state              ; MC6809:CPU|state.index16_2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; MC6809:CPU|saved_state.single_op_exec_state ; MC6809:CPU|state.single_op_exec_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.739      ;
; 0.485 ; MC6809:CPU|state.mul5_state                 ; MC6809:CPU|state.mul6_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.486 ; MC6809:CPU|state.mul0_state                 ; MC6809:CPU|state.mul1_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.487 ; MC6809:CPU|state.mul2_state                 ; MC6809:CPU|state.mul3_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.488 ; MC6809:CPU|state.mul1_state                 ; MC6809:CPU|state.mul2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.754      ;
; 0.490 ; MC6809:CPU|state.mul4_state                 ; MC6809:CPU|state.mul5_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.500 ; MC6809:CPU|state.mul3_state                 ; MC6809:CPU|state.mul4_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.766      ;
; 0.535 ; MC6809:CPU|state.exg1_state                 ; MC6809:CPU|state.exg2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.800      ;
; 0.617 ; MC6809:CPU|state.pulu_pch_state             ; MC6809:CPU|state.pulu_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.882      ;
; 0.619 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.884      ;
; 0.619 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.884      ;
; 0.620 ; MC6809:CPU|state.pulu_acca_state            ; MC6809:CPU|state.pulu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.620 ; MC6809:CPU|state.pulu_accb_state            ; MC6809:CPU|state.pulu_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.621 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.886      ;
; 0.622 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.887      ;
; 0.623 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
; 0.623 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
; 0.623 ; MC6809:CPU|state.int_pcl_state              ; MC6809:CPU|state.int_pch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.888      ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[0]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.458 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.724      ;
; 0.465 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.731      ;
; 0.466 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.732      ;
; 0.470 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.736      ;
; 0.472 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.737      ;
; 0.473 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.739      ;
; 0.475 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.741      ;
; 0.479 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.745      ;
; 0.599 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.865      ;
; 0.603 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.870      ;
; 0.609 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.875      ;
; 0.618 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.883      ;
; 0.623 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.888      ;
; 0.625 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.891      ;
; 0.655 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.921      ;
; 0.687 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.953      ;
; 0.689 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.956      ;
; 0.692 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.958      ;
; 0.695 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.960      ;
; 0.706 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.973      ;
; 0.715 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.982      ;
; 0.716 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.981      ;
; 0.717 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.730 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.996      ;
; 0.733 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.999      ;
; 0.737 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.003      ;
; 0.778 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.149      ;
; 0.778 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.149      ;
; 0.778 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.149      ;
; 0.782 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.153      ;
; 0.796 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.166      ;
; 0.796 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.166      ;
; 0.797 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.167      ;
; 0.798 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.168      ;
; 0.803 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.069      ;
; 0.818 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.189      ;
; 0.821 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.192      ;
; 0.821 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.192      ;
; 0.822 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.193      ;
; 0.822 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.193      ;
; 0.867 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.238      ;
; 0.878 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.249      ;
; 0.882 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.253      ;
; 0.884 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.255      ;
; 0.886 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.252      ;
; 0.889 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.259      ;
; 0.940 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.165      ; 1.320      ;
; 0.941 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.311      ;
; 0.942 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.312      ;
; 0.943 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.313      ;
; 0.943 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.313      ;
; 0.944 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 1.314      ;
; 0.965 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.232      ;
; 0.969 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.236      ;
; 0.969 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.236      ;
; 1.035 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.401      ;
; 1.068 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.434      ;
; 1.073 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.151      ; 1.439      ;
; 1.168 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.434      ;
; 1.169 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.435      ;
; 1.172 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.438      ;
; 1.173 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.439      ;
; 1.173 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.439      ;
; 1.227 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.494      ;
; 1.230 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.497      ;
; 1.232 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.499      ;
; 1.262 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.528      ;
; 1.263 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.529      ;
; 1.265 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.531      ;
; 1.284 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.550      ;
; 1.285 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.551      ;
; 1.286 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.552      ;
; 1.286 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.552      ;
; 1.290 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.556      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 3.090  ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 4.404  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 13.328 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 17.494 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.764   ; 0.000         ;
; Clk                                              ; 9.412   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; 9.543   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 9.719   ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 19.719  ; 0.000         ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 559.760 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.090 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.862      ;
; 3.092 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.860      ;
; 3.100 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.852      ;
; 3.101 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.851      ;
; 3.105 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.847      ;
; 3.106 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.846      ;
; 3.106 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.846      ;
; 3.107 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.845      ;
; 3.107 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.845      ;
; 3.110 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.779      ;
; 3.116 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.773      ;
; 3.131 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.821      ;
; 3.133 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.819      ;
; 3.137 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.815      ;
; 3.139 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.750      ;
; 3.186 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.766      ;
; 3.186 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.766      ;
; 3.187 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.765      ;
; 3.190 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.762      ;
; 3.190 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.762      ;
; 3.201 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.688      ;
; 3.206 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.093     ; 0.688      ;
; 3.210 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.680      ;
; 3.212 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.678      ;
; 3.212 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.678      ;
; 3.212 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.678      ;
; 3.214 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.676      ;
; 3.233 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.656      ;
; 3.233 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.656      ;
; 3.233 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.656      ;
; 3.234 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.655      ;
; 3.237 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.652      ;
; 3.245 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.645      ;
; 3.247 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.643      ;
; 3.247 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.643      ;
; 3.248 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.642      ;
; 3.252 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.638      ;
; 3.253 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.637      ;
; 3.253 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.637      ;
; 3.254 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.636      ;
; 3.258 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.632      ;
; 3.261 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.628      ;
; 3.261 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.628      ;
; 3.261 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.098     ; 0.628      ;
; 3.288 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.097     ; 0.602      ;
; 3.291 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.661      ;
; 3.292 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.660      ;
; 3.296 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.035     ; 0.656      ;
; 3.337 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.614      ;
; 3.387 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.564      ;
; 3.407 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.544      ;
; 3.407 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.544      ;
; 3.407 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.544      ;
; 3.407 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.544      ;
; 3.410 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.541      ;
; 3.410 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.541      ;
; 3.419 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.532      ;
; 3.419 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.532      ;
; 3.419 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.532      ;
; 3.420 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.531      ;
; 3.423 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.528      ;
; 3.424 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.527      ;
; 3.424 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.527      ;
; 3.425 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.526      ;
; 3.425 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.526      ;
; 3.426 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.525      ;
; 3.427 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.524      ;
; 3.427 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.524      ;
; 3.428 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.523      ;
; 3.439 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.512      ;
; 3.449 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.502      ;
; 3.481 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.470      ;
; 3.484 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.467      ;
; 3.497 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.454      ;
; 3.497 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.454      ;
; 3.502 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.449      ;
; 3.503 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.448      ;
; 3.503 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.448      ;
; 3.505 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.446      ;
; 3.565 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.386      ;
; 3.565 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.386      ;
; 3.572 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.379      ;
; 3.575 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.376      ;
; 3.575 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.376      ;
; 3.575 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.376      ;
; 3.576 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.375      ;
; 3.576 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.375      ;
; 3.577 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.374      ;
; 3.577 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.374      ;
; 3.577 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.374      ;
; 3.578 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.373      ;
; 3.579 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.372      ;
; 3.579 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.372      ;
; 3.579 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.372      ;
; 3.579 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.372      ;
; 3.580 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.371      ;
; 3.580 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.371      ;
; 3.592 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.359      ;
; 3.592 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.359      ;
; 3.592 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                           ;
+--------+----------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.404  ; PLL1|altpll_component|auto_generated|pll1|clk[3]         ; SDRAM_CLK             ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 3.586      ;
; 12.709 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[6]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 3.263      ;
; 12.709 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[7]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 3.263      ;
; 12.711 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[4]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 3.261      ;
; 12.711 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[5]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 3.261      ;
; 12.830 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[6] ; SDRAM_DQ[6]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.018     ; 3.132      ;
; 13.026 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[2]     ; SDRAM_A[2]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.948      ;
; 13.065 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[0]     ; SDRAM_A[0]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.909      ;
; 13.122 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[3]     ; SDRAM_A[3]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.852      ;
; 13.125 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[5]     ; SDRAM_A[5]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.849      ;
; 13.133 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[6]     ; SDRAM_A[6]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.841      ;
; 13.177 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[5] ; SDRAM_DQ[5]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.018     ; 2.785      ;
; 13.179 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; SDRAM_WREn            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.793      ;
; 13.194 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[4] ; SDRAM_DQ[4]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.009     ; 2.777      ;
; 13.213 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[7]     ; SDRAM_A[7]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.761      ;
; 13.224 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[13]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.748      ;
; 13.224 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[12]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.748      ;
; 13.224 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[11]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.748      ;
; 13.241 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]    ; SDRAM_A[10]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.005     ; 2.734      ;
; 13.255 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[8]     ; SDRAM_A[8]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.719      ;
; 13.271 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[1]     ; SDRAM_A[1]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.703      ;
; 13.275 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[14]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.697      ;
; 13.276 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[15]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.696      ;
; 13.305 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[4]     ; SDRAM_A[4]            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.006     ; 2.669      ;
; 13.308 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]   ; SDRAM_CASn            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.005     ; 2.667      ;
; 13.309 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]   ; SDRAM_RASn            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.005     ; 2.666      ;
; 13.320 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[0] ; SDRAM_DQ[0]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.018     ; 2.642      ;
; 13.322 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[3] ; SDRAM_DQ[3]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.011     ; 2.647      ;
; 13.393 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[7] ; SDRAM_DQ[7]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.018     ; 2.569      ;
; 13.394 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[0]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.578      ;
; 13.394 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[3]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.578      ;
; 13.394 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[2]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.578      ;
; 13.394 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[1]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.578      ;
; 13.426 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[10]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.546      ;
; 13.438 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[9]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.534      ;
; 13.448 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|gate_out       ; SDRAM_DQ[8]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.008     ; 2.524      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.518 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.832      ;
; 13.519 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]   ; SDRAM_DQM[0]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.007     ; 2.454      ;
; 13.569 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[2] ; SDRAM_DQ[2]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.010     ; 2.401      ;
; 13.573 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|A_data_hold[1] ; SDRAM_DQ[1]           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.018     ; 2.389      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.581 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.768      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.602 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.748      ;
; 13.629 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.713      ;
; 13.629 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.713      ;
; 13.655 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.695      ;
; 13.655 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.695      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.658 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.684      ;
; 13.665 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]   ; SDRAM_DQM[1]          ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.007     ; 2.308      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.673 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.676      ;
; 13.692 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.649      ;
; 13.692 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.649      ;
; 13.713 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[1]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.629      ;
; 13.713 ; MC6809:CPU|WideOr193~0_OTERM209                          ; PIA:PIA0|PA_out[2]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.505     ; 5.629      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[3]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[5]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[0]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[7]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.714 ; MC6809:CPU|WideOr193~3_OTERM301                          ; PIA:PIA0|PA_out[6]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.636      ;
; 13.718 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_A[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.631      ;
; 13.718 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_A[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.498     ; 5.631      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[7]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[0]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[1]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[3]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[2]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[4]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[5]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.721 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|DDR_B[6]     ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.506     ; 5.620      ;
; 13.727 ; MC6809:CPU|Selector192~0_OTERM295                        ; PIA:PIA0|control_A[5] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.497     ; 5.623      ;
; 13.736 ; MC6809:CPU|WideOr194~7_OTERM297                          ; PIA:PIA0|PB_out[4]    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.499     ; 5.612      ;
+--------+----------------------------------------------------------+-----------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 13.328 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.530      ;
; 13.328 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.530      ;
; 13.393 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.465      ;
; 13.393 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.465      ;
; 13.413 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.445      ;
; 13.413 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.445      ;
; 13.460 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.399      ;
; 13.460 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.399      ;
; 13.468 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.390      ;
; 13.468 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.390      ;
; 13.474 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.385      ;
; 13.474 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.385      ;
; 13.479 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.380      ;
; 13.479 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.380      ;
; 13.542 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.316      ;
; 13.578 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.280      ;
; 13.607 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.251      ;
; 13.627 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.231      ;
; 13.643 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.215      ;
; 13.645 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.220      ;
; 13.663 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.195      ;
; 13.673 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.187      ;
; 13.674 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.185      ;
; 13.675 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.190      ;
; 13.682 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.176      ;
; 13.688 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.171      ;
; 13.693 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Selector359~1_OTERM293 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.166      ;
; 13.703 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.155      ;
; 13.704 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.160      ;
; 13.704 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.154      ;
; 13.710 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.149      ;
; 13.710 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.155      ;
; 13.718 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.140      ;
; 13.718 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 6.138      ;
; 13.722 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.143      ;
; 13.722 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.143      ;
; 13.724 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.135      ;
; 13.729 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|Equal3~0_OTERM37       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.130      ;
; 13.730 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.135      ;
; 13.732 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.133      ;
; 13.738 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.122      ;
; 13.740 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.125      ;
; 13.751 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.107      ;
; 13.757 ; PS2_keyboard:PS2_inst|scan_code[0] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.102      ;
; 13.757 ; PS2_keyboard:PS2_inst|scan_code[0] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.102      ;
; 13.758 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.102      ;
; 13.760 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.105      ;
; 13.768 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.090      ;
; 13.769 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.089      ;
; 13.769 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.095      ;
; 13.774 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|sp[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.090      ;
; 13.777 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.089      ;
; 13.781 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.077      ;
; 13.783 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 6.073      ;
; 13.785 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.080      ;
; 13.785 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.080      ;
; 13.787 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.078      ;
; 13.787 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.078      ;
; 13.787 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|up[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.078      ;
; 13.788 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.070      ;
; 13.789 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.069      ;
; 13.789 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.075      ;
; 13.789 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|Equal3~1_OTERM39       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.069      ;
; 13.791 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.075      ;
; 13.796 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|pc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.070      ;
; 13.797 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.068      ;
; 13.803 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.009      ; 6.053      ;
; 13.805 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.014      ; 6.056      ;
; 13.807 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|xreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.058      ;
; 13.807 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|yreg[12]               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.058      ;
; 13.807 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.059      ;
; 13.810 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|cc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.010      ; 6.047      ;
; 13.813 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.047      ;
; 13.815 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.050      ;
; 13.816 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.042      ;
; 13.817 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|pc[5]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.048      ;
; 13.819 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.014      ; 6.042      ;
; 13.821 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.045      ;
; 13.824 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|yreg[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.014      ; 6.037      ;
; 13.826 ; PS2_keyboard:PS2_inst|special_make ; MC6809:CPU|sp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.019      ; 6.040      ;
; 13.832 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal3~3_OTERM43       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.028      ;
; 13.832 ; PS2_keyboard:PS2_inst|scan_code[1] ; MC6809:CPU|Equal5~0_OTERM163      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.013      ; 6.028      ;
; 13.833 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[11]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.032      ;
; 13.835 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.024      ;
; 13.836 ; PS2_keyboard:PS2_inst|scan_code[7] ; MC6809:CPU|op_code[4]             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.022      ;
; 13.836 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.023      ;
; 13.836 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.029      ;
; 13.839 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|sp[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.025      ;
; 13.843 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.015      ;
; 13.844 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.017      ; 6.020      ;
; 13.844 ; PS2_keyboard:PS2_inst|shift_key    ; MC6809:CPU|cc[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.014      ;
; 13.845 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|ea[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.007      ; 6.009      ;
; 13.846 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|accb[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.011      ; 6.012      ;
; 13.847 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|md[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.007      ; 6.007      ;
; 13.847 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|pc[2]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.018      ;
; 13.848 ; PS2_keyboard:PS2_inst|scan_code[6] ; MC6809:CPU|acca[4]                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.011      ;
; 13.849 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|WideOr64~0_OTERM225    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.012      ; 6.010      ;
; 13.850 ; PS2_keyboard:PS2_inst|scan_code[5] ; MC6809:CPU|dp[4]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.010      ; 6.007      ;
; 13.850 ; PS2_keyboard:PS2_inst|scan_code[4] ; MC6809:CPU|pc[12]                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.015      ;
; 13.850 ; PS2_keyboard:PS2_inst|scan_code[3] ; MC6809:CPU|pc[1]                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.018      ; 6.015      ;
+--------+------------------------------------+-----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.494 ; reset                                                   ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 2.394      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.655 ; reset                                                   ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 2.231      ;
; 17.686 ; reset                                                   ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.203      ;
; 17.687 ; reset                                                   ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.202      ;
; 17.846 ; reset                                                   ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.043      ;
; 17.846 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.043      ;
; 17.855 ; reset                                                   ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.034      ;
; 17.856 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.033      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.000 ; reset                                                   ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.885      ;
; 18.089 ; reset                                                   ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.796      ;
; 18.089 ; reset                                                   ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.796      ;
; 18.089 ; reset                                                   ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.796      ;
; 18.089 ; reset                                                   ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.796      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.268 ; reset                                                   ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.611      ;
; 18.318 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 1.566      ;
; 18.425 ; reset                                                   ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.460      ;
; 18.425 ; reset                                                   ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.460      ;
; 18.425 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 1.460      ;
; 18.583 ; reset                                                   ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.306      ;
; 18.628 ; reset                                                   ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 1.256      ;
; 18.884 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|DD_s[5]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 1.018      ;
; 18.953 ; PIA:PIA1|PB_out[7]                                      ; MC6847_gen4:VDG|AG_s                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 0.947      ;
; 19.175 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.923      ;
; 19.186 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.912      ;
; 19.188 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.910      ;
; 19.189 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.909      ;
; 19.204 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.894      ;
; 19.240 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen4:VDG|DD_s[1]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.662      ;
; 19.261 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.641      ;
; 19.298 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.089      ; 0.800      ;
; 19.354 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.548      ;
; 19.355 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.547      ;
; 19.361 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.541      ;
; 19.363 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.539      ;
; 19.372 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 0.530      ;
; 37.241 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.547      ;
; 37.276 ; MC6847_gen4:VDG|MCM_data_s[7]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.512      ;
; 37.444 ; MC6847_gen4:VDG|MCM_data_s[6]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.344      ;
; 37.477 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.471      ;
; 37.477 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.471      ;
; 37.477 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.471      ;
; 37.477 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.471      ;
; 37.486 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.464      ;
; 37.499 ; MC6847_gen4:VDG|MCM_data_s[1]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.289      ;
; 37.517 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.433      ;
; 37.519 ; MC6847_gen4:VDG|MCM_data_s[3]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.269      ;
; 37.557 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.391      ;
; 37.557 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.391      ;
; 37.557 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.391      ;
; 37.557 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.391      ;
; 37.559 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.389      ;
; 37.559 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.389      ;
; 37.559 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.389      ;
; 37.559 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.389      ;
; 37.592 ; MC6847_gen4:VDG|MCM_data_s[4]                           ; MC6847_gen4:VDG|G[1]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.196      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.602 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|row_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 2.340      ;
; 37.618 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.330      ;
; 37.618 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.330      ;
; 37.618 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.330      ;
; 37.618 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.330      ;
; 37.620 ; MC6847_gen4:VDG|MCM_data_s[5]                           ; MC6847_gen4:VDG|G[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.199     ; 2.168      ;
+--------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; MC6809:CPU|state.rti_dp_state               ; MC6809:CPU|state.rti_dp_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_ixh_state              ; MC6809:CPU|state.rti_ixh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_ixl_state              ; MC6809:CPU|state.rti_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_cc_state               ; MC6809:CPU|state.rti_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_iyl_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|ea[0]                            ; MC6809:CPU|ea[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.pshs_cc_state              ; MC6809:CPU|state.pshs_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|md[7]                            ; MC6809:CPU|md[7]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|WideOr192~2_OTERM29              ; MC6809:CPU|WideOr192~2_OTERM29          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|md[3]                            ; MC6809:CPU|md[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|md[2]                            ; MC6809:CPU|md[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|md[0]                            ; MC6809:CPU|md[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.int_cc_state               ; MC6809:CPU|state.int_cc_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.puls_ixl_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|md[1]                            ; MC6809:CPU|md[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.puls_iyh_state             ; MC6809:CPU|state.puls_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.vect_hi_state              ; MC6809:CPU|state.vect_hi_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|pc[3]                            ; MC6809:CPU|pc[3]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.vect_lo_state              ; MC6809:CPU|state.vect_lo_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|WideOr192~0_OTERM5               ; MC6809:CPU|WideOr192~0_OTERM5           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|WideOr192~1_OTERM21              ; MC6809:CPU|WideOr192~1_OTERM21          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|Selector293~0_OTERM9             ; MC6809:CPU|Selector293~0_OTERM9         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_acca_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6809:CPU|state.rti_accb_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; MC6809:CPU|Selector359~0_OTERM159           ; MC6809:CPU|Selector359~0_OTERM159       ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.single_op_write_state      ; MC6809:CPU|state.single_op_write_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|saved_state.fetch_state          ; MC6809:CPU|saved_state.fetch_state      ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.rti_upl_state              ; MC6809:CPU|state.rti_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|iv[0]                            ; MC6809:CPU|iv[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|Selector300~0_OTERM25            ; MC6809:CPU|Selector300~0_OTERM25        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|WideOr124~0_OTERM17              ; MC6809:CPU|WideOr124~0_OTERM17          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|WideOr194~4_OTERM1               ; MC6809:CPU|WideOr194~4_OTERM1           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_upl_state             ; MC6809:CPU|state.puls_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_cwai_state             ; MC6809:CPU|state.int_cwai_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.sync_state                 ; MC6809:CPU|state.sync_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.rti_uph_state              ; MC6809:CPU|state.rti_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.dual_op_read16_2_state     ; MC6809:CPU|state.dual_op_read16_2_state ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|up[0]                            ; MC6809:CPU|up[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_ixh_state             ; MC6809:CPU|state.pshs_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_dp_state              ; MC6809:CPU|state.pshs_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_upl_state             ; MC6809:CPU|state.pshs_upl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_cc_state              ; MC6809:CPU|state.puls_cc_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_pch_state             ; MC6809:CPU|state.pshs_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.dual_op_write16_state      ; MC6809:CPU|state.dual_op_write16_state  ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_iyh_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|iv[1]                            ; MC6809:CPU|iv[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_accb_state            ; MC6809:CPU|state.puls_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_ixl_state             ; MC6809:CPU|state.pshs_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|Selector295~5_OTERM13            ; MC6809:CPU|Selector295~5_OTERM13        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_upl_state              ; MC6809:CPU|state.int_upl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_uph_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_iyh_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.push_return_hi_state       ; MC6809:CPU|state.push_return_hi_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_ixl_state              ; MC6809:CPU|state.int_ixl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.push_return_lo_state       ; MC6809:CPU|state.push_return_lo_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshs_pcl_state             ; MC6809:CPU|state.pshs_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.decode_state               ; MC6809:CPU|state.decode_state           ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_acca_state            ; MC6809:CPU|state.puls_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.indexed_state              ; MC6809:CPU|state.indexed_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.single_op_read_state       ; MC6809:CPU|state.single_op_read_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.dual_op_read8_state        ; MC6809:CPU|state.dual_op_read8_state    ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|iv[2]                            ; MC6809:CPU|iv[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.indirect2_state            ; MC6809:CPU|state.indirect2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_pcl_state              ; MC6809:CPU|state.int_pcl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.int_pch_state              ; MC6809:CPU|state.int_pch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_dp_state              ; MC6809:CPU|state.puls_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_sph_state             ; MC6809:CPU|state.pshu_sph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|pc[2]                            ; MC6809:CPU|pc[2]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|pc[1]                            ; MC6809:CPU|pc[1]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|pc[0]                            ; MC6809:CPU|pc[0]                        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_pch_state             ; MC6809:CPU|state.pshu_pch_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_iyh_state             ; MC6809:CPU|state.pshu_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_ixh_state             ; MC6809:CPU|state.pshu_ixh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_acca_state            ; MC6809:CPU|state.pshu_acca_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.puls_uph_state             ; MC6809:CPU|state.puls_uph_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6809:CPU|state.pshu_accb_state            ; MC6809:CPU|state.pshu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; MC6809:CPU|saved_state.sbranch_state        ; MC6809:CPU|state.sbranch_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; MC6809:CPU|state.index16_state              ; MC6809:CPU|state.index16_2_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; MC6809:CPU|saved_state.single_op_exec_state ; MC6809:CPU|state.single_op_exec_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.202 ; MC6809:CPU|state.mul5_state                 ; MC6809:CPU|state.mul6_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; MC6809:CPU|state.mul0_state                 ; MC6809:CPU|state.mul1_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; MC6809:CPU|state.mul2_state                 ; MC6809:CPU|state.mul3_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.204 ; MC6809:CPU|state.mul1_state                 ; MC6809:CPU|state.mul2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.323      ;
; 0.207 ; MC6809:CPU|state.mul4_state                 ; MC6809:CPU|state.mul5_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.211 ; MC6809:CPU|state.mul3_state                 ; MC6809:CPU|state.mul4_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.228 ; MC6809:CPU|state.exg1_state                 ; MC6809:CPU|state.exg2_state             ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.347      ;
; 0.262 ; MC6809:CPU|state.rti_acca_state             ; MC6809:CPU|state.rti_accb_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; MC6809:CPU|state.pshs_iyl_state             ; MC6809:CPU|state.pshs_iyh_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; MC6809:CPU|state.pulu_pch_state             ; MC6809:CPU|state.pulu_pcl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; MC6809:CPU|state.rti_iyh_state              ; MC6809:CPU|state.rti_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; MC6809:CPU|state.puls_ixh_state             ; MC6809:CPU|state.puls_ixl_state         ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; MC6809:CPU|state.pulu_acca_state            ; MC6809:CPU|state.pulu_accb_state        ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; MC6809:CPU|state.int_uph_state              ; MC6809:CPU|state.int_iyl_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; MC6809:CPU|state.push_return_lo_state       ; MC6809:CPU|state.push_return_hi_state   ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; MC6809:CPU|state.int_iyl_state              ; MC6809:CPU|state.int_iyh_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; MC6809:CPU|state.pulu_accb_state            ; MC6809:CPU|state.pulu_dp_state          ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
+-------+---------------------------------------------+-----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|horiz_scaler[2]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_rows                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6847_gen4:VDG|cell_count[3]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; MC6847_gen4:VDG|cell_count[1]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[0]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.203 ; MC6847_gen4:VDG|vert_scaler[2]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.206 ; MC6847_gen4:VDG|VSYNC                                   ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; MC6847_gen4:VDG|cell_count[2]                           ; MC6847_gen4:VDG|cell_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.211 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|R[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.221 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|cell_line[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.232 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.351      ;
; 0.233 ; MC6847_gen4:VDG|active_area                             ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.352      ;
; 0.262 ; MC6847_gen4:VDG|active_area_s                           ; MC6847_gen4:VDG|VDE                                                                                                             ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|DA[11]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|DD_s[3]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.467      ;
; 0.266 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|DA[9]                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; MC6847_gen4:VDG|horiz_scaler[1]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; MC6847_gen4:VDG|line_count[9]                           ; MC6847_gen4:VDG|line_count[9]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; MC6847_gen4:VDG|pixel_count[9]                          ; MC6847_gen4:VDG|pixel_count[9]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen4:VDG|DD_s[6]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.470      ;
; 0.270 ; MC6847_gen4:VDG|vert_scaler[0]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|HSYNC                                                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|DD_s[2]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.472      ;
; 0.273 ; MC6847_gen4:VDG|row_count[6]                            ; MC6847_gen4:VDG|DA[10]                                                                                                          ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.278 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen4:VDG|DD_s[4]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.481      ;
; 0.280 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen4:VDG|DD_s[0]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.481      ;
; 0.281 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.684      ;
; 0.286 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.288 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.288 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.288 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.407      ;
; 0.290 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[1]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.612      ;
; 0.295 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_B|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[1]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.616      ;
; 0.296 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]    ; MC6847_gen4:VDG|TMDS_encoder:encode_G|balance_acc[0]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.299 ; MC6847_gen4:VDG|pixel_count[1]                          ; MC6847_gen4:VDG|pixel_count[1]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; MC6847_gen4:VDG|pixel_count[3]                          ; MC6847_gen4:VDG|pixel_count[3]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; MC6847_gen4:VDG|pixel_count[2]                          ; MC6847_gen4:VDG|pixel_count[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen4:VDG|DD_s[7]                                                                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.502      ;
; 0.301 ; MC6847_gen4:VDG|row_count[7]                            ; MC6847_gen4:VDG|row_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; MC6847_gen4:VDG|row_count[5]                            ; MC6847_gen4:VDG|row_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; MC6847_gen4:VDG|line_count[7]                           ; MC6847_gen4:VDG|line_count[7]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; MC6847_gen4:VDG|line_count[8]                           ; MC6847_gen4:VDG|line_count[8]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; MC6847_gen4:VDG|pixel_count[7]                          ; MC6847_gen4:VDG|pixel_count[7]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; MC6847_gen4:VDG|line_count[6]                           ; MC6847_gen4:VDG|line_count[6]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; MC6847_gen4:VDG|line_count[5]                           ; MC6847_gen4:VDG|line_count[5]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; MC6847_gen4:VDG|cell_line[1]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.627      ;
; 0.307 ; MC6847_gen4:VDG|line_count[4]                           ; MC6847_gen4:VDG|line_count[4]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; MC6847_gen4:VDG|line_count[1]                           ; MC6847_gen4:VDG|line_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; MC6847_gen4:VDG|col_count[4]                            ; MC6847_gen4:VDG|col_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; MC6847_gen4:VDG|pixel_count[5]                          ; MC6847_gen4:VDG|pixel_count[5]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; MC6847_gen4:VDG|pixel_count[8]                          ; MC6847_gen4:VDG|pixel_count[8]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|row_count[3]                            ; MC6847_gen4:VDG|row_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|pixel_count[6]                          ; MC6847_gen4:VDG|pixel_count[6]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|row_count[1]                            ; MC6847_gen4:VDG|row_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|col_count[7]                            ; MC6847_gen4:VDG|col_count[7]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; MC6847_gen4:VDG|line_count[3]                           ; MC6847_gen4:VDG|line_count[3]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen4:VDG|col_count[6]                            ; MC6847_gen4:VDG|col_count[6]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen4:VDG|col_count[5]                            ; MC6847_gen4:VDG|col_count[5]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen4:VDG|col_count[3]                            ; MC6847_gen4:VDG|col_count[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; MC6847_gen4:VDG|col_count[2]                            ; MC6847_gen4:VDG|col_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; MC6847_gen4:VDG|pixel_count[4]                          ; MC6847_gen4:VDG|pixel_count[4]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; MC6847_gen4:VDG|row_count[4]                            ; MC6847_gen4:VDG|row_count[4]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; MC6847_gen4:VDG|row_count[2]                            ; MC6847_gen4:VDG|row_count[2]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; MC6847_gen4:VDG|vert_scaler[1]                          ; MC6847_gen4:VDG|vert_scaler[2]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; MC6847_gen4:VDG|cell_line[0]                            ; MC6847_gen4:VDG|cell_line[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; MC6847_gen4:VDG|cell_count[0]                           ; MC6847_gen4:VDG|cell_count[1]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; MC6847_gen4:VDG|cell_line[2]                            ; MC6847_gen4:VDG|cell_line[3]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; MC6847_gen4:VDG|col_count[1]                            ; MC6847_gen4:VDG|col_count[1]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; MC6847_gen4:VDG|line_count[2]                           ; MC6847_gen4:VDG|line_count[2]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; MC6847_gen4:VDG|line_count[0]                           ; MC6847_gen4:VDG|line_count[0]                                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; MC6847_gen4:VDG|row_count[0]                            ; MC6847_gen4:VDG|row_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; MC6847_gen4:VDG|pixel_count[0]                          ; MC6847_gen4:VDG|pixel_count[0]                                                                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[3]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0]                                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; MC6847_gen4:VDG|col_count[0]                            ; MC6847_gen4:VDG|col_count[0]                                                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.329 ; MC6847_gen4:VDG|horiz_scaler[0]                         ; MC6847_gen4:VDG|horiz_scaler[2]                                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; MC6847_gen4:VDG|cell_line[3]                            ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.652      ;
; 0.332 ; MC6847_gen4:VDG|active_rows                             ; MC6847_gen4:VDG|active_area                                                                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.451      ;
; 0.349 ; MC6847_gen4:VDG|AG_s                                    ; MC6847_gen4:VDG|B[0]                                                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.354 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.757      ;
; 0.361 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[2]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[2]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.361 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[0]    ; MC6847_gen4:VDG|TMDS_encoder:encode_R|balance_acc[0]                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
+-------+---------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; MC6847_gen4:VDG|TMDS_shift_blue[1]            ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; MC6847_gen4:VDG|TMDS_shift_blue[2]            ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; MC6847_gen4:VDG|TMDS_shift_red[5]             ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[0]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|TMDS_shift_blue[5]            ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|TMDS_shift_red[8]             ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|TMDS_shift_green[8]           ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; MC6847_gen4:VDG|TMDS_shift_blue[3]            ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; MC6847_gen4:VDG|TMDS_shift_green[3]           ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; MC6847_gen4:VDG|TMDS_shift_red[2]             ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; MC6847_gen4:VDG|TMDS_shift_green[4]           ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; MC6847_gen4:VDG|TMDS_shift_red[4]             ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; MC6847_gen4:VDG|TMDS_shift_red[6]             ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; MC6847_gen4:VDG|TMDS_shift_blue[8]            ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; MC6847_gen4:VDG|TMDS_shift_green[1]           ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; MC6847_gen4:VDG|TMDS_mod10[3]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.253 ; MC6847_gen4:VDG|TMDS_shift_red[7]             ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; MC6847_gen4:VDG|TMDS_shift_red[9]             ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; MC6847_gen4:VDG|TMDS_shift_green[9]           ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; MC6847_gen4:VDG|TMDS_shift_green[2]           ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; MC6847_gen4:VDG|TMDS_shift_blue[7]            ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; MC6847_gen4:VDG|TMDS_shift_green[6]           ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.285 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[8]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.294 ; MC6847_gen4:VDG|TMDS_shift_red[1]             ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; MC6847_gen4:VDG|TMDS_shift_red[3]             ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; MC6847_gen4:VDG|TMDS_shift_green[5]           ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; MC6847_gen4:VDG|TMDS_shift_blue[9]            ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.302 ; MC6847_gen4:VDG|TMDS_shift_blue[6]            ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; MC6847_gen4:VDG|TMDS_shift_blue[4]            ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.310 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[3]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[2]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; MC6847_gen4:VDG|TMDS_mod10[0]                 ; MC6847_gen4:VDG|TMDS_mod10[1]       ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[9]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.499      ;
; 0.311 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.499      ;
; 0.311 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_red[2]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.499      ;
; 0.312 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[4]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; MC6847_gen4:VDG|TMDS_mod10[2]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; MC6847_gen4:VDG|TMDS_mod10[1]                 ; MC6847_gen4:VDG|TMDS_shift_load     ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; MC6847_gen4:VDG|TMDS_shift_green[7]           ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.507      ;
; 0.321 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.509      ;
; 0.321 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.509      ;
; 0.322 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.510      ;
; 0.322 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.510      ;
; 0.332 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[5]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.520      ;
; 0.335 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[1]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.523      ;
; 0.335 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[3]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.523      ;
; 0.336 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[7]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.524      ;
; 0.336 ; MC6847_gen4:VDG|TMDS_encoder:encode_R|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_red[0]   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.524      ;
; 0.351 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.539      ;
; 0.358 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_red[6]   ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.478      ;
; 0.359 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[7] ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.547      ;
; 0.360 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.548      ;
; 0.361 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_blue[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.549      ;
; 0.362 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.550      ;
; 0.384 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.572      ;
; 0.385 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.573      ;
; 0.386 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.574      ;
; 0.386 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.574      ;
; 0.387 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[0] ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.575      ;
; 0.390 ; MC6847_gen4:VDG|TMDS_encoder:encode_G|TMDS[6] ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.582      ;
; 0.391 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[8] ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.579      ;
; 0.430 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[9] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.551      ;
; 0.433 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[8] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.554      ;
; 0.434 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[6] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.555      ;
; 0.442 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[9] ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.630      ;
; 0.460 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.648      ;
; 0.465 ; MC6847_gen4:VDG|TMDS_encoder:encode_B|TMDS[2] ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 0.653      ;
; 0.517 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[4] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[2] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[3] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[5] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.644      ;
; 0.552 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.673      ;
; 0.555 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[7] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.676      ;
; 0.557 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_green[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.678      ;
; 0.565 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.686      ;
; 0.572 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.693      ;
; 0.574 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.698      ;
; 0.580 ; MC6847_gen4:VDG|TMDS_shift_load               ; MC6847_gen4:VDG|TMDS_shift_blue[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.701      ;
+-------+-----------------------------------------------+-------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; SN74LS783:SAM|control_reg[9]                                     ; SN74LS783:SAM|control_reg[9]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|num_lock                                   ; PS2_keyboard:PS2_inst|num_lock                                                                               ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.read_second                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SN74LS783:SAM|control_reg[8]                                     ; SN74LS783:SAM|control_reg[8]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SN74LS783:SAM|control_reg[6]                                     ; SN74LS783:SAM|control_reg[6]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|special_make                               ; PS2_keyboard:PS2_inst|special_make                                                                           ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|caps_lock                                  ; PS2_keyboard:PS2_inst|caps_lock                                                                              ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_inhibit                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|scroll_lock                                ; PS2_keyboard:PS2_inst|scroll_lock                                                                            ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SN74LS783:SAM|control_reg[3]                                     ; SN74LS783:SAM|control_reg[3]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SN74LS783:SAM|control_reg[5]                                     ; SN74LS783:SAM|control_reg[5]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; SN74LS783:SAM|control_reg[4]                                     ; SN74LS783:SAM|control_reg[4]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SN74LS783:SAM|control_reg[7]                                     ; SN74LS783:SAM|control_reg[7]                                                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SN74LS783:SAM|control_reg[10]                                    ; SN74LS783:SAM|control_reg[10]                                                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[11]                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_A                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|timer[0]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_write_NOP2                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[7]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.320      ;
; 0.214 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.334      ;
; 0.216 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.335      ;
; 0.217 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.336      ;
; 0.222 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.341      ;
; 0.223 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.342      ;
; 0.223 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.342      ;
; 0.255 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_mode_NOP       ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.374      ;
; 0.257 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[5]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[1]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[2]                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.380      ;
; 0.263 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP     ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state      ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[3]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]      ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.279 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|rx_ready                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.398      ;
; 0.282 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.288 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|ps2_clk_s           ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_ps2_clk                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.407      ;
; 0.291 ; MC6847_gen4:VDG|DA[7]                                            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[7]                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.491      ;
; 0.292 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[1]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.411      ;
; 0.295 ; PS2_keyboard:PS2_inst|state.read_second                          ; PS2_keyboard:PS2_inst|state.process_second                                                                   ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[7]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state                                             ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[13]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[5]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[2]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; MC6809:CPU|sp[1]                                                 ; base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ram_block1a3~porta_address_reg0 ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 0.725      ;
; 0.299 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[1]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[3]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[10]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[11]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag_2                                                     ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|tx_data[0]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_1_state                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[2]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[4]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[6]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PS2_keyboard:PS2_inst|state.read_third                           ; PS2_keyboard:PS2_inst|state.process_third                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[15]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[12]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[19]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[17]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[16]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[18]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[14]                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|prev_tx_last                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|prev_HSYNC             ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.423      ;
; 0.304 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[9]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[8]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|counter[0]                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_reset          ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_init                                                       ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state                                                ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:PS2_inst|kb_indicators:kb_led|state.trig_state                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; PS2_keyboard:PS2_inst|state.read_first                           ; PS2_keyboard:PS2_inst|state.process_first                                                                    ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready            ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done                                                         ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.436      ;
; 0.324 ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:PS2_inst|ps2_host:ps2_host_inst|tx_ready                                                        ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.443      ;
; 0.325 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_read_B_NOP2    ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_activate_A                                                 ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|refresh_flag           ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.446      ;
; 0.329 ; PS2_keyboard:PS2_inst|state.process_first                        ; PS2_keyboard:PS2_inst|state.read_second                                                                      ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; MC6847_gen4:VDG|DA[8]                                            ; SN74LS783:SAM|SDRAM_controller:SDRAM_inst|B_address_hold[8]                                                  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.522      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 0.963  ; 0.187 ; N/A      ; N/A     ; 1.513               ;
;  Clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.412               ;
;  PLL0|altpll_component|auto_generated|pll1|clk[0] ; 4.596  ; 0.187 ; N/A      ; N/A     ; 559.648             ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 14.519 ; 0.187 ; N/A      ; N/A     ; 19.650              ;
;  PLL1|altpll_component|auto_generated|pll1|clk[1] ; 1.997  ; 0.187 ; N/A      ; N/A     ; 1.513               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.963  ; 0.187 ; N/A      ; N/A     ; 9.649               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[3] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[3] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TMDS[0]       ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS[1]       ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS[2]       ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS_clk      ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS[0](n)    ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS[1](n)    ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS[2](n)    ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDS_clk(n)   ; LVDS_E_3R    ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 120 Ohm       ; 170 Ohm             ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; debug                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDS[0]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0274 V           ; 0.217 V                              ; 0.244 V                              ; 1.1e-09 s                   ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0274 V          ; 0.217 V                             ; 0.244 V                             ; 1.1e-09 s                  ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.53e-08 V                   ; 3.1 V               ; -0.0308 V           ; 0.145 V                              ; 0.155 V                              ; 7.86e-10 s                  ; 8.11e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.53e-08 V                  ; 3.1 V              ; -0.0308 V          ; 0.145 V                             ; 0.155 V                             ; 7.86e-10 s                 ; 8.11e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.1 V               ; -0.0225 V           ; 0.178 V                              ; 0.202 V                              ; 1.41e-09 s                  ; 1.49e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.1 V              ; -0.0225 V          ; 0.178 V                             ; 0.202 V                             ; 1.41e-09 s                 ; 1.49e-09 s                 ; Yes                       ; No                        ;
; TMDS[0](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.16 V                       ; -2.16 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.19e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 0.45 V                      ; -0.45 V                     ; -                  ; -                  ; -                                   ; -                                   ; 2.19e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDS[0]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0127 V           ; 0.088 V                              ; 0.179 V                              ; 1.33e-09 s                  ; 1.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0127 V          ; 0.088 V                             ; 0.179 V                             ; 1.33e-09 s                 ; 1.36e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.26e-06 V                   ; 3.09 V              ; -0.0127 V           ; 0.071 V                              ; 0.092 V                              ; 9.47e-10 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.26e-06 V                  ; 3.09 V             ; -0.0127 V          ; 0.071 V                             ; 0.092 V                             ; 9.47e-10 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.49e-07 V                   ; 3.09 V              ; -0.0106 V           ; 0.096 V                              ; 0.184 V                              ; 1.76e-09 s                  ; 1.78e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.49e-07 V                  ; 3.09 V             ; -0.0106 V          ; 0.096 V                             ; 0.184 V                             ; 1.76e-09 s                 ; 1.78e-09 s                 ; Yes                       ; Yes                       ;
; TMDS[0](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.12 V                       ; -2.12 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.69e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 0.441 V                     ; -0.441 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.69e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDS[0]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2]       ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk      ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.51 V              ; -0.0513 V           ; 0.246 V                              ; 0.327 V                              ; 8.76e-10 s                  ; 8.99e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.51 V             ; -0.0513 V          ; 0.246 V                             ; 0.327 V                             ; 8.76e-10 s                 ; 8.99e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.12e-07 V                   ; 3.51 V              ; -0.0531 V           ; 0.196 V                              ; 0.245 V                              ; 6.35e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.12e-07 V                  ; 3.51 V             ; -0.0531 V          ; 0.196 V                             ; 0.245 V                             ; 6.35e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.11e-07 V                   ; 3.5 V               ; -0.041 V            ; 0.29 V                               ; 0.24 V                               ; 1.12e-09 s                  ; 1.29e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.11e-07 V                  ; 3.5 V              ; -0.041 V           ; 0.29 V                              ; 0.24 V                              ; 1.12e-09 s                 ; 1.29e-09 s                 ; No                        ; No                        ;
; TMDS[0](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[1](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS[2](n)    ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_clk(n)   ; LVDS_E_3R    ; 0 s                 ; 0 s                 ; 2.48 V                       ; -2.48 V                      ; -                   ; -                   ; -                                    ; -                                    ; 1.33e-10 s                  ; 1.33e-10 s                  ; Yes                        ; Yes                        ; 0.515 V                     ; -0.515 V                    ; -                  ; -                  ; -                                   ; -                                   ; 1.33e-10 s                 ; 1.33e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 24685008 ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 301474   ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 1415     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 107      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 267593   ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 35       ; 2        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 2094     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 24685008 ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; 301474   ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 1415     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 107      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 267593   ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 35       ; 2        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 2094     ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Clk                                              ; Clk                                              ; Base      ; Constrained ;
; PLL0|altpll_component|auto_generated|pll1|clk[0] ; PLL0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[1] ; PLL1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[2] ; PLL1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL1|altpll_component|auto_generated|pll1|clk[3] ; PLL1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Sep 23 13:46:59 2021
Info: Command: quartus_sta CoCo_HDMI -c CoCo_HDMI
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'CoCo.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[0]} {PLL1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[1]} {PLL1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[2]} {PLL1|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[3]} {PLL1|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {PLL0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -duty_cycle 50.00 -name {PLL0|altpll_component|auto_generated|pll1|clk[0]} {PLL0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.963               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.997               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.596               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.519               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.454               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.454               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.456               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.314               0.000 PLL1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.649               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.854               0.000 Clk 
    Info (332119):    19.650               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   559.648               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.796               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.109               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.496               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.792               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.314               0.000 PLL1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.658               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.842               0.000 Clk 
    Info (332119):    19.658               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   559.656               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.090               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.404               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.328               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.494               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 PLL1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.412               0.000 Clk 
    Info (332119):     9.543               0.000 PLL1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.719               0.000 PLL1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.719               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   559.760               0.000 PLL0|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 802 megabytes
    Info: Processing ended: Thu Sep 23 13:47:08 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


