git clone --depth 1 --no-tags https://github.com/junli929/dsp-lab.git f:/verilog_sva_gh_scraper/data/full_repos/471939944
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Half-adder-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/472059688
git clone --depth 1 --no-tags https://github.com/01fe20bec404/MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/473955615
git clone --depth 1 --no-tags https://github.com/01fe20bec426/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/473985005
git clone --depth 1 --no-tags https://github.com/01fe20bec408/halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/473990215
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Ripple_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/474035133
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Assignment2-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/474566424
git clone --depth 1 --no-tags https://github.com/varunvp25/01FE19BEC214.git f:/verilog_sva_gh_scraper/data/full_repos/474398443
git clone --depth 1 --no-tags https://github.com/ZHE202107/NUTC_DLDP.git f:/verilog_sva_gh_scraper/data/full_repos/474776265
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Ripple-adder.git f:/verilog_sva_gh_scraper/data/full_repos/474368550
git clone --depth 1 --no-tags https://github.com/engeeinfo/DATA-PATH-EXAMPLES.git f:/verilog_sva_gh_scraper/data/full_repos/473149542
git clone --depth 1 --no-tags https://github.com/01fe20bec415/sequence_detector.git f:/verilog_sva_gh_scraper/data/full_repos/473657854
git clone --depth 1 --no-tags https://github.com/tejsudarshan/ParkingSystem.git f:/verilog_sva_gh_scraper/data/full_repos/474102501
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Full_Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/474106485
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Tic_tac_toe_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474102688
git clone --depth 1 --no-tags https://github.com/suwesh/simple-alu-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/470702582
git clone --depth 1 --no-tags https://github.com/RBY822/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/471294931
git clone --depth 1 --no-tags https://github.com/krssg-embedded/fpga-module.git f:/verilog_sva_gh_scraper/data/full_repos/473611975
git clone --depth 1 --no-tags https://github.com/blablabla888/blablabla564.git f:/verilog_sva_gh_scraper/data/full_repos/473634250
git clone --depth 1 --no-tags https://github.com/Tann1/cmpe140.git f:/verilog_sva_gh_scraper/data/full_repos/470944873
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework1.git f:/verilog_sva_gh_scraper/data/full_repos/472357739
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/ASSIGNMENT1.git f:/verilog_sva_gh_scraper/data/full_repos/472465703
git clone --depth 1 --no-tags https://github.com/MIKEHHQ/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/469979476
git clone --depth 1 --no-tags https://github.com/GuangG8763/Verilog_PWM.git f:/verilog_sva_gh_scraper/data/full_repos/473247118
git clone --depth 1 --no-tags https://github.com/yanggengchen/Ve370-FA2020.git f:/verilog_sva_gh_scraper/data/full_repos/473405827
git clone --depth 1 --no-tags https://github.com/mixchel/TP2ISL.git f:/verilog_sva_gh_scraper/data/full_repos/471374738
git clone --depth 1 --no-tags https://github.com/abob208/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/471607025
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/472817070
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/472813861
git clone --depth 1 --no-tags https://github.com/gbrrrl-no/ProjetoHW-2021.2.git f:/verilog_sva_gh_scraper/data/full_repos/472953165
git clone --depth 1 --no-tags https://github.com/andars/spoke.git f:/verilog_sva_gh_scraper/data/full_repos/469564986
git clone --depth 1 --no-tags https://github.com/MostafaMahmoud54/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/469870250
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/FloatingPointArithmetics.git f:/verilog_sva_gh_scraper/data/full_repos/469283246
git clone --depth 1 --no-tags https://github.com/neil-lukowski/RTL_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/468687287
git clone --depth 1 --no-tags https://github.com/AlexandruTurcu12/Maze-Runner.git f:/verilog_sva_gh_scraper/data/full_repos/469896835
git clone --depth 1 --no-tags https://github.com/gvin773/CSED311_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/472264491
git clone --depth 1 --no-tags https://github.com/Sohan-MH/project.git f:/verilog_sva_gh_scraper/data/full_repos/474307362
git clone --depth 1 --no-tags https://github.com/Prafful1999/Seven-Segment-on-BASYS3.git f:/verilog_sva_gh_scraper/data/full_repos/471999996
git clone --depth 1 --no-tags https://github.com/andars/caravel-4ft4.git f:/verilog_sva_gh_scraper/data/full_repos/472097099
git clone --depth 1 --no-tags https://github.com/jeevaka0/ElbertV2Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472097485
git clone --depth 1 --no-tags https://github.com/inQuitiVe/ICDLAB.git f:/verilog_sva_gh_scraper/data/full_repos/469636096
git clone --depth 1 --no-tags https://github.com/giminose/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/468618221
git clone --depth 1 --no-tags https://github.com/CSIE523/ICDesign-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/469032684
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/473508457
git clone --depth 1 --no-tags https://github.com/jason902020/jason.git f:/verilog_sva_gh_scraper/data/full_repos/473585726
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Ripple-adder.git f:/verilog_sva_gh_scraper/data/full_repos/473458347
git clone --depth 1 --no-tags https://github.com/Fukuanchih/3to8.git f:/verilog_sva_gh_scraper/data/full_repos/473690967
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/474089331
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Car_Parking_System.git f:/verilog_sva_gh_scraper/data/full_repos/473956304
git clone --depth 1 --no-tags https://github.com/choucl/FPGA-BreathingLight.git f:/verilog_sva_gh_scraper/data/full_repos/473994226
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/474033064
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/473664461
git clone --depth 1 --no-tags https://github.com/Arexh/EDA2022S-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/474546315
git clone --depth 1 --no-tags https://github.com/Midorante/3_8decode.git f:/verilog_sva_gh_scraper/data/full_repos/474547092
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Assignment1-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/474565413
git clone --depth 1 --no-tags https://github.com/KaivinC/Pikachu-volleyball.git f:/verilog_sva_gh_scraper/data/full_repos/474900780
git clone --depth 1 --no-tags https://github.com/nayiri-k/hardware-examples.git f:/verilog_sva_gh_scraper/data/full_repos/473031509
git clone --depth 1 --no-tags https://github.com/armanramiz/Computer-Architecture-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/473059552
git clone --depth 1 --no-tags https://github.com/01fe20bec415/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/473052224
git clone --depth 1 --no-tags https://github.com/Wwtfly89/main.git f:/verilog_sva_gh_scraper/data/full_repos/472732287
git clone --depth 1 --no-tags https://github.com/sunidhi07/adld.git f:/verilog_sva_gh_scraper/data/full_repos/472387000
git clone --depth 1 --no-tags https://github.com/Sumith-Dandgall/RIPPLE_ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/472710781
git clone --depth 1 --no-tags https://github.com/naiyu0609/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/468750263
git clone --depth 1 --no-tags https://github.com/jiangaihui75/SDRAM_CONTROLL.git f:/verilog_sva_gh_scraper/data/full_repos/468740232
git clone --depth 1 --no-tags https://github.com/yttyan/test.git f:/verilog_sva_gh_scraper/data/full_repos/469558568
git clone --depth 1 --no-tags https://github.com/Hsu0623/PIC16F1826-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/470852728
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Multiplication_FSM_using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474555434
git clone --depth 1 --no-tags https://github.com/21madanputlekar/GCD_FSM_using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/474555212
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/TicTakToe-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/474564308
git clone --depth 1 --no-tags https://github.com/windgod31202/test0002.git f:/verilog_sva_gh_scraper/data/full_repos/474619592
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/474364567
git clone --depth 1 --no-tags https://github.com/BobLouis/2016_LBP_reduce_area.git f:/verilog_sva_gh_scraper/data/full_repos/474316087
git clone --depth 1 --no-tags https://github.com/Armychais902/CA2021-Pipelined-CPU-with-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/473101704
git clone --depth 1 --no-tags https://github.com/01fe20bec415/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/473057578
git clone --depth 1 --no-tags https://github.com/wkn20040405/EE260B.git f:/verilog_sva_gh_scraper/data/full_repos/469976350
git clone --depth 1 --no-tags https://github.com/leo6121/22S-COD.git f:/verilog_sva_gh_scraper/data/full_repos/469733575
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/FPGA-UART.git f:/verilog_sva_gh_scraper/data/full_repos/469769074
git clone --depth 1 --no-tags https://github.com/SamySam0/MyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/468885083
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/RAM-3.git f:/verilog_sva_gh_scraper/data/full_repos/472048151
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/Lab6_CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/472928055
git clone --depth 1 --no-tags https://github.com/RameenAnwar/azadiwithqspi.git f:/verilog_sva_gh_scraper/data/full_repos/472479720
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Full-adder.git f:/verilog_sva_gh_scraper/data/full_repos/472438250
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/GCD-fsm-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472395034
git clone --depth 1 --no-tags https://github.com/homway2016/ece154b_proj.git f:/verilog_sva_gh_scraper/data/full_repos/472385934
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/473973051
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Ram.git f:/verilog_sva_gh_scraper/data/full_repos/473702015
git clone --depth 1 --no-tags https://github.com/Selina29409/FIR_EchoMachine.git f:/verilog_sva_gh_scraper/data/full_repos/473768751
git clone --depth 1 --no-tags https://github.com/01fe20bec404/HALF_ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/473957978
git clone --depth 1 --no-tags https://github.com/ratnabai/ratnabai.git f:/verilog_sva_gh_scraper/data/full_repos/473971075
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/474024586
git clone --depth 1 --no-tags https://github.com/thewayof/life.git f:/verilog_sva_gh_scraper/data/full_repos/474022447
git clone --depth 1 --no-tags https://github.com/01FE20BEC423/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/474036897
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/SR_Flip_Flop.git f:/verilog_sva_gh_scraper/data/full_repos/474036251
git clone --depth 1 --no-tags https://github.com/01fe20bec413/rippleadder.git f:/verilog_sva_gh_scraper/data/full_repos/473952051
git clone --depth 1 --no-tags https://github.com/ninadshenvi/ASSIGNMENT_2.git f:/verilog_sva_gh_scraper/data/full_repos/474107064
git clone --depth 1 --no-tags https://github.com/zbigos/spgpu.git f:/verilog_sva_gh_scraper/data/full_repos/471427882
git clone --depth 1 --no-tags https://github.com/arjufarraj96/arjufarraj96.git f:/verilog_sva_gh_scraper/data/full_repos/471703253
git clone --depth 1 --no-tags https://github.com/ryanlin727/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/471930996
git clone --depth 1 --no-tags https://github.com/YinChian/Normal_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/471933913
git clone --depth 1 --no-tags https://github.com/lvyingnan1208/git_test.git f:/verilog_sva_gh_scraper/data/full_repos/470839764
