---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, 0"
      - "  repeat 2, &v4, false, 9, 0"
      - "    add &v5, v3, v4"
      - "    store &v3, v5"
      - "  store &v6, 0"
      - "  repeat 2, &v7, false, 0, 10"
      - "    add &v8, v6, v7"
      - "    store &v6, v8"
      - "  store &v9, 0"
      - "  repeat 2, &v10, true, 10, 0"
      - "    add &v11, v9, v10"
      - "    store &v9, v11"
      - "  store &v12, 0"
      - "  repeat 2, &v13, true, 0, 10"
      - "    add &v14, v12, v13"
      - "    store &v12, v14"
      - "  eq &v15, v3, v6"
      - "  eq &v16, v9, v12"
      - "  and &v17, v15, v16"
      - "  and &v18, v17, v2"
      - "  retn v18"
      - ""
    output:
      - input_file: inputs/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 0bac76a8c4c0630ccc5f9b296348f71121b7d8b3e7fcfd4c4626652023c7107d
    imports_resolved_ast: e2029533dc086714ec3dbb455a7f022a503010e06cdb13136c3bdb4807349c19
    canonicalized_ast: a68981f237b04e05f4a7217175cb76b65ec8719f23a018c3472b7fdb37b9baa0
    type_inferenced_ast: 830e67bddf43c69a4fcd98c0cdb5d1b9c02e5ade6cb86487add91917575fc31f
