m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/chent/ece552/ece552_project/demo1/verilog
vadd
!s110 1729727723
!i10b 1
!s100 HRMT4S`gQ^`N0JH`SWC=Y1
II_YhT@0JOQj[ZR9Nfa;Z_1
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1729662690
8/home/chent/ece552/ece552_project/demo1/verilog/add.v
F/home/chent/ece552/ece552_project/demo1/verilog/add.v
L0 1
Z3 OP;L;10.7c;67
r1
!s85 0
31
!s108 1729727723.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/add.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/add.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
valu
Z6 !s110 1729727724
!i10b 1
!s100 QbU_gk]V2d7F[knT5Sd`_3
IjFKC960b5JBa_[0m^^zJV2
R1
R0
w1729727349
8/home/chent/ece552/ece552_project/demo1/verilog/alu.v
F/home/chent/ece552/ece552_project/demo1/verilog/alu.v
Z7 Fopcodes.v
L0 12
R3
r1
!s85 0
31
Z8 !s108 1729727724.000000
!s107 opcodes.v|/home/chent/ece552/ece552_project/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/alu.v|
!i113 1
R4
R5
vand2
Z9 !s110 1729727732
!i10b 1
!s100 c?<:4B7UMWQ<UAh4^LVNM0
IG`f[:4JM;eb22i4KCDP0]3
R1
R0
w1729727639
8/home/chent/ece552/ece552_project/demo1/verilog/and2.v
F/home/chent/ece552/ece552_project/demo1/verilog/and2.v
L0 1
R3
r1
!s85 0
31
Z10 !s108 1729727732.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/and2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/and2.v|
!i113 1
R4
R5
vbranchCondition
R6
!i10b 1
!s100 0Q2h@;:FbS0`gA_J=>2G42
I7codI]TWBDcecNS<QG3L;1
R1
R0
w1729725672
8/home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v
F/home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v
R7
L0 2
R3
r1
!s85 0
31
R8
!s107 opcodes.v|/home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/branchCondition.v|
!i113 1
R4
R5
nbranch@condition
vcla_16b
R6
!i10b 1
!s100 DiDDc_Xc2j7970]XLOS311
IVT2NQk84223:zRK>RimJS3
R1
R0
w1729727498
8/home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v
F/home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v
L0 7
R3
r1
!s85 0
31
R8
!s107 /home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/cla_16b.v|
!i113 1
R4
R5
vcla_4b
R6
!i10b 1
!s100 5MBjFKkCH57=6Lj9F8:Yd1
I4HI95LSUgPUG8RZzOWI511
R1
R0
w1729727602
8/home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v
F/home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/cla_4b.v|
!i113 1
R4
R5
vclkrst
R6
!i10b 1
!s100 17R8;?7`BJD8F]2OJne>o0
I<85n[1ESH2RzI67PmfJ;63
R1
R0
Z11 w1729662681
8/home/chent/ece552/ece552_project/demo1/verilog/clkrst.v
F/home/chent/ece552/ece552_project/demo1/verilog/clkrst.v
L0 13
R3
r1
!s85 0
31
R8
!s107 /home/chent/ece552/ece552_project/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/clkrst.v|
!i113 1
R4
R5
vdecode
Z12 !s110 1729727725
!i10b 1
!s100 ^MoPz3ci:g:7QX=DF7GS83
I4Jz@eY?>>fKJka4do5HF71
R1
R0
w1729724433
8/home/chent/ece552/ece552_project/demo1/verilog/decode.v
F/home/chent/ece552/ece552_project/demo1/verilog/decode.v
L0 8
R3
r1
!s85 0
31
Z13 !s108 1729727725.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/decode.v|
!i113 1
R4
R5
vdff
R12
!i10b 1
!s100 F^G8EIaUgKJ6DQB2zBzd^2
I2N=0m3jNP95l6aBh^0m3_0
R1
R0
R11
8/home/chent/ece552/ece552_project/demo1/verilog/dff.v
F/home/chent/ece552/ece552_project/demo1/verilog/dff.v
L0 6
R3
r1
!s85 0
31
R13
!s107 /home/chent/ece552/ece552_project/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/dff.v|
!i113 1
R4
R5
vexecute
R12
!i10b 1
!s100 BOAYJ36S2LY5X4lXl4`Pd2
IC]=Y[AeGW?7i1X>4N<[7Y3
R1
R0
w1729724389
8/home/chent/ece552/ece552_project/demo1/verilog/execute.v
F/home/chent/ece552/ece552_project/demo1/verilog/execute.v
R7
L0 8
R3
r1
!s85 0
31
R13
!s107 opcodes.v|/home/chent/ece552/ece552_project/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/execute.v|
!i113 1
R4
R5
vfetch
Z14 !s110 1729727726
!i10b 1
!s100 7YMIVoK`7VlG5KV[e16;m0
I[>5a`o_WGH:a8K7X_]4GY3
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/fetch.v
F/home/chent/ece552/ece552_project/demo1/verilog/fetch.v
L0 8
R3
r1
!s85 0
31
Z15 !s108 1729727726.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/fetch.v|
!i113 1
R4
R5
vfullAdder_1b
R14
!i10b 1
!s100 gB2`N7jk_l`Ljlbeg<zc51
IOLg2z9jklSROjC:N>9<D>0
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
F/home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v
L0 7
R3
r1
!s85 0
31
R15
!s107 /home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/fullAdder_1b.v|
!i113 1
R4
R5
nfull@adder_1b
vgener
Z16 !s110 1729727733
!i10b 1
!s100 @:;ZmjgkT9QA8=>6gmhoR0
I[7cXQPL4Xjb<KVAQnAe;h0
R1
R0
w1729727553
8/home/chent/ece552/ece552_project/demo1/verilog/gener.v
F/home/chent/ece552/ece552_project/demo1/verilog/gener.v
L0 1
R3
r1
!s85 0
31
Z17 !s108 1729727733.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/gener.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/gener.v|
!i113 1
R4
R5
vinstruction_decoder
R14
!i10b 1
!s100 V?o13G^e8Wn1_=9Pn=4PJ3
If3^?cF[cEk]LalL<R4Wcl0
R1
R0
w1729723782
8/home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v
F/home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v
R7
L0 2
R3
r1
!s85 0
31
R15
!s107 opcodes.v|/home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/instruction_decoder.v|
!i113 1
R4
R5
vleft
!s110 1729727727
!i10b 1
!s100 =>RNGzGUVK4JSRY0jeo3z1
IlhTG`Y^_@9__DmlHF9B_b2
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/left.v
F/home/chent/ece552/ece552_project/demo1/verilog/left.v
L0 1
R3
r1
!s85 0
31
R15
!s107 /home/chent/ece552/ece552_project/demo1/verilog/left.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/left.v|
!i113 1
R4
R5
vmemory
!s110 1729727728
!i10b 1
!s100 2dmNi[^T3b1M123JVSXA92
IKMmQh62XHFYWlL6co621O1
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/memory.v
F/home/chent/ece552/ece552_project/demo1/verilog/memory.v
L0 9
R3
r1
!s85 0
31
!s108 1729727727.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/memory.v|
!i113 1
R4
R5
vmemory2c
Z18 !s110 1729727729
!i10b 1
!s100 1ITXY4ZWd3SeI8Nl4zmz13
Ieo>Y=:[dCB9dF;^P8lZnc2
R1
R0
R11
8/home/chent/ece552/ece552_project/demo1/verilog/memory2c.v
F/home/chent/ece552/ece552_project/demo1/verilog/memory2c.v
L0 35
R3
r1
!s85 0
31
Z19 !s108 1729727729.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/memory2c.v|
!i113 1
R4
R5
vmux2_1
R18
!i10b 1
!s100 hzRUSOcLPaNV@3:W^LFIf0
IMQ=OF7VYG>bfjcS0[^]j=2
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v
F/home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v
L0 1
R3
r1
!s85 0
31
R19
!s107 /home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/mux2_1.v|
!i113 1
R4
R5
vmux4_1
R18
!i10b 1
!s100 O7nf40dBTZ@A2ZU[_`iV71
Icg`dLBVkJf6BdcG2I6VHY0
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v
F/home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v
L0 1
R3
r1
!s85 0
31
R19
!s107 /home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/mux4_1.v|
!i113 1
R4
R5
vmux8_1
R18
!i10b 1
!s100 dD^68XJjPkdB=MA_;aag_2
IbNnF:C1jmEcVfWU5Ta=B]1
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v
F/home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v
L0 1
R3
r1
!s85 0
31
R19
!s107 /home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/mux8_1.v|
!i113 1
R4
R5
vnand2
Z20 !s110 1729727730
!i10b 1
!s100 Ndlj6LYD^2lLe`Q=NBLmF3
IOWn5f149CUNNBg0f8?SSi3
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/nand2.v
F/home/chent/ece552/ece552_project/demo1/verilog/nand2.v
L0 7
R3
r1
!s85 0
31
Z21 !s108 1729727730.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/nand2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/nand2.v|
!i113 1
R4
R5
vor2
R16
!i10b 1
!s100 IzmY=ChJooT3n9LE=79@G2
IOm:Y9?X[>MCnUz=KI:=3k3
R1
R0
w1729727675
8/home/chent/ece552/ece552_project/demo1/verilog/or2.v
F/home/chent/ece552/ece552_project/demo1/verilog/or2.v
L0 1
R3
r1
!s85 0
31
R17
!s107 /home/chent/ece552/ece552_project/demo1/verilog/or2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/or2.v|
!i113 1
R4
R5
vor4
R16
!i10b 1
!s100 L0LY]FYdB4g[mOf6nad2M2
INROf@N4aNTI?Leng?U4M93
R1
R0
w1729727628
8/home/chent/ece552/ece552_project/demo1/verilog/or4.v
F/home/chent/ece552/ece552_project/demo1/verilog/or4.v
L0 1
R3
r1
!s85 0
31
R17
!s107 /home/chent/ece552/ece552_project/demo1/verilog/or4.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/or4.v|
!i113 1
R4
R5
vpc
R20
!i10b 1
!s100 VlCgEnXFkfG24GWLa9ND02
I[AVnHi8jPoi`jQNfAM21a3
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/pc.v
F/home/chent/ece552/ece552_project/demo1/verilog/pc.v
L0 1
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/pc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/pc.v|
!i113 1
R4
R5
vproc
R20
!i10b 1
!s100 3hOn58Gb9TZCM^f>D0LSb0
IgDQVoVn95fDIdUkfJH2h71
R1
R0
w1729723172
8/home/chent/ece552/ece552_project/demo1/verilog/proc.v
F/home/chent/ece552/ece552_project/demo1/verilog/proc.v
L0 5
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/proc.v|
!i113 1
R4
R5
vproc_hier
R20
!i10b 1
!s100 jGH_<J>T7TGh^mfl9i`Fo2
I5U[UAY@=bIOj9UX<l0?AS0
R1
R0
R11
8/home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v
F/home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v
L0 6
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/proc_hier.v|
!i113 1
R4
R5
vproc_hier_bench
R20
!i10b 1
!s100 V9F?e8CVle_nP:BiP_f:F3
IXI`7DP5heT0f5KQ1aenlA0
R1
R0
w1729704980
8/home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v
F/home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v
L0 5
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/proc_hier_bench.v|
!i113 1
R4
R5
vprop
R16
!i10b 1
!s100 SBd>]Znh>ChA7abC9LPL61
II=CcaIW`JORbc6Mf2H2<C0
R1
R0
w1729727536
8/home/chent/ece552/ece552_project/demo1/verilog/prop.v
F/home/chent/ece552/ece552_project/demo1/verilog/prop.v
L0 1
R3
r1
!s85 0
31
R17
!s107 /home/chent/ece552/ece552_project/demo1/verilog/prop.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/prop.v|
!i113 1
R4
R5
vregFile
R20
!i10b 1
!s100 ;JkD1Z0iE892`bLJ90L3^3
IVA_h72KoV4m[1KCdfcjh30
R1
R0
w1729709038
8/home/chent/ece552/ece552_project/demo1/verilog/regFile.v
F/home/chent/ece552/ece552_project/demo1/verilog/regFile.v
Z22 L0 10
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/regFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/regFile.v|
!i113 1
R4
R5
nreg@file
vregFile_bypass
R20
!i10b 1
!s100 RkI=z?H_GgcibLXPUhcJG1
IXiD?NolD;hV^^ANDNW`AQ2
R1
R0
w1729709032
8/home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v
F/home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v
L0 8
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/regFile_bypass.v|
!i113 1
R4
R5
nreg@file_bypass
vregister
R20
!i10b 1
!s100 ]^[QU4U@NR`4c>[D@FUcW1
InU:T]?DXL?4O9EH=XR0]e1
R1
R0
w1729710745
8/home/chent/ece552/ece552_project/demo1/verilog/register.v
F/home/chent/ece552/ece552_project/demo1/verilog/register.v
L0 1
R3
r1
!s85 0
31
R21
!s107 /home/chent/ece552/ece552_project/demo1/verilog/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/register.v|
!i113 1
R4
R5
vright
Z23 !s110 1729727731
!i10b 1
!s100 D1b_NkG1QjhOG^>L:VJL42
IQljd7<J[^Ka<<Xk`Pa^fC2
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/right.v
F/home/chent/ece552/ece552_project/demo1/verilog/right.v
L0 1
R3
r1
!s85 0
31
Z24 !s108 1729727731.000000
!s107 /home/chent/ece552/ece552_project/demo1/verilog/right.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/right.v|
!i113 1
R4
R5
vshifter
R23
!i10b 1
!s100 d^hC8TMkS=CK99I3jXL050
I@[lOG:WB4bZPa9nR3OgnR2
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/shifter.v
F/home/chent/ece552/ece552_project/demo1/verilog/shifter.v
R22
R3
r1
!s85 0
31
R24
!s107 /home/chent/ece552/ece552_project/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/shifter.v|
!i113 1
R4
R5
vwb
R9
!i10b 1
!s100 ncQEIKT]znGLzb5nHQC9C2
I03Dn:>845jUhc802=NFDZ1
R1
R0
R2
8/home/chent/ece552/ece552_project/demo1/verilog/wb.v
F/home/chent/ece552/ece552_project/demo1/verilog/wb.v
L0 8
R3
r1
!s85 0
31
R10
!s107 /home/chent/ece552/ece552_project/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/chent/ece552/ece552_project/demo1/verilog/wb.v|
!i113 1
R4
R5
