{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546757823759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546757823759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 14:57:03 2019 " "Processing started: Sun Jan 06 14:57:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546757823759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546757823759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8-bit-cpu -c 8-bit-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546757823759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1546757824257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_ALU.v " "Can't analyze file -- file MY_ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1546757824333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8-bit-cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8-bit-cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8-bit-cpu " "Found entity 1: 8-bit-cpu" {  } { { "8-bit-cpu.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/8-bit-cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP " "Found entity 1: STEP" {  } { { "step.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/step.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181a.v 1 1 " "Found 1 design units, including 1 entities, in source file alu181a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ui_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uI_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546757824359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546757824359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_MD " "Elaborating entity \"ALU_MD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546757824404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU181A:inst1 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU181A:inst1\"" {  } { { "ALU_MD.bdf" "inst1" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 200 784 936 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757824415 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F9 ALU181A.v(26) " "Verilog HDL Always Construct warning at ALU181A.v(26): variable \"F9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU181A.v" "" { Text "F:/GitHub/Computer-composition-principle/ALU181A.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1546757824417 "|ALU181A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 REG0_2:inst2 " "Elaborating entity \"REG0_2\" for hierarchy \"REG0_2:inst2\"" {  } { { "ALU_MD.bdf" "inst2" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 160 352 488 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757824418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 LDR0_2:inst " "Elaborating entity \"LDR0_2\" for hierarchy \"LDR0_2:inst\"" {  } { { "ALU_MD.bdf" "inst" { Schematic "F:/GitHub/Computer-composition-principle/ALU_MD.bdf" { { 192 120 232 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757824421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M LDR0_2:inst\|74139M:21312 " "Elaborating entity \"74139M\" for hierarchy \"LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "21312" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1546757824441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LDR0_2:inst\|74139M:21312 " "Elaborated megafunction instantiation \"LDR0_2:inst\|74139M:21312\"" {  } { { "LDR0_2.bdf" "" { Schematic "F:/GitHub/Computer-composition-principle/LDR0_2.bdf" { { 144 360 464 240 "21312" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757824442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546757825260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546757826036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546757826036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546757826090 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546757826090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1546757826090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "440 " "Implemented 440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546757826090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546757826090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546757826112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 14:57:06 2019 " "Processing ended: Sun Jan 06 14:57:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546757826112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546757826112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546757826112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546757826112 ""}
