SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx690t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg1761
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory d:/vivado_temp/.Xil_asus/Vivado-1696-zack/coregen/mig_7series_1/_tmp/
SET_PREFERENCE subworkingdirectory d:/vivado_temp/.Xil_asus/Vivado-1696-zack/coregen/mig_7series_1/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_7series_1
SET_PARAMETER xml_input_file D:/project/Vivado/yolov5_accel/yolov5_accel.srcs/sources_1/ip/mig_7series_1/mig_a.prj
SET_PARAMETER data_dir_path d:/software/xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH d:/software/xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET d:/software/xilinx/Vivado/2018.3/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
