
*** Running vivado
    with args -log main_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_design_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.cache/ip 
Command: link_design -top main_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0/main_design_axi_gpio_0_0.dcp' for cell 'main_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0.dcp' for cell 'main_design_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0/main_design_axi_uartlite_0_0.dcp' for cell 'main_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0.dcp' for cell 'main_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0/main_design_mdm_0_0.dcp' for cell 'main_design_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0/main_design_microblaze_0_0.dcp' for cell 'main_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0/main_design_microblaze_0_axi_intc_0.dcp' for cell 'main_design_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.dcp' for cell 'main_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0/main_design_rst_clk_wiz_1_100M_0.dcp' for cell 'main_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_1_0/main_design_rst_clk_wiz_1_100M_1_0.dcp' for cell 'main_design_i/rst_clk_wiz_1_100M_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_myip_S4e_4reg_0_0/main_design_myip_S4e_4reg_0_0.dcp' for cell 'main_design_i/Calcul_Moyenne/myip_S4e_4reg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_myip_S4e_4reg_0_2/main_design_myip_S4e_4reg_0_2.dcp' for cell 'main_design_i/Calcul_Moyenne/myip_S4e_4reg_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_myip_S4e_4reg_1_1/main_design_myip_S4e_4reg_1_1.dcp' for cell 'main_design_i/Calcul_Moyenne/myip_S4e_4reg_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_1cycle_A_4/main_design_Delai_1cycle_A_4.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_1cycle_A'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_2cycle_3/main_design_Delai_2cycle_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_2cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_3cycle_3/main_design_Delai_3cycle_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_3cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_4CYCLES_1_3/main_design_Delai_4CYCLES_1_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_4CYCLES_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_addsub_0_5/main_design_c_addsub_0_5.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_shift_ram_0_5/main_design_c_shift_ram_0_5.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mux2_0_2/main_design_mux2_0_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/mux2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Somme_4/main_design_Somme_4.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/somme_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_substract_3/main_design_substract_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/substract'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_1cycle_A_1/main_design_Delai_1cycle_A_1.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/Delai_1cycle_A'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_2cycle_0/main_design_Delai_2cycle_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/Delai_2cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_3cycle_0/main_design_Delai_3cycle_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/Delai_3cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_4CYCLES_1_0/main_design_Delai_4CYCLES_1_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/Delai_4CYCLES_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_addsub_0_2/main_design_c_addsub_0_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_shift_ram_0_2/main_design_c_shift_ram_0_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mux2_0_0/main_design_mux2_0_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/mux2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Somme_1/main_design_Somme_1.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/somme_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_substract_0/main_design_substract_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_1/substract'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_1cycle_A_3/main_design_Delai_1cycle_A_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/Delai_1cycle_A'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_2cycle_2/main_design_Delai_2cycle_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/Delai_2cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_3cycle_2/main_design_Delai_3cycle_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/Delai_3cycle'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_4CYCLES_1_2/main_design_Delai_4CYCLES_1_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/Delai_4CYCLES_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_addsub_0_4/main_design_c_addsub_0_4.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_c_shift_ram_0_4/main_design_c_shift_ram_0_4.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mux2_0_1/main_design_mux2_0_1.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/mux2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Somme_3/main_design_Somme_3.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/somme_RnM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_substract_2/main_design_substract_2.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP_2/substract'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_xbar_0/main_design_xbar_0.dcp' for cell 'main_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0.dcp' for cell 'main_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_dlmb_bram_if_cntlr_0/main_design_dlmb_bram_if_cntlr_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_dlmb_v10_0/main_design_dlmb_v10_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_ilmb_bram_if_cntlr_0/main_design_ilmb_bram_if_cntlr_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_ilmb_v10_0/main_design_ilmb_v10_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_lmb_bram_0/main_design_lmb_bram_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1114.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0/main_design_microblaze_0_0.xdc] for cell 'main_design_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0/main_design_microblaze_0_0.xdc] for cell 'main_design_i/microblaze_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0/main_design_mdm_0_0.xdc] for cell 'main_design_i/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0/main_design_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.039 ; gain = 539.258
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0/main_design_mdm_0_0.xdc] for cell 'main_design_i/mdm_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0/main_design_microblaze_0_axi_intc_0.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0/main_design_microblaze_0_axi_intc_0.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0/main_design_axi_gpio_0_0_board.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0/main_design_axi_gpio_0_0_board.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0/main_design_axi_gpio_0_0.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0/main_design_axi_gpio_0_0.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0/main_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0/main_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0/main_design_rst_clk_wiz_1_100M_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0/main_design_rst_clk_wiz_1_100M_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0_board.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0_board.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0.xdc] for cell 'main_design_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0/main_design_clk_wiz_1_0.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0/main_design_axi_uartlite_0_0_board.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0/main_design_axi_uartlite_0_0_board.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0/main_design_axi_uartlite_0_0.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0/main_design_axi_uartlite_0_0.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0_board.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0_board.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_1_0/main_design_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_1_0/main_design_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_1_0/main_design_rst_clk_wiz_1_100M_1_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_1_0/main_design_rst_clk_wiz_1_100M_1_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/constrs_1/new/main_design_constr.xdc]
Finished Parsing XDC File [C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/constrs_1/new/main_design_constr.xdc]
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0/main_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0/main_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0_clocks.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0/main_design_axi_quad_spi_0_0_clocks.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'main_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1656.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1656.039 ; gain = 541.918
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.949 . Memory (MB): peak = 1656.039 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1f4bb79f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1679.258 ; gain = 23.219

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21b39bd36

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 163 cells and removed 294 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 2083f4c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 236 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19f59b9ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 102 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 2014c7556

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2014c7556

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2389ec6e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1885.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             163  |             294  |                                              8  |
|  Constant propagation         |              22  |             236  |                                              2  |
|  Sweep                        |               4  |             102  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1885.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 222ed889d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1885.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 222ed889d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2033.496 ; gain = 0.000
Ending Power Optimization Task | Checksum: 222ed889d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.496 ; gain = 148.242

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 222ed889d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2033.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2033.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 222ed889d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2033.496 ; gain = 377.457
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
Command: report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -auto_incremental -incremental C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2033.496 ; gain = 0.000

Phase 2 Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2033.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2033.496 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000

Phase 3 Replay Physical Synthesis Transforms
INFO: [Vivado_Tcl 4-521] iPhys_opt_design summary: tried 0 changes and 0 changes are successfully applied

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs

Phase 4 Build Reuse DB
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2033.496 ; gain = 0.000
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Designutils 20-2297] Reference Design: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp, Summary | WNS = 2.598 | WHS = 0.024 | State = POST_ROUTE |

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2033.496 ; gain = 0.000

Phase 5 Checking legality
Phase 5 Checking legality | Checksum: 136497a1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.496 ; gain = 0.000

Phase 6 Reporting
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 25 17:53:38 2024
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Design       : main_design_wrapper
| Device       : xc7z010
| Design State : Fully Routed
------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+----------------------+----------------------------+--------------------+-------+
|  Type | Matched % (of Total) | Current Reuse % (of Total) | Fixed % (of Total) | Total |
+-------+----------------------+----------------------------+--------------------+-------+
| Cells |               100.00 |                     100.00 |               1.72 |  9184 |
| Nets  |               100.00 |                     100.00 |               0.00 |  6984 |
| Pins  |                    - |                     100.00 |                  - | 37115 |
| Ports |               100.00 |                     100.00 |             100.00 |   147 |
+-------+----------------------+----------------------------+--------------------+-------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp |
+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2020.2 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      2.598 |
| Recorded WHS                   |                      0.024 |
| Reference Speed File Version   | PRODUCTION 1.12 2019-11-22 |
| Incremental Speed File Version | PRODUCTION 1.12 2019-11-22 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |             |     < 1 min |             |
| place_design    |       0.188 |             |     < 1 min |             |     < 1 min |             |
| phys_opt_design |       0.188 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       2.598 |             |       00:01 |             |       00:01 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-----------------+-------+
| QoR Suggestions | Value |
+-----------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/alexi/OneDrive/S4/APP4/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.00 |
| Non-Reused nets       | 0.00 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+



Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.496 ; gain = 0.000

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.496 ; gain = 0.000
read_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2033.496 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Incremental Placer Task
INFO: [Vivado_Tcl 4-24] Running Incremental Placer flow for unplaced cells using reference design-checkpoint 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp'.
INFO: [Place 46-42] Incremental Compile is being run in High Reuse Mode.
INFO: [Place 46-44] place_design is using directive Default with target WNS of 0 ns.
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.188 |       2.598 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.188 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       2.598 |             |       00:01 |             |       00:01 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Ending Incremental Placer Task | Checksum: 136497a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_design_wrapper_utilization_placed.rpt -pb main_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2033.496 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.188 |       2.598 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.188 |       2.598 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       2.598 |             |       00:01 |             |       00:01 |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.650 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.188 |       2.598 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.188 |       2.598 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       2.598 |       2.598 |       00:01 |     < 1 min |       00:01 |     < 1 min |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.624 . Memory (MB): peak = 2033.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
Command: report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Command: report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
136 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_design_wrapper_route_status.rpt -pb main_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_design_wrapper_incremental_reuse_routed.rpt
INFO: [runtcl-4] Executing : report_clock_utilization -file main_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_design_wrapper_bus_skew_routed.rpt -pb main_design_wrapper_bus_skew_routed.pb -rpx main_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force main_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_io0_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.438 ; gain = 457.941
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 17:54:10 2024...
