.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000001111000000010
000000001000000000

.io_tile 3 0
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001101111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001100000000000000
000000000000000000
000010000000000000
000110110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000001010000000000
000000001000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001010000000010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001001001111000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001110000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010010000101001000000000000000000
000000000000001001100000010000000001000000001000000000
000000000000000001000010000000001110000000000000000000
000000000000000000000010100101101110000011111000000000
000000000000000000000010100000011001000011110000000000
000000000000001000000110000101111100000011111000000000
000000000000001011000000000000001011000011110000000000
000000000000000101000000010101111110000011111000000000
000000000000000000000011010000111001000011110000000000
000000000000000011100000010001011111000011111000000001
000000000000000101100011010000101101000011110000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000011011110010100000100000000
000000000000000000100000000000000000010100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000000000000001110000011111000000000
000000000000000001000010110000011000000011110000010000
111000000000001000000000001011001000011100000000000000
000000000000000001000000000011001011111100000000000000
110000000000000000000010111111011010000010000000000000
010000000000000000000110001011101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000001000000000000000011110000100000100000001
000000000000001011000010010000010000000000000000000000
000000000000000001100000000001101011100000000000000000
000000000000001111000010100111011011000000000000000000
000000000000001000000000010000000001001111000000000000
000000000000000011000011000000001000001111000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000111000111011001000011111000000000
000000000000000001000110110000011001000011110000000000
000000000000000000000110000000001110000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000111010101001111000011111000000000
000000000000000000000110100000111001000011110000000000
000000000000000000000000010000011111000011111000000000
000000000000000000000010000000001000000011110000000000
000000000000001000000000000011100001000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000001100010100001100001000000001000000000
000000000000000000000110110000101110000000000000000000
000000000000000001100000010101100001000000001000000000
000000000000001101100010010000101111000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001011000001111111110000100000
000000000000001101000000000101001110101111010000000000
000000000000001000000000000101111110010111110000000000
000000000000001011000000000011000000111111110000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000000000000000000100100000000
010000000000001011000000000000001110000000000010000000

.logic_tile 5 7
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
111000000000000001100010101111011000010100001100000000
000000000000001101000100001001000000000001010000000000
010000000000000000000010101000001000000100101100000000
110000000000000000000100001101001101001000010000000000
000000000000000101000010101111001000010100001100000000
000000000000000000100100001001100000000001010000000000
000000000000000000000000011000001001000100101100000000
000000000000000000000010001101001100001000010000000000
000000000000001000000110011000001001000100101100000000
000000000000000001000010001001001000001000010000000000
000000000000000001100110001000001001000100101100000000
000000000000000000000000001101001101001000010000000000
010000000000000000000000001000001001000101000100000000
110000000000000000000000001011001001001010000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000110000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000101000000010000001000001100111100000000
000000000000000101100010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010100000001100110011000000100000
000000000000000000000010010101101000001100111100000000
000000000000000000000010000000100000110011000000100000
010000000000000000000000000000001001001100111100000000
110000000000000000000000000000001001110011000000100000

.logic_tile 2 8
000000000001000000000000010001100000000000001000000000
000000000000100000000011000000101001000000000000010000
111000000000001000000111000011000000000000001000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000011100000001000111100001000100000
110000000000000111000000000000001001111100000000000000
000000000000000000000000001111001000101011010010000000
000000000000000000000000000111001010001011100010000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100001100000001111100000001100110100000000
000000000000000000100000000001100000110011000000000000
110000000000001000000000010000000000000000000000000000
010000000000001011000010000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000000000011000000000000001000000000
000000000000000111000011100000100000000000000000001000
111000000000000111000000010001100000000000001000000000
000000000000000000000010000000100000000000000000000000
010000000000000000000000000000001000001100110100000000
010000000000000000000000000000001101110011000000000100
000000000000000000000000001001000000010110100000000000
000000000000000000000000000011000000111111110000000000
000000000001100000000010110000011110000000100000000000
000000000000000000000010001111001000000000010000000000
000000000000000001100000001111001111000000100000000000
000000000000001111000000000111101000000000000000000000
000000000000000011100111000011000001001100110100000001
000000000000000000000000000000101001110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000001101000110010001100000000000001000000000
000000000000001001100110010000000000000000000000000000
000000000001010000000110000111100001000000001000000000
000000000000100000000100000000101010000000000000000000
000000000000000001100000000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000000000111100001101000010100000000000000
000000000000000000000100000000000000010100000000000001
110000000000000001100000010000001110000100000110000000
110000000000000000100011110000010000000000000010000010

.logic_tile 6 8
000000000000000101000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001000000010100101111000000000000000000000
000000000000000001000110111101101000000001000000000000
110000000000000001100010100000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000001110000101000010100001100000010110100000000000
000000000000000101000010100000100000010110100000000000
000010000000000000000000001000000001000110000100000000
000001000000000000000000000001001111001001000000000000
000000000000000000000000010000000000000000100000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000110000101111011001000000000000000
000000000000000000000010111101011010000000000000000000
110000000000000001100110001011101010001110000000000000
110000000000000000000000001001101111001001000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000000101001000001100111100100000
000000000000000000000000000000000000110011000000010000
111000000000000000000010100000001000001100110100100000
000000000000000000000000000001000000110011000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000101001010000000000
000000000000000101000010000101100000000000000000100000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000011101100000000111100001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000010100000000000000110000111100001000000001000000000
000000000100000000000100000000101101000000000000000000
000000000000000001100110000011100001000000001000000000
000000000000000000100111100000101101000000000000000000
000000000000000000000000010101000001000000001000000000
000000000100000000000010010000001101000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001001000010010000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000110000101100000000000000100000000
000000000000000000000010100000100000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000011100010100011000000000000000100000000
110000000000000000100110100000000000000001000000000000
000000000000000000000000010011001010101001000000000000
000000000000000000000011011011111011010000000000000000
000000000000011011100110110000000000000000000100000000
000000001000000001100010000101000000000010000000000000
000000000000000000000000000001111110110000110000000000
000000000000000000000000001001111110110000100000000000
000000100000001000000010100000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000001000000110000001001101010100000000000000
000000000000000001000000001011101110100000010000000000

.logic_tile 5 9
000000000000000000000000000111101100000000000000000000
000000000000000000000011111011100000000010100000000000
111000000000000101000000000000001111000010000010000000
000000000000000000000000001101001111000001000010000000
010000000000000000000000010111111000000000100000000000
010000000000000000000010000000101101000000100000000000
000000000000000001000000010000000000001111000100000000
000000000000000000000010000000001101001111000000000000
000000000000001101100110010101111001010100110000000000
000000000000000001000010100011101110111100110000000000
000000000000000000000000011000001100101111110000000000
000000000000000000000010011111011100011111110000000000
000000000000000101100000011111001100101000000000000000
000000000000000000000010011011110000000000000000000000
010000000000000001100000010011101100100011110000000000
110000000000000000000010101111101101000011110001000001

.logic_tile 6 9
000000000000000101000000010001011011100000000000000000
000000000000000000000010100000011011100000000000000000
111000000000001001100000001111000001101111010100000000
000000000000000111000000000001101010111111110000000000
000000000001011001100000000101000000111001110100000000
000000000000100101000000000011001001111111110000000000
000000000000001000000110000101000001110110110000000000
000000000000000101000010101111001111110000110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010101100001001001000000000000
000000000000000000000010010001101011101001010000000000
000000000000000000000010111000000000000000000100000000
000000000000000000000110001011000000000010000010000000
010000000000000000000000010101000001000000000000000000
010000000000000000000010001111001111001001000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000001000000000
000000000000001001000010000000001101000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001001000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010100001000000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 2 10
000000000000000000000000000000001000111100001000000101
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000001100000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
110010000000000011100110000000000000000000100100000000
110000000000000000000100000000001010000000000000000000
000000000000001001100000000000000000000000000100000000
000000000000001011000000000011000000000010000000000000
000000000000000111000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001111000111001000000000000000000100000000
000000000000000001000100001011000000000010000000000000
000000000000000000000110101001011010010100110000000000
000000000000000000000000000101001011100100110000000000
000000000000000001000000011001011101100111010000000000
000000000000000000100010001111101010010010100000000000

.logic_tile 5 10
000000000000000001100000001001001010101001010000000000
000000000000000000100011111001010000010111110000000010
111000000000000000000110110000011000000011110000000000
000000000000000000000010010000010000000011110010000000
010000000000000101000000011001111011100011110100000000
010000000000000000100010010111101010010111110000000000
000000000000001011100000000001101010000100000000000000
000000000000000001000000000001101011000000000000000000
000000000000000000000000000001001011110101110000000000
000000000000000000000000000000011001110101110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110110000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000001000001010111101010000000000
000000000000000001000000000001010000111110100010000000
000000000000000000000000000000001011111111000000000000
000000000000000000000000000000011100111111000000000100
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000001100110001001001000011100000000000000
000000000000000000000000000111001101111100000000010110
111000000000000000000000000011011101010000000000000000
000000000000000000000000001001011100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000001100110100000000
000000000000000000000000001011001001110011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000011111100000000000000000000000
000000000000000000000010100111101101001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100110100000000000000000000000000000
110000000000000101000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000010110101001000001100111100000000
000000000000100000000110000000100000110011000000000000
000000000000001011100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000100
000000000000000000000000000000100000110011000000000000
010000000000000001100000010000001001001100111100000100
110000000000000000000010000000001101110011000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000101100000111111110000000000
000000000000000011000000000011100000101001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000000000100110000
000110000100000000
000011010100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000110010000000000000000001000000000
001000000000000000000110010000001111000000000000001000
000000000000000001100000000101000001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000010100011100000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000001001100110010101100000000000001000000000
001000000000001001000110010000001001000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000101100001000010101000000000
001000000000000000000000000000001000000001010010000010
000000000000000000000110100101100001000000001000000000
001000000000000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000100000000000000000000000

.logic_tile 2 12
010000000000000001100110000111001000001100111100100000
001000000000000000000010100000000000110011000000010100
111000000000000101000010100000001000001100110100100000
000000000000000101000010100001000000110011000000000001
000000000000000000000010100001000000100000010000000000
001000000000000000000000001101001001000000000000000000
000000000000000101000000000000000000010110100100000000
001000000000000000100000001001000000101001010000000000
000000000000000000000000000111011001000001000000000000
001000000000000000000000001111001001000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001000000110001001011001000000010000000000
001000000000000001000100000001111100000000000000000000
010000000000000000000000001000000000010110100000000000
111000000000000000000000000001000000101001010000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000001000000010101101111000111111010100000000
001000000000000001000110110011011101001110100000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000001000000010110100001000000
001000000000001101000000000000000000010110100000000000
000000000000000000000000010111101000000001000000000000
001000000000000000000011010101011001000000000000100000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 5 12
010000000110000000000000000000000000000000001000000000
001000000000000000000000000000001111000000000000001000
111000000000000000000000010011100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000011100000000000001000000000
001000000000000000100010010000001010000000000000000000
000000100000000001000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000010010000100000000000000000000000
000000000000001101100110100101001000111100001000000001
001000000000000101000000000000000000111100000000000000
000000000000000000000110100101001001001000000000000000
001000000000000000000000001011101111000000000000000000
010000000000000000000110010000011000000100000100000001
111000000000000000000010100000010000000000000001000100

.logic_tile 6 12
010000000000000001100110000000000000000000001000000000
001000000000001101000011100000001000000000000000001000
111000000000000101000000011000011100000100101100000000
000000000000000111100010000001001000001000010000000000
010000001101010000000000001111001000010100001100000000
011000000000100000000000000101100000000001010000000000
000000000000001101000110001000001000000100101100000000
001000000000000001100000000001001001001000010000000000
000000000000000000000000001101101000010100001100000000
001000000000000000000000000101000000000001010000000000
000000000000000001100000001000001001000100101100000000
001000000000000001000000000001001100001000010000000000
000000000000000000000000011000001001000100101100000000
001000000000000000000010000101001001001000010000000000
010000000000000000000000000101101001000101000100000000
011000000000000000000000000000101000000101000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000001110100010000
001100011100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000001111000011100001100000000000001000000000
001000000000001001100100000000001000000000000000010000
111000000000000101000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100111100001101000111100001000000000
001000000000001011100000000000000000111100000000000010
000000000000000101100000000000001000001100000100000000
001000000000000000100000000000001010001100000000000010
000000000000000000000000000001001001001111100100000000
001000000000000000000000001101011010010011110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000001100000000000001000000000
001000000000000000000000000000100000000000000000001000
000010000000000000000010100111011000000011111000000000
000001000000000111000010100000000000000011110000000000
000000000000000000000000000111011010000011111000000000
001000000000000000000010100000110000000011110000000000
000000000000001111000000000111011011000011111000000000
001000000000000101000011100000101100000011110000000000
000000000000000000000000000111111111000011111000000000
001000000000000000000000000000011110000011110000000000
000010000000000001100000000001101000100011110000000000
001001000000000000100000000000101011100011110000100100
000000000000000001100110010000011010000011110000000000
001000000000000000000010000000000000000011110001000000
000000000000001001100000000000000000000000000000000000
001000000000000001100010000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000101000010110000000000000000000000000000
001000000000000000100110000000000000000000000000000000
111000000000001001000000001101011100101001010101100000
000000000000000001100000000001011011100101010000100001
110000000000000001100000001001101010110001110100100000
011000000000000000000010111101011001110000010001100001
000000000000000001000010101101101110111101000100100000
001000000000000000100100000011011011111000000001100001
000000000000000000000000001001101011111000110110000000
001000000000000000000010001011011000100000110000100001
000000000000000001100000010000011100000001000000000000
001000000000000101000010000001001001000010000000000000
000000000000000000000110000001001001000000010000000000
001000000000000000000000000000011100000000010000000000
000000000000000000000110000111111011101001000110000100
001000000000000000000000001101101100111001010000100000

.logic_tile 5 13
010000000000000000000000010000011100111100110000100000
001000000000000000000011100000001110111100110000000000
111000000000000101000010101000001111000100000000000000
000000000000001101000000001001001000001000000000000000
010000000000000000000000000000000001000000100000000000
011000000000000000000000000000001010000000000000000000
000000000000000001100010100101100000101111010010000000
001000000000000000000000000000101110101111010001000000
000000000000000101000010101000011101101000110100000000
001000000000000000100110110111011100010100110010100100
000000000000001101000110001101101111010000000000000000
001000000000000001000000000011101000000000000010100000
000000000000001101000000001111000001101111010000000010
001000000000000001000000000101001011010110100000000000
000000000000100011100000000011011000000000000000000000
001000000000010000000000001011101100000001000000000000

.logic_tile 6 13
010000000000000101100010100000011100000011000100000000
001000000000000000000010100000001100000011000000000010
111000000000001101000010100111101110010110100000000000
000000000000000001000010101101101101000110100010000010
010000000000000101000010011000000001100000010000000000
111000000000000000000010000001001101010000100000000000
000000000000000101000111001101111010010100000000000000
001000000000000101100100001011100000000000000000000000
000000000000001000000110001101111000000000000000000000
001000000010000001000000001001011010000010000000000000
000000000000000001100110010001111100001110000000000000
001000000000000000000110001011011000001001000000000000
000010100000000011100000000001011000000000000000000000
001001000000000000100000000011101001100000000000000000
110000000000000111000110000001111100000001010000000000
111000000000000000100100001011010000010110100000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.logic_tile 1 14
000000000000000000000000010101011011111011100100000000
000000000000000000000011111001011011011110110000000000
111000000000000000000111110101101001111101110100000000
000000000000000000000011110101111011101101100000000000
000000000000000000000000000101011001111110100100000000
000000000000000111000000001001011001011100110000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001001100000010000000000010110100000000000
000000000000000001000010001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000010010000000000000000001000000000
000000000000000000000010010000001111000000000000001000
111000000000001000000110000000001111001100111000000000
000000000000010001000000000000011010110011000000000000
010000000000000001100110000000001001001100111000000000
010000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000001101000000000000001001111100000000000000
000000000000000000000000010111101000000100000000000000
000000000000000000000010000101001101000000000000000000
000000000100000000000000010111111000110001010110000000
000000000000000101000010000000001110110001010000100100
000000000000000000000110100001101111111000100110000001
000000000000000001000000001011101101110000110000100000
000000000000101001100000001101001010000000000000000000
000000000000000101000000000111010000000010100000000000

.logic_tile 5 14
000001000000000000000000010101100000000000001000000000
000010100000000000000010000000000000000000000000001000
111000000000000101000000010001100000000000001000000000
000000000000000000000010000000100000000000000000000000
110000000000000000000110000000001000001100110100000000
110000000000000000000000000000001001110011000000000000
000000000000001001000000010000000001001111000000000000
000000000000000001000010000000001010001111000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000011001101001100000000000000000
000000000000000000000010100101111000000000000000000000
000000000000000000000011000101111010001100110100000000
000000000000000000000000000000010000110011000000000000
010000000000000000000000001001011101100011110000000000
110000000000000000000000001101111010000011110001000000

.logic_tile 6 14
000000000000000001100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000101100111000111101001011110100100100000
000000000000000000000000001001111010010110100000000000
000000000001010000000111000001011011000010000000000000
000000000000100000000000001101001110100010010000000000
000000000000000111100010110000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011011011111101010100000000
000000000000000000000000000001111001111111100000100000
000000000000000001100000000001011001000001000000000000
000000000000000000100000000000011110000001000000000000
010000000000000001100110001000001110000010100000000000
110000000000000000000000001101000000000001010000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000011100111001101011010010111110100000000
000000000000000000100100000001111010111010110000000000
000000000000001000000111000101011001110010110100000000
000000000000100011000100001101011010110110100000000000
000000000000000011100111000000000000000000000000000000
000000000000010000100100000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001010011110100000000
000000000000000000000000001101011010111110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000100
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
001100000000000000
000000000000000000
100000000000000001
000001010000000000
000000001000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000011101001001110010111110100000000
000000000000000000000000000101111100110101110000000000
111000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010000011100000011110000000000
000000000000001011000011010000000000000011110000000000
000000000000000001100000000101101100010110110100000000
000000000000000000000000001001011110011011010000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000000101101100111111010100000000
000000000000000000000000001001011110001101110000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101101010111101010100000000
000000000000000000000000000101011011100111110000000000
000000000000000001100111010000000000010110100000000000
000000000000000000000111000101000000101001010000000000
000000000000000001000000000101101011111010110100000000
000000000000000001000000001101011010101001010000000000
000000000000000000000000001101011010011111010100000000
000000000000000000000000000101101011011010110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 16
000000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 17
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000011000000010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 17
000000011000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 17
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 487 CLK$SB_IO_IN
.sym 523 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 524 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 525 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 526 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 633 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 634 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 635 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 637 w_CountRow[0]
.sym 638 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 639 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 748 w_CountRow[2]
.sym 749 w_CountRow[3]
.sym 750 w_CountRow[4]
.sym 751 w_CountRow[5]
.sym 752 w_CountRow[6]
.sym 753 w_CountRow[7]
.sym 787 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 830 CLK$SB_IO_IN
.sym 836 CLK$SB_IO_IN
.sym 854 CLK$SB_IO_IN
.sym 860 w_CountRow[8]
.sym 861 w_CountRow[9]
.sym 864 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 865 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 1088 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 1089 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 1091 w_CountCol[1]
.sym 1093 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 1207 $PACKER_VCC_NET
.sym 1289 S2_F$SB_IO_OUT
.sym 1306 S2_F$SB_IO_OUT
.sym 1318 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 1319 VGA_HS_SB_LUT4_O_I3
.sym 1320 w_S1_B
.sym 1344 S2_F$SB_IO_OUT
.sym 1403 S1_B$SB_IO_OUT
.sym 1408 S1_A$SB_IO_OUT
.sym 1418 S1_B$SB_IO_OUT
.sym 1421 S1_A$SB_IO_OUT
.sym 1430 w_S1_A
.sym 1431 w_S1_G
.sym 1432 w_S1_F
.sym 1434 S1_F$SB_IO_OUT
.sym 1436 S1_G$SB_IO_OUT
.sym 1437 S1_A$SB_IO_OUT
.sym 1450 w_RX_Byte[5]
.sym 1475 S1_B$SB_IO_OUT
.sym 1517 S1_G$SB_IO_OUT
.sym 1522 S1_F$SB_IO_OUT
.sym 1534 S1_G$SB_IO_OUT
.sym 1540 S1_F$SB_IO_OUT
.sym 1579 w_RX_Byte[6]
.sym 1588 w_RX_Byte[7]
.sym 1621 w_RX_Byte[5]
.sym 1658 S2_A$SB_IO_OUT
.sym 2067 VGA_VS$SB_IO_OUT
.sym 2101 VGA_VS$SB_IO_OUT
.sym 2129 VGA_HS$SB_IO_OUT
.sym 2269 VGA_HS_SB_LUT4_O_I3
.sym 2374 VGA_HS$SB_IO_OUT
.sym 2402 VGA_VS_SB_LUT4_O_I3
.sym 2551 w_CountRow[5]
.sym 2643 VGA_VS_SB_LUT4_O_I3
.sym 2666 $PACKER_VCC_NET
.sym 2668 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 2669 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2675 w_CountRow[6]
.sym 2676 w_CountRow[8]
.sym 2677 w_CountRow[7]
.sym 2678 w_CountRow[9]
.sym 2684 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 2694 $PACKER_VCC_NET
.sym 2702 $PACKER_VCC_NET
.sym 2704 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2705 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2706 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2710 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2711 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2712 w_CountRow[6]
.sym 2715 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2717 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2718 w_CountRow[5]
.sym 2720 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2721 w_CountRow[8]
.sym 2722 w_CountRow[7]
.sym 2724 $nextpnr_ICESTORM_LC_8$O
.sym 2727 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2730 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 2732 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2736 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 2738 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2739 $PACKER_VCC_NET
.sym 2742 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 2745 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2748 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 2750 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2751 $PACKER_VCC_NET
.sym 2752 w_CountRow[5]
.sym 2754 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 2756 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2757 $PACKER_VCC_NET
.sym 2758 w_CountRow[6]
.sym 2760 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 2762 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2763 $PACKER_VCC_NET
.sym 2764 w_CountRow[7]
.sym 2766 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 2768 $PACKER_VCC_NET
.sym 2769 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2770 w_CountRow[8]
.sym 2775 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 2776 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2777 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2778 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2798 w_CountRow[0]
.sym 2802 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2804 VGA_HS_SB_LUT4_O_I3
.sym 2805 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 2809 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 2822 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 2827 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2829 w_CountRow[2]
.sym 2831 w_CountRow[0]
.sym 2837 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 2838 w_CountRow[3]
.sym 2839 w_CountRow[4]
.sym 2841 w_CountRow[6]
.sym 2843 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 2845 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 2847 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 2848 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 2849 w_CountRow[1]
.sym 2851 w_CountRow[8]
.sym 2853 w_CountRow[9]
.sym 2857 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 2859 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 2862 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2863 w_CountRow[9]
.sym 2866 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 2867 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 2868 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 2869 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 2872 w_CountRow[1]
.sym 2873 w_CountRow[9]
.sym 2874 w_CountRow[2]
.sym 2875 w_CountRow[4]
.sym 2887 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 2890 w_CountRow[8]
.sym 2891 w_CountRow[0]
.sym 2892 w_CountRow[6]
.sym 2893 w_CountRow[3]
.sym 2898 w_CountRow[0]
.sym 2906 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2908 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 2911 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 2912 VGA_B0_SB_DFFSR_Q_D
.sym 2915 w_CountRow[1]
.sym 2965 w_CountRow[3]
.sym 2969 w_CountRow[7]
.sym 2974 w_CountRow[0]
.sym 2975 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 2976 w_CountRow[6]
.sym 2982 w_CountRow[4]
.sym 2983 w_CountRow[5]
.sym 2984 w_CountRow[1]
.sym 2988 w_CountRow[2]
.sym 2989 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 2994 $nextpnr_ICESTORM_LC_14$O
.sym 2996 w_CountRow[0]
.sym 3000 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3002 w_CountRow[1]
.sym 3006 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3008 w_CountRow[2]
.sym 3010 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 3012 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3015 w_CountRow[3]
.sym 3016 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 3018 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3021 w_CountRow[4]
.sym 3022 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 3024 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3027 w_CountRow[5]
.sym 3028 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 3030 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3032 w_CountRow[6]
.sym 3034 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 3036 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3039 w_CountRow[7]
.sym 3040 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 3041 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3043 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3059 VGA_B0_SB_DFFSR_Q_D
.sym 3068 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3072 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3092 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3098 w_CountRow[9]
.sym 3104 w_CountRow[7]
.sym 3105 w_CountRow[8]
.sym 3110 w_CountRow[5]
.sym 3113 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3115 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3126 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3129 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3131 w_CountRow[8]
.sym 3133 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 3136 w_CountRow[9]
.sym 3139 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 3154 w_CountRow[5]
.sym 3155 w_CountRow[7]
.sym 3161 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3176 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3178 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3179 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3204 w_CountCol[8]
.sym 3206 w_CountCol[9]
.sym 3212 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 3213 $PACKER_VCC_NET
.sym 3224 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3232 $PACKER_VCC_NET
.sym 3234 w_CountCol[9]
.sym 3240 w_CountCol[8]
.sym 3250 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3253 w_CountCol[5]
.sym 3254 w_CountCol[6]
.sym 3259 w_CountCol[3]
.sym 3260 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3263 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3264 $nextpnr_ICESTORM_LC_9$O
.sym 3267 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3270 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 3272 w_CountCol[3]
.sym 3276 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 3278 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3279 $PACKER_VCC_NET
.sym 3282 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3285 w_CountCol[5]
.sym 3288 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 3291 w_CountCol[6]
.sym 3294 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 3296 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3300 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 3302 w_CountCol[8]
.sym 3303 $PACKER_VCC_NET
.sym 3306 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3308 w_CountCol[9]
.sym 3316 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3317 w_CountCol[3]
.sym 3318 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3319 w_CountCol[5]
.sym 3320 w_CountCol[6]
.sym 3321 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3342 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 3344 VGA_HS_SB_LUT4_O_I3
.sym 3349 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3362 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3368 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3370 w_CountCol[1]
.sym 3380 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3383 w_CountCol[8]
.sym 3385 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3386 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3388 w_CountCol[5]
.sym 3389 w_CountCol[6]
.sym 3395 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3396 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3398 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3400 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3401 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3402 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3403 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3406 w_CountCol[1]
.sym 3407 w_CountCol[8]
.sym 3408 w_CountCol[5]
.sym 3409 w_CountCol[6]
.sym 3418 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3420 w_CountCol[1]
.sym 3430 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3431 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3432 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3447 CLK$SB_IO_IN_$glb_clk
.sym 3448 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3449 w_CountCol[8]
.sym 3450 w_CountCol[9]
.sym 3451 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3452 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3453 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 3455 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3456 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 3481 w_CountCol[6]
.sym 3482 w_CountCol[8]
.sym 3483 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3489 w_RX_Byte[4]
.sym 3504 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3505 w_CountCol[3]
.sym 3507 w_CountCol[5]
.sym 3513 w_CountCol[1]
.sym 3514 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3515 $PACKER_VCC_NET
.sym 3516 w_CountCol[6]
.sym 3517 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3523 $PACKER_VCC_NET
.sym 3529 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3534 $nextpnr_ICESTORM_LC_10$O
.sym 3537 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 3540 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3542 w_CountCol[1]
.sym 3543 $PACKER_VCC_NET
.sym 3546 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 3548 $PACKER_VCC_NET
.sym 3549 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3552 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 3554 $PACKER_VCC_NET
.sym 3555 w_CountCol[3]
.sym 3558 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 3560 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 3564 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 3566 $PACKER_VCC_NET
.sym 3567 w_CountCol[5]
.sym 3570 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 3572 w_CountCol[6]
.sym 3573 $PACKER_VCC_NET
.sym 3576 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 3578 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 3585 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 3586 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 3587 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 3588 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 3589 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3590 S1_B$SB_IO_OUT
.sym 3598 $PACKER_VCC_NET
.sym 3611 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 3632 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 3637 w_CountCol[8]
.sym 3638 w_RX_Byte[7]
.sym 3640 w_RX_Byte[6]
.sym 3642 $PACKER_VCC_NET
.sym 3645 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3646 w_CountCol[9]
.sym 3648 w_RX_Byte[4]
.sym 3650 w_RX_Byte[5]
.sym 3669 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 3671 $PACKER_VCC_NET
.sym 3672 w_CountCol[8]
.sym 3675 $nextpnr_ICESTORM_LC_11$I3
.sym 3677 w_CountCol[9]
.sym 3681 $nextpnr_ICESTORM_LC_11$COUT
.sym 3683 $PACKER_VCC_NET
.sym 3685 $nextpnr_ICESTORM_LC_11$I3
.sym 3690 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 3691 $nextpnr_ICESTORM_LC_11$COUT
.sym 3694 w_RX_Byte[4]
.sym 3695 w_RX_Byte[7]
.sym 3696 w_RX_Byte[5]
.sym 3697 w_RX_Byte[6]
.sym 3717 CLK$SB_IO_IN_$glb_clk
.sym 3732 w_RX_Byte[7]
.sym 3734 w_RX_Byte[4]
.sym 3736 w_RX_Byte[6]
.sym 3774 w_RX_Byte[5]
.sym 3778 w_RX_Byte[6]
.sym 3779 w_RX_Byte[7]
.sym 3780 w_RX_Byte[4]
.sym 3786 w_RX_Byte[6]
.sym 3787 w_RX_Byte[7]
.sym 3788 w_S1_A
.sym 3789 w_S1_G
.sym 3790 w_S1_F
.sym 3805 w_RX_Byte[5]
.sym 3806 w_RX_Byte[4]
.sym 3807 w_RX_Byte[7]
.sym 3808 w_RX_Byte[6]
.sym 3811 w_RX_Byte[4]
.sym 3812 w_RX_Byte[7]
.sym 3813 w_RX_Byte[6]
.sym 3814 w_RX_Byte[5]
.sym 3817 w_RX_Byte[5]
.sym 3818 w_RX_Byte[4]
.sym 3819 w_RX_Byte[6]
.sym 3820 w_RX_Byte[7]
.sym 3829 w_S1_F
.sym 3844 w_S1_G
.sym 3848 w_S1_A
.sym 3852 CLK$SB_IO_IN_$glb_clk
.sym 3879 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 3885 w_RX_Byte[2]
.sym 3989 w_S2_C
.sym 3990 S2_C$SB_IO_OUT
.sym 3993 S2_B$SB_IO_OUT
.sym 3994 w_S2_B
.sym 3996 w_S2_A
.sym 4008 w_RX_Byte[4]
.sym 4022 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 4024 w_RX_Byte[3]
.sym 4073 w_S2_A
.sym 4077 w_S2_A
.sym 4184 S2_A$SB_IO_OUT
.sym 4199 S2_A$SB_IO_OUT
.sym 4212 VGA_HS$SB_IO_OUT
.sym 4215 VGA_VS$SB_IO_OUT
.sym 4226 VGA_VS$SB_IO_OUT
.sym 4236 VGA_HS$SB_IO_OUT
.sym 4256 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 4415 VGA_B2$SB_IO_OUT
.sym 4422 VGA_G2$SB_IO_OUT
.sym 4451 VGA_VS_SB_LUT4_O_I3
.sym 4501 VGA_VS_SB_LUT4_O_I3
.sym 4537 VGA_VS_SB_LUT4_O_I3
.sym 4695 VGA_HS_SB_LUT4_O_I3
.sym 4753 VGA_HS_SB_LUT4_O_I3
.sym 4803 VGA_B2$SB_IO_OUT
.sym 4927 VGA_G2$SB_IO_OUT
.sym 4951 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4962 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 4992 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4994 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5061 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 5063 w_CountRow[1]
.sym 5064 $PACKER_VCC_NET
.sym 5068 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5071 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 5072 $PACKER_VCC_NET
.sym 5075 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 5077 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 5082 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5083 w_CountRow[2]
.sym 5084 w_CountRow[3]
.sym 5085 w_CountRow[4]
.sym 5086 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 5087 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5089 $nextpnr_ICESTORM_LC_4$O
.sym 5091 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 5095 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 5097 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5098 $PACKER_VCC_NET
.sym 5099 w_CountRow[1]
.sym 5101 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5104 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 5105 w_CountRow[2]
.sym 5107 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 5109 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 5110 $PACKER_VCC_NET
.sym 5111 w_CountRow[3]
.sym 5113 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 5116 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 5117 w_CountRow[4]
.sym 5119 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 5121 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 5122 $PACKER_VCC_NET
.sym 5125 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 5127 $PACKER_VCC_NET
.sym 5128 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 5131 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5133 $PACKER_VCC_NET
.sym 5134 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5175 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5182 $PACKER_VCC_NET
.sym 5184 w_CountRow[0]
.sym 5187 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 5188 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5191 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5196 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5200 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 5205 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 5208 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5210 w_CountRow[1]
.sym 5212 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5214 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 5215 $PACKER_VCC_NET
.sym 5218 $nextpnr_ICESTORM_LC_5$I3
.sym 5220 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5224 $nextpnr_ICESTORM_LC_5$COUT
.sym 5227 $PACKER_VCC_NET
.sym 5228 $nextpnr_ICESTORM_LC_5$I3
.sym 5231 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 5232 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 5233 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 5234 $nextpnr_ICESTORM_LC_5$COUT
.sym 5249 w_CountRow[0]
.sym 5250 w_CountRow[1]
.sym 5259 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5261 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 5277 $PACKER_VCC_NET
.sym 5280 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 5282 VGA_B0_SB_DFFSR_Q_D
.sym 5291 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 5311 w_CountRow[8]
.sym 5312 w_CountRow[9]
.sym 5322 w_CountRow[3]
.sym 5324 w_CountRow[5]
.sym 5325 $PACKER_VCC_NET
.sym 5326 w_CountRow[7]
.sym 5329 w_CountRow[2]
.sym 5331 w_CountRow[4]
.sym 5333 w_CountRow[6]
.sym 5335 $nextpnr_ICESTORM_LC_17$O
.sym 5337 w_CountRow[2]
.sym 5341 PulseInst.o_CountRow_SB_DFFESR_Q_R[1]
.sym 5344 w_CountRow[3]
.sym 5347 PulseInst.o_CountRow_SB_DFFESR_Q_R[2]
.sym 5349 w_CountRow[4]
.sym 5350 $PACKER_VCC_NET
.sym 5353 PulseInst.o_CountRow_SB_DFFESR_Q_R[3]
.sym 5355 $PACKER_VCC_NET
.sym 5356 w_CountRow[5]
.sym 5359 PulseInst.o_CountRow_SB_DFFESR_Q_R[4]
.sym 5361 w_CountRow[6]
.sym 5362 $PACKER_VCC_NET
.sym 5365 PulseInst.o_CountRow_SB_DFFESR_Q_R[5]
.sym 5367 $PACKER_VCC_NET
.sym 5368 w_CountRow[7]
.sym 5371 PulseInst.o_CountRow_SB_DFFESR_Q_R[6]
.sym 5373 w_CountRow[8]
.sym 5374 $PACKER_VCC_NET
.sym 5377 $nextpnr_ICESTORM_LC_18$I3
.sym 5379 w_CountRow[9]
.sym 5400 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 5421 $nextpnr_ICESTORM_LC_18$I3
.sym 5462 $nextpnr_ICESTORM_LC_18$I3
.sym 5521 UART_TX_Inst.TX_SB_DFFESR_Q_R
.sym 5552 w_CountCol[1]
.sym 5559 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5560 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5561 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 5562 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5572 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5576 w_CountCol[3]
.sym 5578 w_CountCol[5]
.sym 5579 w_CountCol[6]
.sym 5581 $nextpnr_ICESTORM_LC_1$O
.sym 5584 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5587 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5590 w_CountCol[1]
.sym 5593 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 5595 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5597 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5599 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 5601 w_CountCol[3]
.sym 5603 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 5605 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 5607 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 5609 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 5611 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 5613 w_CountCol[5]
.sym 5615 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 5617 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5619 w_CountCol[6]
.sym 5621 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 5623 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5626 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5627 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5630 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5665 w_CountCol[9]
.sym 5667 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5673 w_CountCol[9]
.sym 5674 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5675 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5676 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 5677 w_CountCol[5]
.sym 5678 w_CountCol[6]
.sym 5679 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5683 w_CountCol[3]
.sym 5685 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5692 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5696 w_CountCol[8]
.sym 5699 w_CountCol[1]
.sym 5704 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 5706 w_CountCol[8]
.sym 5708 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 5711 w_CountCol[9]
.sym 5714 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 5717 w_CountCol[3]
.sym 5718 w_CountCol[9]
.sym 5719 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5723 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5729 w_CountCol[1]
.sym 5730 w_CountCol[8]
.sym 5731 w_CountCol[6]
.sym 5732 w_CountCol[5]
.sym 5741 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 5742 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 5743 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 5744 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5747 w_CountCol[5]
.sym 5752 CLK$SB_IO_IN_$glb_clk
.sym 5753 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 5769 UART_RX_Inst.r_SM_Main[2]
.sym 5799 w_CountCol[6]
.sym 5801 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5802 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 5805 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5807 w_S1_B
.sym 5808 w_CountCol[8]
.sym 5809 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5816 $PACKER_VCC_NET
.sym 5820 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 5821 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 5822 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 5823 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 5824 $PACKER_VCC_NET
.sym 5825 w_CountCol[9]
.sym 5827 $nextpnr_ICESTORM_LC_0$O
.sym 5829 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 5833 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[1]
.sym 5835 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 5837 w_CountCol[6]
.sym 5839 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 5841 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 5843 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 5845 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 5847 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 5848 $PACKER_VCC_NET
.sym 5849 w_CountCol[8]
.sym 5851 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5853 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 5854 $PACKER_VCC_NET
.sym 5855 w_CountCol[9]
.sym 5859 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5860 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5861 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5867 w_S1_B
.sym 5889 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 5894 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 5897 w_RX_Byte[2]
.sym 6015 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 6016 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6018 w_RX_Byte[3]
.sym 6167 w_RX_Byte[2]
.sym 6172 w_S2_C
.sym 6177 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 6180 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6182 w_RX_Byte[3]
.sym 6185 w_S2_B
.sym 6188 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6190 w_RX_Byte[3]
.sym 6197 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 6198 w_RX_Byte[2]
.sym 6199 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6200 w_RX_Byte[3]
.sym 6205 w_S2_C
.sym 6224 w_S2_B
.sym 6227 w_RX_Byte[2]
.sym 6228 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 6229 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6230 w_RX_Byte[3]
.sym 6239 w_RX_Byte[2]
.sym 6240 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 6241 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 6242 w_RX_Byte[3]
.sym 6244 CLK$SB_IO_IN_$glb_clk
.sym 6294 S2_B$SB_IO_OUT
.sym 6312 S2_B$SB_IO_OUT
.sym 6321 VGA_B2$SB_IO_OUT
.sym 6324 VGA_G2$SB_IO_OUT
.sym 6330 VGA_B2$SB_IO_OUT
.sym 6337 VGA_G2$SB_IO_OUT
.sym 6516 VGA_G2$SB_IO_OUT
.sym 6825 VGA_R0_SB_DFFSR_Q_R
.sym 6929 VGA_G2$SB_IO_OUT
.sym 6971 VGA_R0_SB_DFFSR_Q_R
.sym 6972 VGA_B0_SB_DFFSR_Q_R
.sym 6973 VGA_G0_SB_DFFSR_Q_R
.sym 6975 VGA_B2$SB_IO_OUT
.sym 7028 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 7030 w_RX_Byte[6]
.sym 7031 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 7072 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7073 VGA_G0_SB_DFFSR_Q_R
.sym 7074 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 7075 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 7076 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 7117 VGA_B2$SB_IO_OUT
.sym 7124 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 7126 w_RX_Byte[2]
.sym 7172 UART_TX_Inst.r_TX_Data[2]
.sym 7174 UART_TX_Inst.r_TX_Data[3]
.sym 7175 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 7176 UART_TX_Inst.r_TX_Data[6]
.sym 7177 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 7179 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 7222 VGA_G2$SB_IO_OUT
.sym 7226 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 7234 w_RX_Byte[3]
.sym 7275 UART_TX_Inst.r_TX_Data[4]
.sym 7276 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 7277 UART_TX_Inst.r_TX_Data[7]
.sym 7278 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 7279 UART_TX_Inst.r_TX_Data[5]
.sym 7280 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 7281 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 7337 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 7433 w_RX_Byte[5]
.sym 7435 w_RX_Byte[7]
.sym 7437 w_RX_Byte[6]
.sym 7439 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 7478 w_S2_F
.sym 7481 S2_F$SB_IO_OUT
.sym 7482 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 7534 w_RX_Byte[2]
.sym 7538 w_RX_Byte[5]
.sym 7540 w_RX_Byte[7]
.sym 7542 w_RX_Byte[6]
.sym 7543 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 7581 w_RX_Byte[5]
.sym 7582 w_RX_Byte[7]
.sym 7583 w_RX_Byte[6]
.sym 7584 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 7585 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 7586 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 7587 w_RX_Byte[2]
.sym 7634 w_RX_Byte[3]
.sym 7683 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 7684 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 7685 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 7686 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 7687 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 7688 w_RX_Byte[3]
.sym 7689 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 7739 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 7746 w_RX_Byte[2]
.sym 7788 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 7887 w_S2_G
.sym 7888 S2_G$SB_IO_OUT
.sym 7889 w_S2_E
.sym 7890 w_S2_D
.sym 7891 S2_D$SB_IO_OUT
.sym 8066 S2_C$SB_IO_OUT
.sym 8073 S2_C$SB_IO_OUT
.sym 8093 VGA_G2$SB_IO_OUT
.sym 8115 VGA_G2$SB_IO_OUT
.sym 8802 VGA_B0_SB_DFFSR_Q_D
.sym 8897 VGA_R2$SB_IO_OUT
.sym 8942 VGA_B0_SB_DFFSR_Q_R
.sym 8949 VGA_G0_SB_DFFSR_Q_R
.sym 8950 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 8954 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 8962 VGA_B0_SB_DFFSR_Q_D
.sym 8966 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 8989 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 8990 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 8991 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 8995 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 8996 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 8998 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9002 VGA_G0_SB_DFFSR_Q_R
.sym 9015 VGA_B0_SB_DFFSR_Q_D
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9019 VGA_B0_SB_DFFSR_Q_R
.sym 9025 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 9026 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 9027 VGA_G2$SB_IO_OUT
.sym 9032 VGA_R0_SB_DFFSR_Q_R
.sym 9048 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9061 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9063 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 9066 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9067 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9079 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9080 UART_TX_Inst.r_Bit_Index[0]
.sym 9081 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 9082 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 9086 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9088 w_RX_Byte[2]
.sym 9089 w_RX_Byte[3]
.sym 9093 $nextpnr_ICESTORM_LC_6$O
.sym 9095 UART_TX_Inst.r_Bit_Index[0]
.sym 9099 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9101 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9108 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9109 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9112 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 9113 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9118 w_RX_Byte[2]
.sym 9120 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9121 w_RX_Byte[3]
.sym 9124 w_RX_Byte[3]
.sym 9125 w_RX_Byte[2]
.sym 9126 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9127 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9131 UART_TX_Inst.r_Bit_Index[0]
.sym 9132 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9140 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9142 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 9143 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 9144 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 9145 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 9146 UART_TX_Inst.r_Bit_Index[0]
.sym 9147 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9148 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 9149 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D_SB_LUT4_I2_I1[1]
.sym 9150 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 9160 VGA_G2$SB_IO_OUT
.sym 9165 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9176 UART_RX_Inst.r_RX_DV_SB_DFFE_Q_E
.sym 9186 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9187 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 9190 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9193 w_RX_Byte[6]
.sym 9194 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9195 UART_TX_Inst.r_TX_Data[7]
.sym 9198 w_RX_Byte[2]
.sym 9200 UART_TX_Inst.r_TX_Data[2]
.sym 9201 w_RX_Byte[3]
.sym 9202 UART_TX_Inst.r_TX_Data[3]
.sym 9203 UART_TX_Inst.r_Bit_Index[0]
.sym 9208 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 9211 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 9212 UART_TX_Inst.r_TX_Data[6]
.sym 9215 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 9218 w_RX_Byte[2]
.sym 9230 w_RX_Byte[3]
.sym 9235 UART_TX_Inst.r_Bit_Index[0]
.sym 9236 UART_TX_Inst.r_TX_Data[3]
.sym 9237 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9238 UART_TX_Inst.r_TX_Data[7]
.sym 9241 w_RX_Byte[6]
.sym 9247 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 9248 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 9249 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 9250 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 9259 UART_TX_Inst.r_Bit_Index[0]
.sym 9260 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9261 UART_TX_Inst.r_TX_Data[6]
.sym 9262 UART_TX_Inst.r_TX_Data[2]
.sym 9263 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9266 UART_TX_Inst.TX_SB_DFFESR_Q_R
.sym 9267 UART_TX_Inst.TX_SB_DFFESR_Q_E
.sym 9268 w_TX_Serial
.sym 9269 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 9270 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 9287 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 9308 UART_TX_Inst.r_TX_Data[4]
.sym 9309 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9316 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9318 UART_TX_Inst.r_Bit_Index[0]
.sym 9319 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9320 UART_TX_Inst.r_TX_Data[5]
.sym 9324 w_RX_Byte[7]
.sym 9327 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9328 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9330 w_RX_Byte[5]
.sym 9334 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 9336 w_RX_Byte[4]
.sym 9337 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9347 w_RX_Byte[4]
.sym 9354 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9358 w_RX_Byte[7]
.sym 9367 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9370 w_RX_Byte[5]
.sym 9376 UART_TX_Inst.r_TX_Data[5]
.sym 9377 UART_TX_Inst.r_TX_Data[4]
.sym 9378 UART_TX_Inst.r_Bit_Index[0]
.sym 9379 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9382 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 9383 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9384 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 9385 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9386 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9390 w_RX_DV
.sym 9393 UART_RX_Inst.r_RX_DV_SB_DFFE_Q_E
.sym 9414 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9422 w_RX_Byte[4]
.sym 9424 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9517 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 9518 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 9519 UART_RX_Inst.r_SM_Main[2]
.sym 9543 UART_RX_Inst.r_SM_Main[2]
.sym 9553 w_S2_F
.sym 9555 w_RX_Byte[7]
.sym 9556 w_RX_Byte[6]
.sym 9560 w_RX_Byte[2]
.sym 9562 w_RX_Byte[5]
.sym 9565 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9571 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9573 w_RX_Byte[3]
.sym 9581 w_RX_Byte[4]
.sym 9586 w_RX_Byte[3]
.sym 9587 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9588 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9589 w_RX_Byte[2]
.sym 9605 w_S2_F
.sym 9610 w_RX_Byte[5]
.sym 9611 w_RX_Byte[4]
.sym 9612 w_RX_Byte[7]
.sym 9613 w_RX_Byte[6]
.sym 9633 CLK$SB_IO_IN_$glb_clk
.sym 9635 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 9636 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 9637 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9638 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 9639 w_RX_Byte[4]
.sym 9640 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9641 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 9642 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 9660 w_RX_Byte[4]
.sym 9663 RX$SB_IO_IN
.sym 9669 w_RX_Byte[5]
.sym 9677 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9678 w_RX_Byte[7]
.sym 9679 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 9680 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9681 RX$SB_IO_IN
.sym 9685 w_RX_Byte[5]
.sym 9686 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9689 RX$SB_IO_IN
.sym 9691 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 9694 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9696 UART_RX_Inst.r_Bit_Index[0]
.sym 9697 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 9698 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 9703 w_RX_Byte[6]
.sym 9707 w_RX_Byte[2]
.sym 9715 RX$SB_IO_IN
.sym 9716 w_RX_Byte[5]
.sym 9717 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9718 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 9721 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 9722 RX$SB_IO_IN
.sym 9723 w_RX_Byte[7]
.sym 9724 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9727 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 9728 RX$SB_IO_IN
.sym 9729 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9730 w_RX_Byte[6]
.sym 9733 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 9734 RX$SB_IO_IN
.sym 9735 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9736 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9739 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9741 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 9742 UART_RX_Inst.r_Bit_Index[0]
.sym 9746 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9747 UART_RX_Inst.r_Bit_Index[0]
.sym 9748 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 9751 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9752 w_RX_Byte[2]
.sym 9753 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 9754 RX$SB_IO_IN
.sym 9755 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9756 CLK$SB_IO_IN_$glb_clk
.sym 9760 UART_RX_Inst.r_Bit_Index[2]
.sym 9761 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 9762 UART_RX_Inst.r_Bit_Index[0]
.sym 9763 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 9764 UART_RX_Inst.r_Bit_Index[1]
.sym 9765 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 9773 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 9777 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 9783 w_RX_Byte[7]
.sym 9784 $PACKER_VCC_NET
.sym 9785 w_RX_Byte[6]
.sym 9786 w_RX_Byte[3]
.sym 9787 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 9801 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9802 $PACKER_VCC_NET
.sym 9803 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 9806 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 9808 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9810 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 9811 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 9817 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9819 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 9821 w_RX_Byte[3]
.sym 9823 RX$SB_IO_IN
.sym 9826 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 9827 UART_RX_Inst.r_Bit_Index[0]
.sym 9828 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9831 $nextpnr_ICESTORM_LC_12$O
.sym 9834 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 9837 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 9840 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 9841 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 9843 $nextpnr_ICESTORM_LC_13$I3
.sym 9846 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 9847 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 9849 $nextpnr_ICESTORM_LC_13$COUT
.sym 9852 $PACKER_VCC_NET
.sym 9853 $nextpnr_ICESTORM_LC_13$I3
.sym 9856 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9857 UART_RX_Inst.r_Bit_Index[0]
.sym 9858 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9859 $nextpnr_ICESTORM_LC_13$COUT
.sym 9863 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 9864 RX$SB_IO_IN
.sym 9865 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 9868 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 9869 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 9870 w_RX_Byte[3]
.sym 9871 RX$SB_IO_IN
.sym 9874 UART_RX_Inst.r_Bit_Index[0]
.sym 9875 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 9877 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 9878 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 9879 CLK$SB_IO_IN_$glb_clk
.sym 9882 w_S1_C
.sym 9883 w_S1_E
.sym 9885 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 9887 w_S1_D
.sym 9928 UART_RX_Inst.r_Bit_Index[1]
.sym 9979 UART_RX_Inst.r_Bit_Index[1]
.sym 10005 S1_C$SB_IO_OUT
.sym 10010 S2_E$SB_IO_OUT
.sym 10054 w_S2_G
.sym 10055 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 10056 w_RX_Byte[2]
.sym 10057 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 10058 w_RX_Byte[3]
.sym 10073 w_S2_D
.sym 10084 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 10085 w_RX_Byte[3]
.sym 10086 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 10087 w_RX_Byte[2]
.sym 10090 w_S2_G
.sym 10096 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 10097 w_RX_Byte[3]
.sym 10098 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 10099 w_RX_Byte[2]
.sym 10102 w_RX_Byte[3]
.sym 10103 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 10104 w_RX_Byte[2]
.sym 10105 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 10108 w_S2_D
.sym 10125 CLK$SB_IO_IN_$glb_clk
.sym 10172 S2_G$SB_IO_OUT
.sym 10175 S2_D$SB_IO_OUT
.sym 10183 S2_G$SB_IO_OUT
.sym 10186 S2_D$SB_IO_OUT
.sym 10396 VGA_R2$SB_IO_OUT
.sym 10399 VGA_R2$SB_IO_OUT
.sym 10424 VGA_G2$SB_IO_OUT
.sym 10541 VGA_G2$SB_IO_OUT
.sym 10783 VGA_R2$SB_IO_OUT
.sym 10913 VGA_B0_SB_DFFSR_Q_D
.sym 11006 UART_TX_Inst.r_Clock_Count[1]
.sym 11007 UART_TX_Inst.r_Clock_Count[2]
.sym 11008 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11009 UART_TX_Inst.r_Clock_Count[4]
.sym 11010 UART_TX_Inst.r_Clock_Count[5]
.sym 11011 UART_TX_Inst.r_Clock_Count[6]
.sym 11012 UART_TX_Inst.r_Clock_Count[7]
.sym 11032 VGA_G2$SB_IO_OUT
.sym 11033 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11059 VGA_R0_SB_DFFSR_Q_R
.sym 11073 VGA_B0_SB_DFFSR_Q_D
.sym 11081 VGA_B0_SB_DFFSR_Q_D
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11127 VGA_R0_SB_DFFSR_Q_R
.sym 11129 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 11131 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 11132 UART_TX_Inst.r_Clock_Count[0]
.sym 11133 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 11134 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 11135 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11139 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11152 UART_TX_Inst.TX_SB_DFFESR_Q_R
.sym 11173 UART_TX_Inst.r_Clock_Count[4]
.sym 11174 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 11175 UART_TX_Inst.r_Clock_Count[6]
.sym 11176 UART_TX_Inst.r_Clock_Count[7]
.sym 11180 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11182 UART_TX_Inst.r_Clock_Count[5]
.sym 11196 VGA_B0_SB_DFFSR_Q_D
.sym 11198 VGA_G0_SB_DFFSR_Q_R
.sym 11199 $PACKER_VCC_NET
.sym 11201 $nextpnr_ICESTORM_LC_2$O
.sym 11204 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 11207 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[1]
.sym 11209 UART_TX_Inst.r_Clock_Count[4]
.sym 11213 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 11215 $PACKER_VCC_NET
.sym 11216 UART_TX_Inst.r_Clock_Count[5]
.sym 11219 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[3]
.sym 11221 UART_TX_Inst.r_Clock_Count[6]
.sym 11225 $nextpnr_ICESTORM_LC_3$I3
.sym 11227 UART_TX_Inst.r_Clock_Count[7]
.sym 11231 $nextpnr_ICESTORM_LC_3$COUT
.sym 11234 $PACKER_VCC_NET
.sym 11235 $nextpnr_ICESTORM_LC_3$I3
.sym 11239 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 11241 $nextpnr_ICESTORM_LC_3$COUT
.sym 11247 VGA_B0_SB_DFFSR_Q_D
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11250 VGA_G0_SB_DFFSR_Q_R
.sym 11251 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 11252 UART_TX_Inst.r_SM_Main[0]
.sym 11253 UART_TX_Inst.r_SM_Main[1]
.sym 11254 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 11256 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 11257 UART_TX_Inst.r_SM_Main[2]
.sym 11258 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 11284 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 11294 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11297 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 11302 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11305 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11306 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D_SB_LUT4_I2_I1[1]
.sym 11308 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 11309 UART_TX_Inst.r_SM_Main[0]
.sym 11310 UART_TX_Inst.r_SM_Main[1]
.sym 11311 UART_TX_Inst.r_Bit_Index[0]
.sym 11314 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11317 UART_TX_Inst.r_SM_Main[0]
.sym 11318 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11321 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 11322 UART_TX_Inst.r_SM_Main[2]
.sym 11325 UART_TX_Inst.r_SM_Main[1]
.sym 11326 UART_TX_Inst.r_SM_Main[2]
.sym 11328 UART_TX_Inst.r_SM_Main[0]
.sym 11331 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11333 UART_TX_Inst.r_SM_Main[2]
.sym 11334 UART_TX_Inst.r_SM_Main[0]
.sym 11338 UART_TX_Inst.r_SM_Main[2]
.sym 11339 UART_TX_Inst.r_SM_Main[1]
.sym 11340 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 11345 UART_TX_Inst.r_Bit_Index[0]
.sym 11349 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 11350 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D_SB_LUT4_I2_I1[1]
.sym 11351 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 11352 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 11355 UART_TX_Inst.r_SM_Main[2]
.sym 11357 UART_TX_Inst.r_SM_Main[0]
.sym 11358 UART_TX_Inst.r_SM_Main[1]
.sym 11361 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11362 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11364 UART_TX_Inst.r_Bit_Index[0]
.sym 11367 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 11368 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11369 UART_TX_Inst.r_Bit_Index[0]
.sym 11370 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 11371 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11373 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11378 w_TX_Active
.sym 11379 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_E
.sym 11380 TX$SB_IO_OUT
.sym 11387 UART_TX_Inst.r_SM_Main[2]
.sym 11390 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11402 UART_RX_Inst.r_SM_Main[2]
.sym 11403 TX$SB_IO_OUT
.sym 11409 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11416 UART_TX_Inst.r_SM_Main[0]
.sym 11417 UART_TX_Inst.TX_SB_DFFESR_Q_E
.sym 11421 UART_TX_Inst.r_SM_Main[2]
.sym 11422 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 11424 w_RX_DV
.sym 11425 UART_TX_Inst.r_SM_Main[1]
.sym 11427 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 11428 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11435 UART_TX_Inst.TX_SB_DFFESR_Q_R
.sym 11444 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 11448 UART_TX_Inst.r_SM_Main[2]
.sym 11449 UART_TX_Inst.r_SM_Main[0]
.sym 11451 UART_TX_Inst.r_SM_Main[1]
.sym 11457 UART_TX_Inst.r_SM_Main[2]
.sym 11460 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 11461 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 11462 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 11463 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 11466 UART_TX_Inst.r_SM_Main[0]
.sym 11467 UART_TX_Inst.r_SM_Main[2]
.sym 11468 UART_TX_Inst.r_SM_Main[1]
.sym 11469 w_RX_DV
.sym 11473 UART_TX_Inst.r_SM_Main[0]
.sym 11474 UART_TX_Inst.r_SM_Main[2]
.sym 11475 UART_TX_Inst.r_SM_Main[1]
.sym 11494 UART_TX_Inst.TX_SB_DFFESR_Q_E
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11496 UART_TX_Inst.TX_SB_DFFESR_Q_R
.sym 11513 UART_TX_Inst.TX_SB_DFFESR_Q_E
.sym 11527 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 11529 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 11540 UART_RX_Inst.r_RX_DV_SB_DFFE_Q_E
.sym 11552 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 11554 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11580 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11595 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11596 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 11617 UART_RX_Inst.r_RX_DV_SB_DFFE_Q_E
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 11621 UART_RX_Inst.r_Clock_Count[1]
.sym 11622 UART_RX_Inst.r_Clock_Count[2]
.sym 11623 UART_RX_Inst.r_Clock_Count[3]
.sym 11624 UART_RX_Inst.r_Clock_Count[4]
.sym 11625 UART_RX_Inst.r_Clock_Count[5]
.sym 11626 UART_RX_Inst.r_Clock_Count[6]
.sym 11627 UART_RX_Inst.r_Clock_Count[7]
.sym 11636 UART_RX_Inst.r_RX_DV_SB_DFFE_Q_E
.sym 11646 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 11647 UART_RX_Inst.r_SM_Main[1]
.sym 11648 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11650 UART_RX_Inst.r_SM_Main[2]
.sym 11655 UART_RX_Inst.r_SM_Main[0]
.sym 11667 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 11670 $PACKER_VCC_NET
.sym 11671 UART_RX_Inst.r_SM_Main[1]
.sym 11674 UART_RX_Inst.r_SM_Main[2]
.sym 11679 UART_RX_Inst.r_SM_Main[0]
.sym 11681 UART_RX_Inst.r_Clock_Count[4]
.sym 11682 UART_RX_Inst.r_Clock_Count[5]
.sym 11684 UART_RX_Inst.r_Clock_Count[7]
.sym 11688 UART_RX_Inst.r_Clock_Count[3]
.sym 11691 UART_RX_Inst.r_Clock_Count[6]
.sym 11692 UART_RX_Inst.r_SM_Main[2]
.sym 11693 $nextpnr_ICESTORM_LC_19$O
.sym 11696 UART_RX_Inst.r_Clock_Count[3]
.sym 11699 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[1]
.sym 11701 UART_RX_Inst.r_Clock_Count[4]
.sym 11705 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[2]
.sym 11707 UART_RX_Inst.r_Clock_Count[5]
.sym 11708 $PACKER_VCC_NET
.sym 11711 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[3]
.sym 11714 UART_RX_Inst.r_Clock_Count[6]
.sym 11717 $nextpnr_ICESTORM_LC_20$I3
.sym 11719 UART_RX_Inst.r_Clock_Count[7]
.sym 11723 $nextpnr_ICESTORM_LC_20$COUT
.sym 11725 $PACKER_VCC_NET
.sym 11727 $nextpnr_ICESTORM_LC_20$I3
.sym 11730 UART_RX_Inst.r_SM_Main[0]
.sym 11731 UART_RX_Inst.r_SM_Main[1]
.sym 11732 UART_RX_Inst.r_SM_Main[2]
.sym 11733 $nextpnr_ICESTORM_LC_20$COUT
.sym 11739 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 11741 CLK$SB_IO_IN_$glb_clk
.sym 11742 UART_RX_Inst.r_SM_Main[2]
.sym 11743 UART_RX_Inst.r_Clock_Count[0]
.sym 11744 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 11745 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 11746 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11747 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 11748 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 11749 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 11750 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 11756 $PACKER_VCC_NET
.sym 11775 RX$SB_IO_IN
.sym 11786 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11788 UART_RX_Inst.r_Bit_Index[0]
.sym 11789 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 11791 UART_RX_Inst.r_SM_Main[2]
.sym 11797 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11799 UART_RX_Inst.r_SM_Main[2]
.sym 11801 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 11802 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 11803 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 11804 w_RX_Byte[4]
.sym 11805 UART_RX_Inst.r_SM_Main[0]
.sym 11807 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 11808 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11809 UART_RX_Inst.r_SM_Main[1]
.sym 11813 RX$SB_IO_IN
.sym 11819 UART_RX_Inst.r_SM_Main[1]
.sym 11820 UART_RX_Inst.r_SM_Main[0]
.sym 11823 UART_RX_Inst.r_SM_Main[2]
.sym 11825 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 11826 UART_RX_Inst.r_SM_Main[1]
.sym 11831 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11836 UART_RX_Inst.r_SM_Main[2]
.sym 11837 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11841 RX$SB_IO_IN
.sym 11843 w_RX_Byte[4]
.sym 11844 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 11847 UART_RX_Inst.r_SM_Main[0]
.sym 11848 UART_RX_Inst.r_SM_Main[2]
.sym 11849 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 11850 UART_RX_Inst.r_SM_Main[1]
.sym 11853 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11854 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 11855 UART_RX_Inst.r_SM_Main[2]
.sym 11859 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 11860 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 11861 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 11862 UART_RX_Inst.r_Bit_Index[0]
.sym 11863 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11864 CLK$SB_IO_IN_$glb_clk
.sym 11867 UART_RX_Inst.r_SM_Main[1]
.sym 11868 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 11871 UART_RX_Inst.r_SM_Main[0]
.sym 11872 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 11873 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 11880 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11888 w_RX_Byte[4]
.sym 11909 UART_RX_Inst.r_Bit_Index[2]
.sym 11912 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11913 UART_RX_Inst.r_Bit_Index[1]
.sym 11918 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 11919 UART_RX_Inst.r_Bit_Index[0]
.sym 11920 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11921 UART_RX_Inst.r_Bit_Index[1]
.sym 11929 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 11934 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11939 $nextpnr_ICESTORM_LC_7$O
.sym 11941 UART_RX_Inst.r_Bit_Index[0]
.sym 11945 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11947 UART_RX_Inst.r_Bit_Index[1]
.sym 11954 UART_RX_Inst.r_Bit_Index[2]
.sym 11955 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11960 UART_RX_Inst.r_Bit_Index[0]
.sym 11964 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 11970 UART_RX_Inst.r_Bit_Index[0]
.sym 11971 UART_RX_Inst.r_Bit_Index[1]
.sym 11972 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 11973 UART_RX_Inst.r_Bit_Index[2]
.sym 11977 UART_RX_Inst.r_Bit_Index[0]
.sym 11979 UART_RX_Inst.r_Bit_Index[1]
.sym 11982 UART_RX_Inst.r_Bit_Index[1]
.sym 11983 UART_RX_Inst.r_Bit_Index[2]
.sym 11984 UART_RX_Inst.r_Bit_Index[0]
.sym 11985 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 11986 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_E
.sym 11987 CLK$SB_IO_IN_$glb_clk
.sym 11988 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R
.sym 11994 S1_E$SB_IO_OUT
.sym 12001 UART_RX_Inst.r_SM_Main[2]
.sym 12016 S1_E$SB_IO_OUT
.sym 12032 UART_RX_Inst.r_Bit_Index[2]
.sym 12035 w_RX_Byte[7]
.sym 12037 w_RX_Byte[6]
.sym 12038 w_RX_Byte[4]
.sym 12041 w_RX_Byte[5]
.sym 12043 w_RX_Byte[7]
.sym 12045 w_RX_Byte[6]
.sym 12069 w_RX_Byte[7]
.sym 12070 w_RX_Byte[5]
.sym 12071 w_RX_Byte[4]
.sym 12072 w_RX_Byte[6]
.sym 12075 w_RX_Byte[5]
.sym 12076 w_RX_Byte[4]
.sym 12077 w_RX_Byte[7]
.sym 12078 w_RX_Byte[6]
.sym 12087 UART_RX_Inst.r_Bit_Index[2]
.sym 12099 w_RX_Byte[5]
.sym 12100 w_RX_Byte[4]
.sym 12101 w_RX_Byte[7]
.sym 12102 w_RX_Byte[6]
.sym 12110 CLK$SB_IO_IN_$glb_clk
.sym 12116 S1_D$SB_IO_OUT
.sym 12131 RX$SB_IO_IN
.sym 12154 w_S1_C
.sym 12156 w_S2_E
.sym 12192 w_S1_C
.sym 12223 w_S2_E
.sym 12280 S2_E$SB_IO_OUT
.sym 12283 S1_C$SB_IO_OUT
.sym 12290 S1_C$SB_IO_OUT
.sym 12295 S2_E$SB_IO_OUT
.sym 12310 VGA_R2$SB_IO_OUT
.sym 12313 VGA_G2$SB_IO_OUT
.sym 12323 VGA_R2$SB_IO_OUT
.sym 12327 VGA_G2$SB_IO_OUT
.sym 12367 VGA_R2$SB_IO_OUT
.sym 12894 VGA_B2$SB_IO_OUT
.sym 13159 UART_TX_Inst.r_Clock_Count[0]
.sym 13160 UART_TX_Inst.r_Clock_Count[5]
.sym 13162 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13166 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13168 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13170 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13173 UART_TX_Inst.r_Clock_Count[2]
.sym 13175 UART_TX_Inst.r_Clock_Count[4]
.sym 13177 UART_TX_Inst.r_Clock_Count[6]
.sym 13178 UART_TX_Inst.r_Clock_Count[7]
.sym 13180 UART_TX_Inst.r_Clock_Count[1]
.sym 13182 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13187 $nextpnr_ICESTORM_LC_16$O
.sym 13190 UART_TX_Inst.r_Clock_Count[0]
.sym 13193 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 13194 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13195 UART_TX_Inst.r_Clock_Count[1]
.sym 13197 UART_TX_Inst.r_Clock_Count[0]
.sym 13199 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 13200 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13202 UART_TX_Inst.r_Clock_Count[2]
.sym 13203 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 13205 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 13206 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13207 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13209 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 13211 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13212 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13214 UART_TX_Inst.r_Clock_Count[4]
.sym 13215 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 13217 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 13218 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13220 UART_TX_Inst.r_Clock_Count[5]
.sym 13221 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13223 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 13224 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13226 UART_TX_Inst.r_Clock_Count[6]
.sym 13227 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 13230 UART_TX_Inst.r_Clock_Count[7]
.sym 13232 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13233 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 13234 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13236 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13279 UART_TX_Inst.r_Clock_Count[1]
.sym 13281 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13282 UART_TX_Inst.r_Clock_Count[0]
.sym 13284 UART_TX_Inst.r_SM_Main[2]
.sym 13285 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13287 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13288 UART_TX_Inst.r_Clock_Count[2]
.sym 13289 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13290 UART_TX_Inst.r_Clock_Count[4]
.sym 13291 UART_TX_Inst.r_Clock_Count[5]
.sym 13292 UART_TX_Inst.r_Clock_Count[6]
.sym 13293 UART_TX_Inst.r_Clock_Count[7]
.sym 13300 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13304 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13305 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13307 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13309 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13317 UART_TX_Inst.r_Clock_Count[2]
.sym 13318 UART_TX_Inst.r_Clock_Count[7]
.sym 13319 UART_TX_Inst.r_Clock_Count[1]
.sym 13320 UART_TX_Inst.r_Clock_Count[0]
.sym 13330 UART_TX_Inst.r_SM_Main[2]
.sym 13335 UART_TX_Inst.r_Clock_Count[0]
.sym 13337 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 13343 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13347 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 13348 UART_TX_Inst.r_Clock_Count[4]
.sym 13349 UART_TX_Inst.r_Clock_Count[5]
.sym 13350 UART_TX_Inst.r_Clock_Count[6]
.sym 13353 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13354 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13355 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13356 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13357 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13359 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13402 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13403 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13405 UART_TX_Inst.r_SM_Main[2]
.sym 13406 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 13409 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 13410 UART_TX_Inst.r_SM_Main[0]
.sym 13413 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[2]
.sym 13415 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13416 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13417 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13423 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 13427 UART_TX_Inst.r_SM_Main[1]
.sym 13428 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 13431 UART_TX_Inst.r_SM_Main[2]
.sym 13435 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13436 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13437 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13440 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 13441 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 13442 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[2]
.sym 13446 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 13447 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 13448 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 13452 UART_TX_Inst.r_SM_Main[1]
.sym 13453 UART_TX_Inst.r_SM_Main[0]
.sym 13454 UART_TX_Inst.r_SM_Main[2]
.sym 13464 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 13465 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 13466 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 13470 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 13476 UART_TX_Inst.r_SM_Main[1]
.sym 13477 UART_TX_Inst.r_SM_Main[0]
.sym 13478 UART_TX_Inst.r_SM_Main[2]
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13482 UART_TX_Inst.r_SM_Main[2]
.sym 13526 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_E
.sym 13529 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 13534 w_TX_Serial
.sym 13535 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 13544 w_TX_Active
.sym 13553 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 13581 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 13587 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 13590 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 13595 w_TX_Active
.sym 13596 w_TX_Serial
.sym 13603 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_E
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13620 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_E
.sym 13630 UART_RX_Inst.r_Clock_Count[0]
.sym 13632 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13770 UART_RX_Inst.r_Clock_Count[0]
.sym 13771 UART_RX_Inst.r_Clock_Count[1]
.sym 13772 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13773 UART_RX_Inst.r_Clock_Count[3]
.sym 13774 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13775 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13776 UART_RX_Inst.r_Clock_Count[6]
.sym 13782 UART_RX_Inst.r_Clock_Count[4]
.sym 13783 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13785 UART_RX_Inst.r_Clock_Count[7]
.sym 13790 UART_RX_Inst.r_Clock_Count[0]
.sym 13791 UART_RX_Inst.r_Clock_Count[5]
.sym 13796 UART_RX_Inst.r_Clock_Count[2]
.sym 13802 $nextpnr_ICESTORM_LC_15$O
.sym 13805 UART_RX_Inst.r_Clock_Count[0]
.sym 13808 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13809 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13811 UART_RX_Inst.r_Clock_Count[1]
.sym 13812 UART_RX_Inst.r_Clock_Count[0]
.sym 13814 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13815 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13816 UART_RX_Inst.r_Clock_Count[2]
.sym 13818 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13820 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13821 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13823 UART_RX_Inst.r_Clock_Count[3]
.sym 13824 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13826 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13827 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13828 UART_RX_Inst.r_Clock_Count[4]
.sym 13830 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13832 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 13833 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13835 UART_RX_Inst.r_Clock_Count[5]
.sym 13836 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13838 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 13839 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13841 UART_RX_Inst.r_Clock_Count[6]
.sym 13842 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 13846 UART_RX_Inst.r_Clock_Count[7]
.sym 13847 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13848 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 13849 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13850 CLK$SB_IO_IN_$glb_clk
.sym 13851 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13870 TX$SB_IO_OUT
.sym 13894 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13895 UART_RX_Inst.r_Clock_Count[2]
.sym 13896 UART_RX_Inst.r_Clock_Count[3]
.sym 13897 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13898 UART_RX_Inst.r_Clock_Count[5]
.sym 13899 UART_RX_Inst.r_Clock_Count[6]
.sym 13900 UART_RX_Inst.r_Clock_Count[7]
.sym 13902 UART_RX_Inst.r_Clock_Count[1]
.sym 13903 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13904 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13905 UART_RX_Inst.r_Clock_Count[4]
.sym 13906 UART_RX_Inst.r_SM_Main[0]
.sym 13908 UART_RX_Inst.r_SM_Main[1]
.sym 13909 UART_RX_Inst.r_Clock_Count[0]
.sym 13912 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13914 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13915 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13916 UART_RX_Inst.r_SM_Main[2]
.sym 13918 RX$SB_IO_IN
.sym 13922 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13924 UART_RX_Inst.r_SM_Main[2]
.sym 13928 UART_RX_Inst.r_Clock_Count[0]
.sym 13929 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 13932 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 13933 UART_RX_Inst.r_SM_Main[2]
.sym 13934 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13935 RX$SB_IO_IN
.sym 13938 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13940 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13944 UART_RX_Inst.r_SM_Main[2]
.sym 13945 UART_RX_Inst.r_SM_Main[1]
.sym 13947 UART_RX_Inst.r_SM_Main[0]
.sym 13950 UART_RX_Inst.r_Clock_Count[6]
.sym 13951 UART_RX_Inst.r_Clock_Count[4]
.sym 13952 UART_RX_Inst.r_Clock_Count[1]
.sym 13953 UART_RX_Inst.r_Clock_Count[7]
.sym 13956 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13957 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13958 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13959 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13962 UART_RX_Inst.r_Clock_Count[0]
.sym 13963 UART_RX_Inst.r_Clock_Count[3]
.sym 13964 UART_RX_Inst.r_Clock_Count[2]
.sym 13965 UART_RX_Inst.r_Clock_Count[5]
.sym 13968 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13969 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 13971 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 13972 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 13973 CLK$SB_IO_IN_$glb_clk
.sym 13974 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 13991 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_E
.sym 14017 UART_RX_Inst.r_SM_Main[1]
.sym 14018 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14019 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14021 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 14023 UART_RX_Inst.r_SM_Main[2]
.sym 14027 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 14028 RX$SB_IO_IN
.sym 14029 UART_RX_Inst.r_SM_Main[2]
.sym 14030 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 14031 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 14034 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 14041 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14045 UART_RX_Inst.r_SM_Main[0]
.sym 14047 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14055 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 14056 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14057 RX$SB_IO_IN
.sym 14058 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 14061 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 14062 UART_RX_Inst.r_SM_Main[1]
.sym 14063 UART_RX_Inst.r_SM_Main[0]
.sym 14064 RX$SB_IO_IN
.sym 14079 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 14080 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 14081 UART_RX_Inst.r_SM_Main[2]
.sym 14082 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 14086 UART_RX_Inst.r_SM_Main[1]
.sym 14087 UART_RX_Inst.r_SM_Main[0]
.sym 14088 UART_RX_Inst.r_SM_Main[2]
.sym 14091 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 14094 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 14096 CLK$SB_IO_IN_$glb_clk
.sym 14097 UART_RX_Inst.r_SM_Main[2]
.sym 14141 w_S1_E
.sym 14203 w_S1_E
.sym 14239 RX$SB_IO_IN
.sym 14292 w_S1_D
.sym 14322 w_S1_D
.sym 14389 S1_D$SB_IO_OUT
.sym 14392 S1_E$SB_IO_OUT
.sym 14402 S1_D$SB_IO_OUT
.sym 14408 S1_E$SB_IO_OUT
.sym 14422 VGA_R2$SB_IO_OUT
.sym 14440 VGA_R2$SB_IO_OUT
.sym 14871 VGA_B2$SB_IO_OUT
.sym 18209 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 18639 VGA_R2$SB_IO_OUT
.sym 18657 VGA_R2$SB_IO_OUT
.sym 20566 RX$SB_IO_IN
.sym 20745 VGA_B2$SB_IO_OUT
.sym 20748 VGA_B2$SB_IO_OUT
.sym 20757 VGA_B2$SB_IO_OUT
.sym 20765 VGA_B2$SB_IO_OUT
.sym 20805 VGA_B2$SB_IO_OUT
.sym 22055 TX$SB_IO_OUT
.sym 22362 RX$SB_IO_IN
.sym 22972 VGA_B2$SB_IO_OUT
.sym 26794 RX$SB_IO_IN
.sym 27575 TX$SB_IO_OUT
.sym 27634 TX$SB_IO_OUT
.sym 27645 TX$SB_IO_OUT
.sym 27843 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 27848 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27851 $PACKER_VCC_NET
.sym 27852 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27856 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27859 $PACKER_VCC_NET
.sym 27860 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27861 w_CountRow[5]
.sym 27863 $PACKER_VCC_NET
.sym 27864 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27865 w_CountRow[6]
.sym 27867 $PACKER_VCC_NET
.sym 27868 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27869 w_CountRow[7]
.sym 27871 $PACKER_VCC_NET
.sym 27872 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27873 w_CountRow[8]
.sym 27876 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27877 w_CountRow[9]
.sym 27878 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 27879 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 27880 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 27881 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 27882 w_CountRow[2]
.sym 27883 w_CountRow[4]
.sym 27884 w_CountRow[1]
.sym 27885 w_CountRow[9]
.sym 27890 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 27894 w_CountRow[3]
.sym 27895 w_CountRow[6]
.sym 27896 w_CountRow[8]
.sym 27897 w_CountRow[0]
.sym 27901 w_CountRow[0]
.sym 27907 w_CountRow[0]
.sym 27912 w_CountRow[1]
.sym 27916 w_CountRow[2]
.sym 27917 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 27920 w_CountRow[3]
.sym 27921 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 27924 w_CountRow[4]
.sym 27925 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 27928 w_CountRow[5]
.sym 27929 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 27932 w_CountRow[6]
.sym 27933 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 27936 w_CountRow[7]
.sym 27937 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 27940 w_CountRow[8]
.sym 27941 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 27944 w_CountRow[9]
.sym 27945 PulseInst.o_CountRow_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 27956 w_CountRow[5]
.sym 27957 w_CountRow[7]
.sym 27961 PulseInst.o_CountRow_SB_DFFESR_Q_R[7]
.sym 27971 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 27975 w_CountCol[3]
.sym 27979 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 27980 $PACKER_VCC_NET
.sym 27983 w_CountCol[5]
.sym 27987 w_CountCol[6]
.sym 27991 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 27995 w_CountCol[8]
.sym 27996 $PACKER_VCC_NET
.sym 27999 w_CountCol[9]
.sym 28002 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28003 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28004 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28005 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28006 w_CountCol[1]
.sym 28007 w_CountCol[8]
.sym 28008 w_CountCol[6]
.sym 28009 w_CountCol[5]
.sym 28016 w_CountCol[1]
.sym 28017 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28023 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28024 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28025 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28035 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28039 w_CountCol[1]
.sym 28040 $PACKER_VCC_NET
.sym 28043 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28044 $PACKER_VCC_NET
.sym 28047 w_CountCol[3]
.sym 28048 $PACKER_VCC_NET
.sym 28051 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28055 w_CountCol[5]
.sym 28056 $PACKER_VCC_NET
.sym 28059 w_CountCol[6]
.sym 28060 $PACKER_VCC_NET
.sym 28063 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28067 w_CountCol[8]
.sym 28068 $PACKER_VCC_NET
.sym 28071 w_CountCol[9]
.sym 28075 $PACKER_VCC_NET
.sym 28077 $nextpnr_ICESTORM_LC_11$I3
.sym 28080 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28081 $nextpnr_ICESTORM_LC_11$COUT
.sym 28082 w_RX_Byte[5]
.sym 28083 w_RX_Byte[7]
.sym 28084 w_RX_Byte[6]
.sym 28085 w_RX_Byte[4]
.sym 28098 w_RX_Byte[5]
.sym 28099 w_RX_Byte[7]
.sym 28100 w_RX_Byte[4]
.sym 28101 w_RX_Byte[6]
.sym 28102 w_RX_Byte[4]
.sym 28103 w_RX_Byte[5]
.sym 28104 w_RX_Byte[7]
.sym 28105 w_RX_Byte[6]
.sym 28106 w_RX_Byte[5]
.sym 28107 w_RX_Byte[6]
.sym 28108 w_RX_Byte[4]
.sym 28109 w_RX_Byte[7]
.sym 28117 w_S1_F
.sym 28125 w_S1_G
.sym 28129 w_S1_A
.sym 28165 w_S2_A
.sym 28245 VGA_VS_SB_LUT4_O_I3
.sym 28313 VGA_HS_SB_LUT4_O_I3
.sym 28372 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 28373 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 28387 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 28391 $PACKER_VCC_NET
.sym 28392 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28393 w_CountRow[1]
.sym 28396 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28397 w_CountRow[2]
.sym 28399 $PACKER_VCC_NET
.sym 28400 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28401 w_CountRow[3]
.sym 28404 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28405 w_CountRow[4]
.sym 28407 $PACKER_VCC_NET
.sym 28408 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28411 $PACKER_VCC_NET
.sym 28412 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28415 $PACKER_VCC_NET
.sym 28416 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28419 $PACKER_VCC_NET
.sym 28420 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28424 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28427 $PACKER_VCC_NET
.sym 28429 $nextpnr_ICESTORM_LC_5$I3
.sym 28430 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 28431 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 28432 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 28433 $nextpnr_ICESTORM_LC_5$COUT
.sym 28444 w_CountRow[1]
.sym 28445 w_CountRow[0]
.sym 28451 w_CountRow[2]
.sym 28455 w_CountRow[3]
.sym 28459 w_CountRow[4]
.sym 28460 $PACKER_VCC_NET
.sym 28463 w_CountRow[5]
.sym 28464 $PACKER_VCC_NET
.sym 28467 w_CountRow[6]
.sym 28468 $PACKER_VCC_NET
.sym 28471 w_CountRow[7]
.sym 28472 $PACKER_VCC_NET
.sym 28475 w_CountRow[8]
.sym 28476 $PACKER_VCC_NET
.sym 28479 w_CountRow[9]
.sym 28485 $nextpnr_ICESTORM_LC_18$I3
.sym 28515 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28520 w_CountCol[1]
.sym 28524 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28525 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28528 w_CountCol[3]
.sym 28529 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 28532 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28533 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 28536 w_CountCol[5]
.sym 28537 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 28540 w_CountCol[6]
.sym 28541 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 28544 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28545 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 28548 w_CountCol[8]
.sym 28549 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 28552 w_CountCol[9]
.sym 28553 PulseInst.o_CountCol_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 28555 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28556 w_CountCol[3]
.sym 28557 w_CountCol[9]
.sym 28561 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28562 w_CountCol[5]
.sym 28563 w_CountCol[6]
.sym 28564 w_CountCol[1]
.sym 28565 w_CountCol[8]
.sym 28570 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28571 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 28572 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 28573 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 28577 w_CountCol[5]
.sym 28579 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3[0]
.sym 28584 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[1]
.sym 28585 w_CountCol[6]
.sym 28588 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[2]
.sym 28589 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28591 $PACKER_VCC_NET
.sym 28592 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 28593 w_CountCol[8]
.sym 28595 $PACKER_VCC_NET
.sym 28596 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 28597 w_CountCol[9]
.sym 28599 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28600 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28601 VGA_B0_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28605 w_S1_B
.sym 28674 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28675 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28676 w_RX_Byte[2]
.sym 28677 w_RX_Byte[3]
.sym 28681 w_S2_C
.sym 28693 w_S2_B
.sym 28694 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28695 w_RX_Byte[3]
.sym 28696 w_RX_Byte[2]
.sym 28697 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28702 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28703 w_RX_Byte[3]
.sym 28704 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28705 w_RX_Byte[2]
.sym 28911 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28912 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 28913 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28915 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 28916 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28917 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28921 VGA_G0_SB_DFFSR_Q_R
.sym 28926 VGA_B0_SB_DFFSR_Q_D
.sym 28931 UART_TX_Inst.r_Bit_Index[0]
.sym 28936 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 28940 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28941 UART_TX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28944 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 28945 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 28947 w_RX_Byte[2]
.sym 28948 w_RX_Byte[3]
.sym 28949 VGA_G0_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 28950 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 28951 w_RX_Byte[2]
.sym 28952 w_RX_Byte[3]
.sym 28953 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 28956 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 28957 UART_TX_Inst.r_Bit_Index[0]
.sym 28962 w_RX_Byte[2]
.sym 28970 w_RX_Byte[3]
.sym 28974 UART_TX_Inst.r_TX_Data[3]
.sym 28975 UART_TX_Inst.r_TX_Data[7]
.sym 28976 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28977 UART_TX_Inst.r_Bit_Index[0]
.sym 28978 w_RX_Byte[6]
.sym 28982 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 28983 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 28984 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 28985 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 28990 UART_TX_Inst.r_TX_Data[2]
.sym 28991 UART_TX_Inst.r_TX_Data[6]
.sym 28992 UART_TX_Inst.r_Bit_Index[0]
.sym 28993 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28998 w_RX_Byte[4]
.sym 29002 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29006 w_RX_Byte[7]
.sym 29010 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29014 w_RX_Byte[5]
.sym 29018 UART_TX_Inst.r_TX_Data[4]
.sym 29019 UART_TX_Inst.r_TX_Data[5]
.sym 29020 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29021 UART_TX_Inst.r_Bit_Index[0]
.sym 29022 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 29023 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29024 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29025 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29058 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29059 w_RX_Byte[2]
.sym 29060 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29061 w_RX_Byte[3]
.sym 29073 w_S2_F
.sym 29074 w_RX_Byte[6]
.sym 29075 w_RX_Byte[7]
.sym 29076 w_RX_Byte[4]
.sym 29077 w_RX_Byte[5]
.sym 29094 RX$SB_IO_IN
.sym 29095 w_RX_Byte[5]
.sym 29096 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29097 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 29098 RX$SB_IO_IN
.sym 29099 w_RX_Byte[7]
.sym 29100 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29101 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 29102 RX$SB_IO_IN
.sym 29103 w_RX_Byte[6]
.sym 29104 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29105 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 29106 RX$SB_IO_IN
.sym 29107 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29108 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_6_D_SB_LUT4_O_I2[2]
.sym 29109 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29111 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 29112 UART_RX_Inst.r_Bit_Index[0]
.sym 29113 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29115 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 29116 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29117 UART_RX_Inst.r_Bit_Index[0]
.sym 29118 RX$SB_IO_IN
.sym 29119 w_RX_Byte[2]
.sym 29120 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_5_D_SB_LUT4_O_I2[3]
.sym 29121 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29123 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 29128 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[1]
.sym 29129 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 29132 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_I2[2]
.sym 29133 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[2]
.sym 29135 $PACKER_VCC_NET
.sym 29137 $nextpnr_ICESTORM_LC_13$I3
.sym 29138 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29139 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29140 UART_RX_Inst.r_Bit_Index[0]
.sym 29141 $nextpnr_ICESTORM_LC_13$COUT
.sym 29143 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29144 RX$SB_IO_IN
.sym 29145 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_7_D_SB_LUT4_O_I3[2]
.sym 29146 RX$SB_IO_IN
.sym 29147 w_RX_Byte[3]
.sym 29148 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 29149 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29151 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 29152 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29153 UART_RX_Inst.r_Bit_Index[0]
.sym 29173 UART_RX_Inst.r_Bit_Index[1]
.sym 29190 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29191 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29192 w_RX_Byte[3]
.sym 29193 w_RX_Byte[2]
.sym 29197 w_S2_G
.sym 29198 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29199 w_RX_Byte[3]
.sym 29200 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29201 w_RX_Byte[2]
.sym 29202 w_RX_Byte[3]
.sym 29203 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 29204 VGA_B0_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 29205 w_RX_Byte[2]
.sym 29209 w_S2_D
.sym 29410 VGA_B0_SB_DFFSR_Q_D
.sym 29443 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29447 UART_TX_Inst.r_Clock_Count[4]
.sym 29451 UART_TX_Inst.r_Clock_Count[5]
.sym 29452 $PACKER_VCC_NET
.sym 29455 UART_TX_Inst.r_Clock_Count[6]
.sym 29459 UART_TX_Inst.r_Clock_Count[7]
.sym 29463 $PACKER_VCC_NET
.sym 29465 $nextpnr_ICESTORM_LC_3$I3
.sym 29468 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 29469 $nextpnr_ICESTORM_LC_3$COUT
.sym 29470 VGA_B0_SB_DFFSR_Q_D
.sym 29475 UART_TX_Inst.r_SM_Main[0]
.sym 29476 UART_TX_Inst.r_SM_Main[2]
.sym 29477 UART_TX_Inst.r_SM_Main[1]
.sym 29479 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29480 UART_TX_Inst.r_SM_Main[0]
.sym 29481 UART_TX_Inst.r_SM_Main[2]
.sym 29483 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 29484 UART_TX_Inst.r_SM_Main[2]
.sym 29485 UART_TX_Inst.r_SM_Main[1]
.sym 29489 UART_TX_Inst.r_Bit_Index[0]
.sym 29490 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 29491 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D_SB_LUT4_I2_I1[1]
.sym 29492 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 29493 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[4]
.sym 29495 UART_TX_Inst.r_SM_Main[2]
.sym 29496 UART_TX_Inst.r_SM_Main[1]
.sym 29497 UART_TX_Inst.r_SM_Main[0]
.sym 29499 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29500 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29501 UART_TX_Inst.r_Bit_Index[0]
.sym 29502 UART_TX_Inst.r_Bit_Index[0]
.sym 29503 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 29504 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29505 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 29507 UART_TX_Inst.r_SM_Main[1]
.sym 29508 UART_TX_Inst.r_SM_Main[0]
.sym 29509 UART_TX_Inst.r_SM_Main[2]
.sym 29513 UART_TX_Inst.r_SM_Main[2]
.sym 29514 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 29515 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 29516 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 29517 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 29518 UART_TX_Inst.r_SM_Main[0]
.sym 29519 UART_TX_Inst.r_SM_Main[1]
.sym 29520 UART_TX_Inst.r_SM_Main[2]
.sym 29521 w_RX_DV
.sym 29523 UART_TX_Inst.r_SM_Main[2]
.sym 29524 UART_TX_Inst.r_SM_Main[1]
.sym 29525 UART_TX_Inst.r_SM_Main[0]
.sym 29542 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29556 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 29557 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29571 UART_RX_Inst.r_Clock_Count[3]
.sym 29575 UART_RX_Inst.r_Clock_Count[4]
.sym 29579 UART_RX_Inst.r_Clock_Count[5]
.sym 29580 $PACKER_VCC_NET
.sym 29583 UART_RX_Inst.r_Clock_Count[6]
.sym 29587 UART_RX_Inst.r_Clock_Count[7]
.sym 29591 $PACKER_VCC_NET
.sym 29593 $nextpnr_ICESTORM_LC_20$I3
.sym 29594 UART_RX_Inst.r_SM_Main[2]
.sym 29595 UART_RX_Inst.r_SM_Main[0]
.sym 29596 UART_RX_Inst.r_SM_Main[1]
.sym 29597 $nextpnr_ICESTORM_LC_20$COUT
.sym 29598 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D[2]
.sym 29604 UART_RX_Inst.r_SM_Main[1]
.sym 29605 UART_RX_Inst.r_SM_Main[0]
.sym 29607 UART_RX_Inst.r_SM_Main[2]
.sym 29608 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 29609 UART_RX_Inst.r_SM_Main[1]
.sym 29613 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29616 UART_RX_Inst.r_SM_Main[2]
.sym 29617 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29619 w_RX_Byte[4]
.sym 29620 RX$SB_IO_IN
.sym 29621 UART_RX_Inst.r_RX_Byte_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 29622 UART_RX_Inst.r_SM_Main[0]
.sym 29623 UART_RX_Inst.r_SM_Main[2]
.sym 29624 UART_RX_Inst.r_SM_Main[1]
.sym 29625 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 29627 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29628 UART_RX_Inst.r_SM_Main[2]
.sym 29629 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29630 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_CARRY_CI_CO[10]
.sym 29631 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 29632 UART_RX_Inst.r_Bit_Index[0]
.sym 29633 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 29635 UART_RX_Inst.r_Bit_Index[0]
.sym 29640 UART_RX_Inst.r_Bit_Index[1]
.sym 29644 UART_RX_Inst.r_Bit_Index[2]
.sym 29645 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29649 UART_RX_Inst.r_Bit_Index[0]
.sym 29650 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_2_D[0]
.sym 29654 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 29655 UART_RX_Inst.r_Bit_Index[0]
.sym 29656 UART_RX_Inst.r_Bit_Index[1]
.sym 29657 UART_RX_Inst.r_Bit_Index[2]
.sym 29660 UART_RX_Inst.r_Bit_Index[1]
.sym 29661 UART_RX_Inst.r_Bit_Index[0]
.sym 29662 UART_RX_Inst.r_Bit_Index[2]
.sym 29663 UART_RX_Inst.r_Bit_Index[0]
.sym 29664 UART_RX_Inst.r_Bit_Index[1]
.sym 29665 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 29670 w_RX_Byte[4]
.sym 29671 w_RX_Byte[5]
.sym 29672 w_RX_Byte[6]
.sym 29673 w_RX_Byte[7]
.sym 29674 w_RX_Byte[4]
.sym 29675 w_RX_Byte[7]
.sym 29676 w_RX_Byte[5]
.sym 29677 w_RX_Byte[6]
.sym 29685 UART_RX_Inst.r_Bit_Index[2]
.sym 29690 w_RX_Byte[7]
.sym 29691 w_RX_Byte[5]
.sym 29692 w_RX_Byte[4]
.sym 29693 w_RX_Byte[6]
.sym 29705 w_S1_C
.sym 29725 w_S2_E
.sym 29923 UART_TX_Inst.r_Clock_Count[0]
.sym 29926 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29928 UART_TX_Inst.r_Clock_Count[1]
.sym 29929 UART_TX_Inst.r_Clock_Count[0]
.sym 29930 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29932 UART_TX_Inst.r_Clock_Count[2]
.sym 29933 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[2]
.sym 29934 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29936 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29937 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[3]
.sym 29938 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29940 UART_TX_Inst.r_Clock_Count[4]
.sym 29941 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[4]
.sym 29942 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29944 UART_TX_Inst.r_Clock_Count[5]
.sym 29945 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 29946 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29948 UART_TX_Inst.r_Clock_Count[6]
.sym 29949 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[6]
.sym 29950 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29952 UART_TX_Inst.r_Clock_Count[7]
.sym 29953 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_I3[7]
.sym 29958 UART_TX_Inst.r_Clock_Count[0]
.sym 29959 UART_TX_Inst.r_Clock_Count[1]
.sym 29960 UART_TX_Inst.r_Clock_Count[2]
.sym 29961 UART_TX_Inst.r_Clock_Count[7]
.sym 29969 UART_TX_Inst.r_SM_Main[2]
.sym 29972 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.sym 29973 UART_TX_Inst.r_Clock_Count[0]
.sym 29977 UART_TX_Inst.r_Clock_Count_SB_DFFESR_Q_R
.sym 29978 UART_TX_Inst.r_Clock_Count[5]
.sym 29979 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O_SB_LUT4_O_I3[0]
.sym 29980 UART_TX_Inst.r_Clock_Count[4]
.sym 29981 UART_TX_Inst.r_Clock_Count[6]
.sym 29982 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29983 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29984 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29985 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29987 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 29988 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 29989 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 29991 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[0]
.sym 29992 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 29993 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_1_I1[2]
.sym 29995 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 29996 UART_TX_Inst.TX_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 29997 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 29999 UART_TX_Inst.r_SM_Main[1]
.sym 30000 UART_TX_Inst.r_SM_Main[0]
.sym 30001 UART_TX_Inst.r_SM_Main[2]
.sym 30007 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 30008 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 30009 UART_TX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 30010 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 30015 UART_TX_Inst.r_SM_Main[1]
.sym 30016 UART_TX_Inst.r_SM_Main[2]
.sym 30017 UART_TX_Inst.r_SM_Main[0]
.sym 30034 UART_TX_Inst.r_TX_Active_SB_DFFE_Q_D[0]
.sym 30040 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[2]
.sym 30041 UART_RX_Inst.r_RX_DV_SB_LUT4_I3_O[9]
.sym 30044 w_TX_Serial
.sym 30045 w_TX_Active
.sym 30083 UART_RX_Inst.r_Clock_Count[0]
.sym 30086 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30088 UART_RX_Inst.r_Clock_Count[1]
.sym 30089 UART_RX_Inst.r_Clock_Count[0]
.sym 30090 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30092 UART_RX_Inst.r_Clock_Count[2]
.sym 30093 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30094 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30096 UART_RX_Inst.r_Clock_Count[3]
.sym 30097 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30098 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30100 UART_RX_Inst.r_Clock_Count[4]
.sym 30101 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 30102 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30104 UART_RX_Inst.r_Clock_Count[5]
.sym 30105 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 30106 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30108 UART_RX_Inst.r_Clock_Count[6]
.sym 30109 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 30110 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30112 UART_RX_Inst.r_Clock_Count[7]
.sym 30113 UART_RX_Inst.r_Clock_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 30116 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 30117 UART_RX_Inst.r_Clock_Count[0]
.sym 30118 RX$SB_IO_IN
.sym 30119 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30120 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30121 UART_RX_Inst.r_SM_Main[2]
.sym 30124 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30125 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30127 UART_RX_Inst.r_SM_Main[1]
.sym 30128 UART_RX_Inst.r_SM_Main[2]
.sym 30129 UART_RX_Inst.r_SM_Main[0]
.sym 30130 UART_RX_Inst.r_Clock_Count[1]
.sym 30131 UART_RX_Inst.r_Clock_Count[4]
.sym 30132 UART_RX_Inst.r_Clock_Count[7]
.sym 30133 UART_RX_Inst.r_Clock_Count[6]
.sym 30134 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30135 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30136 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30137 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30138 UART_RX_Inst.r_Clock_Count[0]
.sym 30139 UART_RX_Inst.r_Clock_Count[2]
.sym 30140 UART_RX_Inst.r_Clock_Count[5]
.sym 30141 UART_RX_Inst.r_Clock_Count[3]
.sym 30143 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 30144 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30145 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30150 RX$SB_IO_IN
.sym 30151 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 30152 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.sym 30153 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30154 RX$SB_IO_IN
.sym 30155 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3[4]
.sym 30156 UART_RX_Inst.r_SM_Main[0]
.sym 30157 UART_RX_Inst.r_SM_Main[1]
.sym 30166 UART_RX_Inst.r_SM_Main[2]
.sym 30167 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 30168 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 30169 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 30171 UART_RX_Inst.r_SM_Main[0]
.sym 30172 UART_RX_Inst.r_SM_Main[2]
.sym 30173 UART_RX_Inst.r_SM_Main[1]
.sym 30176 UART_RX_Inst.r_Bit_Index_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 30177 UART_RX_Inst.r_SM_Main_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30201 w_S1_E
.sym 30229 w_S1_D
