// Seed: 261801855
`define pp_1 (  pp_2  ,  pp_3  ,  pp_4  ,  pp_5  ,  pp_6  ,  pp_7  ,  pp_8  )  0
module module_0 #(
    parameter id_4 = 32'd86
) (
    input logic id_1,
    input id_2,
    output id_3,
    output logic _id_4,
    input logic id_5,
    input id_6,
    output logic id_7
);
  always @(1 or posedge id_2) begin
    id_6[id_4] <= 1;
  end
endmodule
