<bitstream_block name="cby_5__1_" hierarchy_level="1">
		<bitstream_block name="mem_left_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_0" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_1" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_2" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="c" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_3" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_4" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_5" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_6" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_7" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_8" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="c" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_left_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_left_ipin_9" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_0" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="c" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_1" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_2" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_2" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_3" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_3" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_4" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_4" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_5" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_5" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_6" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_6" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="c" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_7" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_7" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_8" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_8" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_right_ipin_9" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="cby_5__1_" />
				<instance level="2" name="mem_right_ipin_9" />
			</hierarchy>
			<input_nets>
				<path id="0" net_name="unmapped" />
				<path id="1" net_name="unmapped" />
				<path id="2" net_name="unmapped" />
				<path id="3" net_name="unmapped" />
				<path id="4" net_name="unmapped" />
				<path id="5" net_name="unmapped" />
				<path id="6" net_name="unmapped" />
				<path id="7" net_name="unmapped" />
			</input_nets>
			<output_nets>
				<path id="0" net_name="unmapped" />
			</output_nets>
			<bitstream path_id="-1">
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	