<html lang="en-US">
<head>
<meta content="IE=edge" http-equiv="X-UA-Compatible" />
<meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
<title>Domains</title>
<meta content="Domains" name="title_original" />
<link href="../../../rhstylemapping.css" rel="stylesheet" type="text/css" />
<link href="../User_Guide.css" rel="stylesheet" type="text/css" />
<link href="../../../editstyle.css" rel="stylesheet" type="text/css" /><script type="text/javascript" language="JavaScript">
//<![CDATA[
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//]]>
</script>
<style type="text/css">
<!--
div.WebHelpPopupMenu { position:absolute;
left:0px;
top:0px;
z-index:4;
visibility:hidden; }
p.WebHelpNavBar { text-align:right; }
-->
</style>
 <meta name="generator" content="Adobe FrameMaker v17.0" />
<script type="text/javascript" src="../../../template/scripts/rh.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/common.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/topic.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/constants.js"></script>
<script type="text/javascript" src="../../../template/scripts/utils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhutils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhlang.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhver.js"></script>
<script type="text/javascript" src="../../../template/scripts/settings.js"></script>
<script type="text/javascript" src="../../../template/scripts/XmlJsReader.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadparentdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadscreen.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadprojdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhtopic.js"></script>
 <link rel="stylesheet" type="text/css" href="../../../template/styles/topic.min.css">
<script type="text/javascript" >
gRootRelPath = "../../..";
gCommonRootRelPath = "../../..";
gTopicId = "3.3.1";
</script>
 <meta name="topic-breadcrumbs" content="User Guide > SoC Specification (Phase 1)" />
</head>
<body dir="ltr">
<script type="text/javascript" src="../../../ehlpdhtm.js"></script>
<div><p class="Heading1" id="1064105">3.2 <a id="XREF_30176__3_2_Domains10" name="XREF_30176__3_2_Domains10">Domains</a></p><p class="Body" id="1064155"><a id="1016_Body_1064155" name="1016_Body_1064155"></a>Tasks for this phase&#x3A;<img align="" alt="tasks_domain_37" class="imageSettings" height="auto" preserveAspectRatio="none" src="../assets/tasks_domain_37.png" style="max-width: 100% ;height: auto;display:block;margin:auto;" width="251.250443" x="35.973612" y="5.703532" /></p><p class="Heading2" id="1023733"><a id="1016_Heading2_1023733" name="1016_Heading2_1023733"></a>3.2.1 <a id="index_1063042" name="index_1063042"></a><a data-indexterm="chip:creation" id="Chip_creation" name="Chip_creation"></a>Chip</p><p class="Body" id="1023751">The first task in SoC Specification is the creation of a chip.&#160;The chip is the container for everything else in the design. A&#160;chip correlates to&#160;a silicon die.</p><p class="Heading2" id="1023014"><a id="1016_Heading2_1023014" name="1016_Heading2_1023014"></a>3.2.2 <a id="index_1055548" name="index_1055548"></a><a data-indexterm="Power%20Regions%20and%20Domains" id="Power_Regions_and_Domains" name="Power_Regions_and_Domains"></a>Power Regions and Domains</p><p class="Body" id="1023044">Ncore&#160;supports a logical hierarchy of power and clock inputs and enables handling of power management. </p><p class="Body" id="1023045">At the highest level, the chip is subdivided into one or more Power Regions. The main property of a Power Region is the supply voltage. The chip&#160;therefore represents a portion of the chip that runs at that voltage. Ncore 3 only supports one power region and one power domain.</p><p class="Heading2" id="1028926"><a id="1016_Heading2_1028926" name="1016_Heading2_1028926"></a>3.2.3 <a id="index_1055565" name="index_1055565"></a><a data-indexterm="clock:Regions" id="Clock_Regions" name="Clock_Regions"></a><a data-indexterm="clock:Domains" id="Clock_Domains" name="Clock_Domains"></a><a data-indexterm="clock:Subdomains" id="Clock_Subdomains" name="Clock_Subdomains"></a>Clock Regions, Clock Domains, and Clock Subdomains</p><p class="BodyAfterHead" id="1040186">This section provides information about various clocking concepts in Maestro. </p><p class="Body" id="1057102">The chip is divided into one or more clock regions. A clock region represents a subdivision of the chip that is directly or indirectly fed clock signals that originate from a given clock source, such as a PLL output. A clock region is designed to be entirely contained within a power region. One reason to constrain the clock within a power region is to minimize the possibility of timing jitter caused by fluctuations in the PLL power supply.</p><p class="Body" id="1023054">Clock regions contain one or more clock domains. A clock domain is a portion of the clock region that might be gated for power management. You can define any number of clock domains. Maestro requires at least one clock domain, even if gating is not specified.<object class="imageSettings" data="../assets/100023_101_FOM_SVG_144.svg" height="280.087789" style="max-width: 100% ;height: auto;display:block;margin:auto;" type="image/svg+xml" width="627.822530"></object></p><p class="Body" id="1023060"><div align="left"><table class="note" style="max-width: 100% ;height: auto;"><col width="67.13px"/><col width="403.12px"/><tr height="22.67px"><td><p class="aaNote" id="1023057">Note</p></td><td><p class="CellBody" id="1023059">A clock domain is constrained to be entirely enclosed in a Power Domain.</p></td></tr></table></div></p><p class="Body" id="1023061">A clock domain can only have one clock subdomain. A clock subdomain represents a manipulation of the clock signal. Examples of manipulation include division or edge suppression. A minimum of one clock subdomain must be defined, even if it represents the direct propagation of the clock domain&#x2019;s signal.<div align="left"><table class="note" style="max-width: 100% ;height: auto;"><col width="67.13px"/><col width="403.12px"/><tr height="110.67px"><td><p class="aaNote" id="1023064">Note</p></td><td><p class="CellBody" id="1023066">Ncore does not provide internal clock manipulation logic. For example, there are no gaters or dividers that only provide clock domain crossing logic. Therefore, clock subdomains correspond to the actual clock signals that connect to the system at the RTL&#160;level. In comparison, concepts of a clock region and a clock domain only serve to encode the relationships between these clock signals. The direct RTL equivalent is outside the scope of Ncore.</p></td></tr></table></div></p><p class="Body" id="1023073">&#160;<div align="left"><table class="note" style="max-width: 100% ;height: auto;"><col width="67.13px"/><col width="403.12px"/><tr height="81.33px"><td><p class="aaNote" id="1023070">Note</p></td><td><p class="CellBody" id="1023072">Because clock edges can be aligned or mesochronous, optimized crossing logic can be instantiated if the interconnect must span across clock subdomains that descend from a common clock domain. Clock subdomains that descend from independent ancestors always trigger the insertion of dual&#x2D;clock FIFOs.</p></td></tr></table></div></p><p class="Body" id="1023078">Ncore uses the parameters configured in Phase 1 to help ensure that subsequent phases of the design flow are configured to follow the correct clock and power parameters.</p><p class="Body" id="1023084"><div align="left"><table class="note" style="max-width: 100% ;height: auto;"><col width="67.13px"/><col width="403.12px"/><tr height="96.00px"><td><p class="aaNote" id="1023081">Note</p></td><td><p class="CellBody" id="1023083">All instances of Arteris blocks must be attached to at least one clock subdomain. The attachments can be defined automatically or by manual configuration. At least one clock subdomain must be defined before the flow can proceed to Phase 2, which has a small number of blocks, such as those that provide internal clock crossing capabilities, and can connect to multiple clock subdomains.</p></td></tr></table></div></p><p class="Heading2" id="1041085"><a id="1016_Heading2_1041085" name="1016_Heading2_1041085"></a>3.2.4 Before you Begin Phase 1</p><p class="BodyAfterHead" id="1041086">The instructions in this section are based on the following assumptions&#x3A;</p><p class="Bullet_1" id="1041267"><span class="BulletSymbol">&#x2022; </span>The Maestro and Ncore software successfully installed and activated.</p><p class="Bullet_1" id="1041335"><span class="BulletSymbol">&#x2022; </span>You can access the Maestro Graphical User Interface.</p><p class="Bullet_1" id="1041399"><span class="BulletSymbol">&#x2022; </span>The appropriate license file(s) are present. </p><p class="Body" id="1041566">Refer to the <span style="font-style:Italic;">Getting Started Guide</span> for more information.</p><p class="Heading3" id="1043815"><span style="padding-right:18pt ;">&#8203</span>About the project names</p><p class="Body" id="1044962">At the beginning of the project, you create a file named &#x3C;<span style="font-style:Italic;">projectname</span>&#x3E;.mpf  in a selected directory. When you exit Maestro, all configuration and data related to the design is saved in this file. </p><p class="Heading2" id="1045599"><a id="1016_Heading2_1045599" name="1016_Heading2_1045599"></a>3.2.5 Open Maestro</p><p class="Step1" id="1055524"><span class="StepNumber">1.  </span>Open the Maestro Graphical User Interface. A splash screen is displayed by default. The startup screen can be turned off using the Maestro Properties Editor (File &#x3E; Preferences).</p><p class="step_contd" id="1059730"><span class="StepNumber">2.  </span>The Flow Navigator displays a ribbon with the names of the Ncore design phases.</p><p class="Heading2" id="1054220"><a id="1016_Heading2_1054220" name="1016_Heading2_1054220"></a>3.2.6 Create a <a id="index_1059173" name="index_1059173"></a><a data-indexterm="New%20Project:create" id="New_Project_create" name="New_Project_create"></a>New Project</p><p class="Body" id="1039241">To create a project&#x3A;</p><p class="Step1" id="1042070"><span class="StepNumber">1.  </span>In the Maestro menu bar, select File &#x3E; New project. The Create Project window is displayed.&#160;In the Project Name text box, enter a name for the new project. </p><p class="step_contd" id="1058493"><span class="StepNumber">2.  </span>Enter the Project and File names for your project. </p><p class="step_contd" id="1039243"><span class="StepNumber">3.  </span>In the &#x201c;Create In&#x201d; textbox, accept the default directory as the location to store the new project &#x2D;&#x2D; or &#x2D;&#x2D; <span style="font-weight:Bold;">s</span>elect Browse to store the new project in a different directory.</p><p class="step_contd" id="1045717"><span class="StepNumber">4.  </span>Select the License dropdown list to display the names of available license(s), and select a license from the license list.</p><p class="step_contd" id="1045846"><span class="StepNumber">5.  </span>Click Create. The new project is created in the directory selected above.</p><p class="Heading2" id="1023038"><a id="1016_Heading2_1023038" name="1016_Heading2_1023038"></a>3.2.7 <a id="XREF_28701__3_2_Create_a_chip10" name="XREF_28701__3_2_Create_a_chip10">Create a </a><a id="index_1062425" name="index_1062425"></a><a data-indexterm="chip:create" id="Chip_create" name="Chip_create"></a>Chip</p><p class="Step1" id="1057562"><span class="StepNumber">1.  </span>In Tasks View, click &#x201c;Initialize an Ncore design&#x201d;.</p><p class="step_contd" id="1062217"><span class="StepNumber">2.  </span>The Project Tree will be populated with a default chip, system, and subsystem (power domain, one clock region, and one clock domain).</p><p class="step_contd" id="1058862"><span class="StepNumber">3.  </span>The name of the chip is called &quot;default_chip&quot;. To rename it, double&#x2D;click on &quot;default_chip&quot; and enter a new name.</p><p class="Body" id="1062154">Use Tasks View  as your primary guide as you move through the phases of the design.</p><p class="Heading2" id="1058807"><a id="1016_Heading2_1058807" name="1016_Heading2_1058807"></a>3.2.8 Create a <a id="index_1058885" name="index_1058885"></a><a data-indexterm="Power%20and%20Clock%20Region:create" id="Power_and_Clock_Region_create" name="Power_and_Clock_Region_create"></a>Power and Clock Region</p><p class="Step1" id="1058829"><span class="StepNumber">1.  </span>Click on the &quot;Create Power&#47;Clock Partitioning&quot; in the Task view.</p><p class="step_contd" id="1058857"><span class="StepNumber">2.  </span>A set of default power and clock regions are automatically created.</p><p class="step_contd" id="1058837"><span class="StepNumber">3.  </span>To change the names, double&#x2D;click on the name and enter a new name.</p><p class="step_contd" id="1063081"><span class="StepNumber">4.  </span>A power region can also be created by right&#x2D;clicking on the Power directory in the Project Tree.</p><p class="step_contd" id="1063082"><span class="StepNumber">5.  </span>A clock region can also be created by right&#x2D;clicking on the Clock directory in the Project Tree.</p><p class="Heading2" id="1023192"><a id="1016_Heading2_1023192" name="1016_Heading2_1023192"></a>3.2.9 <a id="XREF_96487__3_3_Create_a_PowerDomain10" name="XREF_96487__3_3_Create_a_PowerDomain10">Create a </a><a id="index_1055624" name="index_1055624"></a><a data-indexterm="Power%20Domain:create" id="Power_Domain_create" name="Power_Domain_create"></a>Power Domain</p><p class="BodyAfterHead" id="1023193">This is done automatically during Create Power&#47;Clock Partitioning. A Power Domain consists of one Power&#160;Region and one Power Domain. </p><p class="Heading2" id="1047892"><a id="1016_Heading2_1047892" name="1016_Heading2_1047892"></a>3.2.1&#x30; Configure the <a id="index_1055632" name="index_1055632"></a><a data-indexterm="Power%20Region%20Parameters:configure" id="Power_Region_Parameters_configure" name="Power_Region_Parameters_configure"></a>Power Region Parameters</p><p class="BodyAfterHead" id="1023248">To configure Power&#160;Region parameters&#x3A;</p><p class="Step1" id="1058902"><span class="StepNumber">1.  </span>Click on the Power Region name in the Project Tree.</p><p class="step_contd" id="1058921"><span class="StepNumber">2.  </span>The Object Editor will display the parameters in the main window.</p><p class="step_contd" id="1049731"><span class="StepNumber">3.  </span>Enter a value in the Voltage field. The Voltage units are in mV.<br/>All views are refreshed with the new parameter values.</p><p class="Heading2" id="1023244"><a id="1016_Heading2_1023244" name="1016_Heading2_1023244"></a>3.2.11 Configure&#160;the <a id="index_1058943" name="index_1058943"></a><a data-indexterm="Power%20Domain%20Parameters:configure" id="Power_Domain_Parameters_configure" name="Power_Domain_Parameters_configure"></a>Power Domain Parameters</p><p class="BodyAfterHead" id="1023292">To configure Power Domain parameters&#x3A;</p><p class="Step1" id="1058960"><span class="StepNumber">1.  </span>Click on the Power Domain name in the Project Tree.</p><p class="step_contd" id="1058961"><span class="StepNumber">2.  </span>The Object Editor will display the parameters in the main window.</p><p class="step_contd" id="1058962"><span class="StepNumber">3.  </span>Power domain Gating is set to &#x201c;always_on&#x201d; and cannot be changed.</p><p class="Heading3" id="1023328"><span style="padding-right:18pt ;">&#8203</span>Power Region and Domain Parameter Descriptions</p><p class="BodyAfterHead" id="1023353">This section describes the parameter names and values used during Power Region and Domain configuration.</p><p class="ParamHeading" id="1023354">Power Region</p><p class="Body" id="1023355">A Power&#160;Region represents a common property in term of clock and power supply for the logic that it contains. Power&#160;Regions are subdivided into domains.</p><p class="ParamHeading" id="1023356">Voltage</p><p class="Body" id="1023357">Voltage of the power supply of the Power Region</p><p class="Body" id="1023358">This value represents contains the voltage value or set of values (DVFS) used by the Power Management Unit (PMU) supply. </p><p class="ParamHeading" id="1023359">Power&#160;Domain</p><p class="Body" id="1023360" style="margin-top : 2.00pt;margin-bottom : 10.00pt;line-height : 10.00pt;font-size : 9.00pt;">A Power Domain object represents a subset of a Power Region that contains the set of states into which the domain can be placed. The states are either ON or OFF. Powering down a Power Domain is not supported.</p><p class="ParamHeading" id="1023361">Gating</p><p class="Body" id="1023362">The gating value determines whether the clock specified in the parent clock region is subject to gating when sent to a portion of the chip (clock domain). If different gating signals can modulate the clock from the same clock region, each must be modeled as a separate clock domain. Ungated propagation is also modeled as its own clock domain. Since powering down is not supported, the gating option is always &#x201c;always_on&#x201d;.</p><p class="Heading2" id="1050758"><a id="1016_Heading2_1050758" name="1016_Heading2_1050758"></a>3.2.12 Configure  <a id="index_1055696" name="index_1055696"></a><a data-indexterm="Clock%20Region%20Parameters:configure" id="Clock_Region_Parameters_configure" name="Clock_Region_Parameters_configure"></a>Clock Region Parameters</p><p class="Step1" id="1063195"><span class="StepNumber">1.  </span>Select a clock region  in the Project Tree.</p><p class="step_contd" id="1050953"><span class="StepNumber">2.  </span>In the Object Editor or Parameter View, select the down arrow in the Power Region&#160;field.&#160;A list will be displayed containing the path names of available Power Region(s).</p><p class="step_contd" id="1052161"><span class="StepNumber">3.  </span>Select a path name of&#160;a Power&#160;Region. </p><p class="step_contd" id="1023451"><span class="StepNumber">4.  </span>Enter a value in the Frequency (MHz) text box.<br/>All views are refreshed with the new parameter values.</p><p class="Heading2" id="1023468"><a id="1016_Heading2_1023468" name="1016_Heading2_1023468"></a>3.2.13 Configure <a id="index_1055614" name="index_1055614"></a><a data-indexterm="Clock%20Domain:configure" id="Clock_Domain_configure" name="Clock_Domain_configure"></a>Clock&#160;Domain Parameters</p><p class="Step1" id="1052289"><span class="StepNumber">1.  </span>Select a clock domain in the Project Tree. <br/>The Object Editor and Parameter View display the clock domain name and two additional parameters that require configuration.</p><p class="step_contd" id="1023480"><span class="StepNumber">2.  </span>Select the down arrow in the Power Domain field. A list displays the path names for available Power Domains. </p><p class="step_contd" id="1055388"><span class="StepNumber">3.  </span>Select a Power Domain from the list.</p><p class="step_contd" id="1023484"><span class="StepNumber">4.  </span>Select the down arrow in the Gating field. A list containing two values is displayed.</p><p class="step_contd" id="1023485"><span class="StepNumber">5.  </span>Select either always_on or external.</p><p class="Body" id="1052560">All views are refreshed with the new parameter values.</p><p class="Heading2" id="1023523"><a id="1016_Heading2_1023523" name="1016_Heading2_1023523"></a>3.2.14 Create  <a id="index_1055588" name="index_1055588"></a><a data-indexterm="Clock%20Subdomain:create" id="Clock_Subdomain_create" name="Clock_Subdomain_create"></a>Clock&#160;Subdomain Parameters</p><p class="BodyAfterHead" id="1023549">Currently, a clock subdomain does not have any parameters to configure.</p><p class="Heading2" id="1023525"><a id="1016_Heading2_1023525" name="1016_Heading2_1023525"></a>3.2.15 Cl<a id="index_1055593" name="index_1055593"></a><a data-indexterm="Clock%20Domain:Parameter%20Descriptions" id="Clock_Domain_Parameter_Descriptions" name="Clock_Domain_Parameter_Descriptions"></a>ock Domain Parameter Descriptions</p><p class="BodyAfterHead" id="1023589">This section describes the parameter names and values used during clock region configuration.</p><p class="ParamHeading" id="1023590">Clock&#160;Region</p><p class="Body" id="1023591">The name of the clock region.</p><p class="ParamHeading" id="1023592">Power Region</p><p class="Body" id="1023593">Power Region this object is inside of.</p><p class="ParamHeading" id="1023594">Frequency (MHz)</p><p class="Body" id="1023595">Frequency of the input clock signal of the clock region. </p><p class="ParamHeading" id="1023596">Clock&#160;Domain</p><p class="Body" id="1023597">The name of the clock domain.</p><p class="ParamHeading" id="1023598">Power Domain</p><p class="Body" id="1023599">The name of the Power Domain that this object is in.</p><p class="ParamHeading" id="1023600">Gating</p><p class="Body" id="1023601">The only setting is &#x201c;always_on&#x201d;.</p><p class="ParamHeading" id="1023602">Clock&#160;Subdomain</p><p class="Body" id="1023603">The name of the clock subdomain.</p><p class="ParamHeading" id="1023606">Unit&#x2D;level Clock Gating</p><p class="Body" id="1023607">Whether it is desired that units receiving a clock signal from this clock subdomain should be subject to unit&#x2D;level clock gating, when possible, for power savings. Disabling this optimization might help timing.<div align="left"><table class="note" style="max-width: 100% ;height: auto;"><col width="67.13px"/><col width="403.12px"/><tr height="37.33px"><td><p class="aaNote" id="1023633">Note</p></td><td><p class="CellBody" id="1023635">The instructions in the next section assume that you have a .mpf project file open.</p></td></tr></table></div></p><p class="Heading2" id="1038253"><a id="1016_Heading2_1038253" name="1016_Heading2_1038253"></a>3.2.16 <a id="XREF_54201__3_5_Create_a_System_and_a_Subsystem10" name="XREF_54201__3_5_Create_a_System_and_a_Subsystem10">Create a </a><a id="index_1055598" name="index_1055598"></a><a data-indexterm="System,%20Subsystem:create" id="System,_Subsystem_create" name="System,_Subsystem_create"></a>System and a Subsystem</p><p class="BodyAfterHead" id="1024686">To create a system and subsystem, complete the following steps.&#160;The subsystem is a self&#x2D;standing portion of the architectural design. The subsystem communicates with the rest of the system by way of sockets and ports. </p><p class="Body" id="1038397"><span style="font-weight:Bold;">Restriction&#x3A; </span>You can create only one cache&#x2D;coherent Ncore system and one subsystem.&#160;</p><p class="Body" id="1058396">If you created the chip through the Task View task, a default system and subsystem is already added&#47;created which makes these steps unnecessary.</p><p class="Step1" id="1023638"><span class="StepNumber">1.  </span>Expand Chips &#x3C;<span style="font-style:Italic;">chip name</span>&#x3E;. </p><p class="step_contd" id="1053539"><span class="StepNumber">2.  </span>In the Project Tree, right&#x2D;click &#x3C;chip name&#x3E;. A menu is displayed.</p><p class="step_contd" id="1023639"><span class="StepNumber">3.  </span>Select Create &#x3E; System.</p><p class="step_contd" id="1038259"><span class="StepNumber">4.  </span>Enter the name of the new system. </p><p class="step_contd" id="1030080"><span class="StepNumber">5.  </span>Select OK. The Object Editor and Parameter View display the system name. </p><p class="step_contd" id="1023642"><span class="StepNumber">6.  </span>Right&#x2D;click the name of the new system. A menu is displayed.</p><p class="step_contd" id="1023643"><span class="StepNumber">7.  </span>Select Create &#x3E; Subsystem.</p><p class="step_contd" id="1038270"><span class="StepNumber">8.  </span>Enter a name for&#160;the new subsystem.</p><p class="step_contd" id="1030150"><span class="StepNumber">9.  </span>Select OK.</p><p class="Body" id="1053015">The Object Editor and the Parameter View are updated.</p><p class="Heading2" id="1055422"><a id="1016_Heading2_1055422" name="1016_Heading2_1055422"></a>3.2.17 SoC Specification <a id="index_1055603" name="index_1055603"></a><a data-indexterm="Configuration%20Verification%20Test" id="Configuration_Verification_Test" name="Configuration_Verification_Test"></a>Configuration Verification Test</p><p class="BodyAfterHead" id="1038282">To verify successful completion of Phase 1, complete the following steps.</p><p class="Step1" id="1038283"><span class="StepNumber">1.  </span>Select the Flow Navigator ribbon.</p><p class="step_contd" id="1038284"><span class="StepNumber">2.  </span>Expand SoC Specification &#x3E; Domains.</p><p class="step_contd" id="1038285"><span class="StepNumber">3.  </span>Check for any issues to ensure the SoC Specification (Phase 1) was completed successfully. </p><p class="step_contd" id="1053198"><span class="StepNumber">4.  </span>Select the Project Tree.</p><p class="step_contd" id="1053244"><span class="StepNumber">5.  </span>Expand Chips &#x3C;chip name&#x3E;. </p><p class="step_contd" id="1053284"><span class="StepNumber">6.  </span>Expand the System directory.</p><p class="step_contd" id="1053323"><span class="StepNumber">7.  </span>Verify that the subsystem directory is present. </p><p class="Body" id="1038286">Select the Project Tree and complete the following steps.</p><p class="Step1" id="1038287"><span class="StepNumber">1.  </span>Review the Issues console to detect errors, warnings or messages relating to the SoC specification phase. </p><p class="step_contd" id="1054496"><span class="StepNumber">2.  </span>Correct any error conditions as required. </p><p class="step_contd" id="1054499"><span class="StepNumber">3.  </span>Continue to correct errors until after clicking &#x201c;Run Checks&#x201d; in the Task View  the console displays the message that all tasks were cleared successfully.</p></div>
</body>
</html>