// Seed: 3570421418
module module_0;
  logic [7:0] id_1;
  supply1 id_2;
  assign id_1[1] = 1 ^ id_2 - 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wor   id_1,
    output wire  id_2,
    input  uwire id_3,
    output wand  id_4
);
  wire id_6;
  tri0 id_7;
  xor primCall (id_2, id_3, id_6, id_7);
  assign id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  supply0 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
