Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.13-s033_1, built Thu Feb 15 2018
Options: -abort_on_error -no_gui -batch -files tcl/synth_mtmAlu.tcl -log genus_mtm -overwrite 
Date:    Sun Sep 08 23:21:14 2019
Host:    cadence212 (x86_64 w/Linux 2.6.32-754.6.3.el6.x86_64) (16cores*64cpus*2physical cpus*Intel(R) Xeon(R) Gold 6130 CPU @ 2.10GHz 22528KB) (264129332KB)
OS:      CentOS release 6.10 (Final)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source tcl/synth_mtmAlu.tcl
#@ Begin verbose source tcl/synth_mtmAlu.tcl
@file(synth_mtmAlu.tcl) 9: set_db information_level 7
  Setting attribute of root '/': 'information_level' = 7
@file(synth_mtmAlu.tcl) 12: source tcl/flow_config.tcl
Sourcing './tcl/flow_config.tcl' (Sun Sep 08 23:21:21 CEST 2019)...
#@ Begin verbose source tcl/flow_config.tcl
@file(flow_config.tcl) 5: set_db design_process_node 180
  Setting attribute of root '/': 'design_process_node' = 180
@file(flow_config.tcl) 7: set_db syn_generic_effort express
  Setting attribute of root '/': 'syn_generic_effort' = express
@file(flow_config.tcl) 8: set_db syn_map_effort express
  Setting attribute of root '/': 'syn_map_effort' = express
@file(flow_config.tcl) 9: set_db syn_opt_effort express
  Setting attribute of root '/': 'syn_opt_effort' = express
@file(flow_config.tcl) 11: set_db remove_assigns true
  Setting attribute of root '/': 'remove_assigns' = true
@file(flow_config.tcl) 12: set_db optimize_merge_flops false 
  Setting attribute of root '/': 'optimize_merge_flops' = false
@file(flow_config.tcl) 14: set_db max_cpus_per_server 1 ; # limiting to 8 CPU
  Setting attribute of root '/': 'max_cpus_per_server' = 1
@file(flow_config.tcl) 16: set_db enable_domain_name_check 0
  Setting attribute of root '/': 'enable_domain_name_check' = 0
@file(flow_config.tcl) 19: set_db hdl_use_cw_first false 
  Setting attribute of root '/': 'hdl_use_cw_first' = false
@file(flow_config.tcl) 20: set_db wlec_set_cdn_synth_root true
  Setting attribute of root '/': 'wlec_set_cdn_synth_root' = true
@file(flow_config.tcl) 23: set_db use_power_ground_pin_from_lef true
  Setting attribute of root '/': 'use_power_ground_pin_from_lef' = true
@file(flow_config.tcl) 25: set_db hdl_track_filename_row_col                 true   ;#used for cross probing and datapath report. May be memory consuming
Info   : Enabled hdl_track_file_row_column attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(flow_config.tcl) 26: set_db verification_directory_naming_style        "./LEC"
  Setting attribute of root '/': 'verification_directory_naming_style' = ./LEC
#@ End verbose source tcl/flow_config.tcl
@file(synth_mtmAlu.tcl) 17: read_mmmc "constraints/mmode.tcl"
Sourcing './constraints/mmode.tcl' (Sun Sep 08 23:21:21 CEST 2019)...
#@ Begin verbose source constraints/mmode.tcl
@file(mmode.tcl) 2: create_library_set -name WC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib ]
@file(mmode.tcl) 3: create_library_set -name BC_libs -timing [ list /cad/dk/umc180/SUS/SUSLIB_UCL_ff.lib ]
@file(mmode.tcl) 6: create_opcond -name op_cond_slow -process 1 -voltage 1.7 -temperature 80
@file(mmode.tcl) 7: create_opcond -name op_cond_fast -process 1 -voltage 1.9 -temperature 0
@file(mmode.tcl) 10: create_rc_corner -name WC_rc -temperature 80 -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 11: create_rc_corner -name BC_rc -temperature 0  -qrc_tech /cad/dk/umc180oa/Rulefiles/QRC/G-DF-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC/qrcTechFile
@file(mmode.tcl) 15: create_timing_condition -name WC_tc -opcond op_cond_slow -library_sets WC_libs
@file(mmode.tcl) 16: create_timing_condition -name BC_tc -opcond op_cond_fast -library_sets BC_libs
@file(mmode.tcl) 20: create_delay_corner -name WC_dc -timing_condition WC_tc -rc_corner WC_rc
@file(mmode.tcl) 21: create_delay_corner -name BC_dc -timing_condition BC_tc -rc_corner BC_rc
@file(mmode.tcl) 25: create_constraint_mode -name standard_cm -sdc_files [ list ./constraints/mtmAlu.sdc ]
            Reading file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/constraints/mtmAlu.sdc'
@file(mmode.tcl) 28: create_analysis_view -name WC_av -delay_corner WC_dc -constraint_mode standard_cm
@file(mmode.tcl) 29: create_analysis_view -name BC_av -delay_corner BC_dc -constraint_mode standard_cm
@file(mmode.tcl) 32: set_analysis_view -setup [ list WC_av ] -hold [ list BC_av ]
            Reading file '/cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib'
    Loading library SUSLIB_UCL_ss.lib
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /cad/dk/umc180/SUS/SUSLIB_UCL_ss.lib, Line 8)

  Message Summary for Library SUSLIB_UCL_ss.lib:
  **********************************************
  Could not find an attribute in the library. [LBR-436]: 143
  Missing library level attribute. [LBR-516]: 1
  **********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.700000, 80.000000) in library 'SUSLIB_UCL_ss.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
        Cell 'UCL_CAP5' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP5' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP6' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP6' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP7' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP7' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP8' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP8' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_CAP9' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_CAP9' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
        Cell 'UCL_FILL' has no outputs.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'UCL_FILL' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:WC_tc'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'UCL_FA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'UCL_FA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'UCL_FA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2A'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SEL' and 'AUS' in libcell 'UCL_MUX2B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN1' and 'AUS' in libcell 'UCL_XOR'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'EIN0' and 'AUS' in libcell 'UCL_XOR'.
  Library has 34 usable logic and 7 usable sequential lib-cells.
#@ End verbose source constraints/mmode.tcl
@file(synth_mtmAlu.tcl) 20: set_db init_power_nets  {vddd vddb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_power_nets' = vddd vddb
@file(synth_mtmAlu.tcl) 21: set_db init_ground_nets {gndd gndb}
This attribute has no effect on the tool operation.
  Setting attribute of root '/': 'init_ground_nets' = gndd gndb
@file(synth_mtmAlu.tcl) 24: read_physical -lef "/cad/dk/umc180/SUS/SUSLIB_UCL_tech.lef /cad/dk/umc180/SUS/SUSLIB_UCL.lef"

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

@file(synth_mtmAlu.tcl) 28: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 29: puts "-- HDL READ --------------------------------------------------------------------"
-- HDL READ --------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 30: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 34: 	read_hdl  /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu.v /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v
            Reading Verilog file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu.v'
            Reading Verilog file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v'
            Reading Verilog file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v'
            Reading Verilog file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v'
@file(synth_mtmAlu.tcl) 41: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 42: puts "-- ELABORATION -----------------------------------------------------------------"
-- ELABORATION -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 43: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 44: elaborate
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mtm_Alu' from file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_deserializer' from file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 24.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 25.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 26.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'stop' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 42.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 46.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 50.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 51.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 52.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 58.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'stop' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 62.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 63.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 64.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 76.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 79.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 82.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 85.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 89.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 91.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'A_nxt' [32] doesn't match the width of right hand side [40] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 92.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 98.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 100.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'B_nxt' [32] doesn't match the width of right hand side [40] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 101.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 107.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 111.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'stop' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 116.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 117.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 121.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 122.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [4] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 127.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 129.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'error_data' [2] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_deserializer.v' on line 130.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_core' from file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Carry' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 31.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Overflow' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 32.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Zero' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 33.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Negative' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 34.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Carry' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 43.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Overflow' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 44.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Zero' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 45.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Negative' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 46.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Carry' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 51.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Overflow' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 52.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Zero' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Negative' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 54.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side '{Carry,C}' [33] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 58.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side '{Carry,C}' [33] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 65.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Carry' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 83.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Overflow' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 84.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Zero' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 85.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Negative' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_core.v' on line 86.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'mtm_Alu_serializer' from file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 27.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 28.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'CTL_nxt' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 40.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 41.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 48.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 51.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 55.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 60.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 64.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 66.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 73.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 74.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 78.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'packet_counter' [5] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 84.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'bit_counter' [8] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 89.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'sout' [1] doesn't match the width of right hand side [32] in assignment in file '/home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/rtl/mtm_Alu_serializer.v' on line 93.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mtm_Alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM: Capturing floorplan image ...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             8              8                                      elaborate
@file(synth_mtmAlu.tcl) 51: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 52: puts "-- INIT DESIGN -----------------------------------------------------------------"
-- INIT DESIGN -----------------------------------------------------------------
@file(synth_mtmAlu.tcl) 53: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 54: init_design
Started checking and loading power intent for design mtm_Alu...
===============================================================
No power intent for design 'mtm_Alu'.
Completed checking and loading power intent for design mtm_Alu (runtime 0.00s).
===============================================================================
#
# Reading SDC ./constraints/mtmAlu.sdc for view:WC_av (constraint_mode:standard_cm)
#
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_dont_use"             - successful      8 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]


  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(synth_mtmAlu.tcl) 79: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 80: puts "-- CHECK TIMING CONSTRATINTS ---------------------------------------------------"
-- CHECK TIMING CONSTRATINTS ---------------------------------------------------
@file(synth_mtmAlu.tcl) 81: puts "--------------------------------------------------------------------------------"
--------------------------------------------------------------------------------
@file(synth_mtmAlu.tcl) 82: check_timing_intent
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:mtm_Alu/WC_av'.
        : Worst paths will be shown in this view.
  Libraries have 31 usable logic and 4 usable sequential lib-cells.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  11:21:24 pm
  Module:                 mtm_Alu
  Library domain:         WC_tc
    Domain index:         0
    Technology library:   SUSLIB_UCL_SS 
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(synth_mtmAlu.tcl) 114: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'mtm_Alu'

No empty modules in design 'mtm_Alu'

  Done Checking the design.
@file(synth_mtmAlu.tcl) 125: 	syn_generic
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/error_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/stop_reg[1]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/error_reg[1]', 
'u_mtm_Alu_deserializer/stop_reg[1]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_core/mux_CTL_out_30_6', 'u_mtm_Alu_core/mux_C_30_6', 
'u_mtm_Alu_deserializer/mux_A_nxt_23_7', 
'u_mtm_Alu_deserializer/mux_B_nxt_23_7', 
'u_mtm_Alu_deserializer/mux_bit_counter_23_7', 
'u_mtm_Alu_deserializer/mux_data_a_23_7', 
'u_mtm_Alu_deserializer/mux_data_b_23_7', 
'u_mtm_Alu_deserializer/mux_data_ctl_23_7', 
'u_mtm_Alu_deserializer/mux_error_23_7', 
'u_mtm_Alu_deserializer/mux_error_data_23_7', 
'u_mtm_Alu_deserializer/mux_packet_counter_23_7', 
'u_mtm_Alu_deserializer/mux_stop_23_7', 
'u_mtm_Alu_serializer/mux_CTL_nxt_25_9', 
'u_mtm_Alu_serializer/mux_C_nxt_25_9', 
'u_mtm_Alu_serializer/mux_bit_counter_25_9', 
'u_mtm_Alu_serializer/mux_packet_counter_25_9', 
'u_mtm_Alu_serializer/mux_state_25_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
@file(synth_mtmAlu.tcl) 126: 	syn_map
Warning : Design size is too small for express mapping. [MAP-300]
        : Current design size is 2701 instances.
        : Design size is less than 40000 instances, cannot run express mapping. Switching to medium effort instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.19
Via Resistance      : 6.50 ohm (from qrc_tech_file)
Site size           : 6.40 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
ME1_C           H         0.00        0.000268  
ME2_C           V         1.00        0.000282  
ME3_C           H         1.00        0.000282  
ME4_C           V         1.00        0.000280  
ME5_C           H         1.00        0.000283  
ME6_C           V         1.00        0.000313  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
ME1_C           H         0.00         0.387903  
ME2_C           V         1.00         0.279525  
ME3_C           H         1.00         0.279525  
ME4_C           V         1.00         0.279525  
ME5_C           H         1.00         0.279525  
ME6_C           V         1.00         0.019311  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
ME1             H         0.00         0.240000  
ME2             V         1.00         0.280000  
ME3             H         1.00         0.280000  
ME4             V         1.00         0.280000  
ME5             H         1.00         0.280000  
ME6             V         1.00         1.200000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mtm_Alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mtm_Alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_383'
      Timing increment_unsigned_1...
      Timing decrement_unsigned_2...
      Timing addsub_unsigned_11...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_383'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_384'
      Timing increment_unsigned_160_161...
      Timing decrement_unsigned_162_163...
      Timing increment_unsigned_164_165...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_384'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mtm_Alu'.
      Removing temporary intermediate hierarchies under mtm_Alu
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 9 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/data_a_reg[0]', 
'u_mtm_Alu_deserializer/data_a_reg[9]', 
'u_mtm_Alu_deserializer/data_a_reg[10]', 
'u_mtm_Alu_deserializer/data_b_reg[0]', 
'u_mtm_Alu_deserializer/data_b_reg[9]', 
'u_mtm_Alu_deserializer/data_b_reg[10]', 
'u_mtm_Alu_deserializer/data_ctl_reg[0]', 
'u_mtm_Alu_deserializer/data_ctl_reg[9]', 
'u_mtm_Alu_deserializer/data_ctl_reg[10]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 9 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/mux_data_a_88_5', 
'u_mtm_Alu_deserializer/mux_data_a_88_18', 
'u_mtm_Alu_deserializer/mux_data_a_88_19', 
'u_mtm_Alu_deserializer/mux_data_b_97_5', 
'u_mtm_Alu_deserializer/mux_data_b_97_28', 
'u_mtm_Alu_deserializer/mux_data_b_97_29', 
'u_mtm_Alu_deserializer/mux_data_ctl_106_5', 
'u_mtm_Alu_deserializer/mux_data_ctl_106_38', 
'u_mtm_Alu_deserializer/mux_data_ctl_106_39'.
              Optimizing muxes in design 'mtm_Alu_deserializer'.
              Optimizing muxes in design 'mtm_Alu_core'.
              Optimizing muxes in design 'mtm_Alu_serializer'.
Mapper: Libraries have:
	domain WC_tc: 31 combo usable cells and 4 sequential usable cells
      Mapping 'mtm_Alu'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'u_mtm_Alu_deserializer/error_data_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/error_data_reg[1]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/error_data_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_mtm_Alu_deserializer/error_data_reg[0]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance. 
Following instance is deleted as they do not drive any primary output:
'u_mtm_Alu_deserializer/error_data_reg[0]'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mtm_Alu...
          Done structuring (delay-based) mtm_Alu
          Structuring (delay-based) mtm_Alu_deserializer...
            Starting partial collapsing (xors only) mtm_Alu_deserializer
            Finished partial collapsing.
            Starting xor partial collapsing mtm_Alu_deserializer
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_deserializer
        Mapping component mtm_Alu_deserializer...
          Structuring (delay-based) sub_unsigned_353...
          Done structuring (delay-based) sub_unsigned_353
        Mapping component sub_unsigned_353...
          Structuring (delay-based) add_unsigned_358...
            Starting partial collapsing (xors only) add_unsigned_358
            Finished partial collapsing.
          Done structuring (delay-based) add_unsigned_358
        Mapping component add_unsigned_358...
          Structuring (delay-based) lt_unsigned_356...
          Done structuring (delay-based) lt_unsigned_356
        Mapping component lt_unsigned_356...
          Structuring (delay-based) cb_oseq...
            Starting partial collapsing (xors only) cb_oseq
            Finished partial collapsing.
            Starting xor partial collapsing cb_oseq
            Finished xor partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
          Structuring (delay-based) mtm_Alu_serializer...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) mtm_Alu_serializer
        Mapping component mtm_Alu_serializer...
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   316 ps
Target path end-point (Pin: u_mtm_Alu_deserializer/B_reg[31]/d)

          Pin                      Type          Fanout  Load  Arrival   
                                  (Domain)               (fF)    (ps)    
-------------------------------------------------------------------------
(clock clk)              <<<  launch                                 0 R 
(mtmAlu.sdc_line_54_1_1)      ext delay                                  
sin                      (u)  in port                 7   55.3           
u_mtm_Alu_deserializer/sin 
  g10327/in_1                                                            
  g10327/z               (u)  unmapped_nand2          1    7.9           
  g10285/in_1                                                            
  g10285/z               (u)  unmapped_nand2          1    7.9           
  g10606/in_0                                                            
  g10606/z               (u)  unmapped_complex2       1    7.9           
  g10259/in_1                                                            
  g10259/z               (u)  unmapped_nand2          1    7.9           
  g10246/in_1                                                            
  g10246/z               (u)  unmapped_complex2       3   23.7           
  g10622/in_0                                                            
  g10622/z               (u)  unmapped_complex2       3   23.7           
  g10004/in_1                                                            
  g10004/z               (u)  unmapped_nand2          1    7.9           
  g9885/in_0                                                             
  g9885/z                (u)  unmapped_nand2          1    7.9           
  g9844/in_0                                                             
  g9844/z                (u)  unmapped_nand2         10   79.0           
  g10701/in_0                                                            
  g10701/z               (u)  unmapped_complex2       2   15.8           
  g9790/in_1                                                             
  g9790/z                (u)  unmapped_or2          137 1082.3           
  g9705/in_1                                                             
  g9705/z                (u)  unmapped_complex2       1    7.9           
  g9620/in_1                                                             
  g9620/z                (u)  unmapped_nand2          1    7.9           
  g10782/in_0                                                            
  g10782/z               (u)  unmapped_complex2       1    7.9           
  B_reg[31]/d            <<<  unmapped_d_flop                            
  B_reg[31]/clk               setup                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                            21000 R 
                              uncertainty                                
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : sin
End-point    : u_mtm_Alu_deserializer/B_reg[31]/d
Analysis View: WC_av

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8095ps.
 
          Restructuring (delay-based) mtm_Alu_serializer...
          Done restructuring (delay-based) mtm_Alu_serializer
        Optimizing component mtm_Alu_serializer...
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
          Restructuring (delay-based) mtm_Alu_deserializer...
          Done restructuring (delay-based) mtm_Alu_deserializer
        Optimizing component mtm_Alu_deserializer...
          Restructuring (delay-based) add_unsigned_358...
          Done restructuring (delay-based) add_unsigned_358
        Optimizing component add_unsigned_358...
        Early Area Reclamation for add_unsigned_358 'very_fast' (slack=4987, area=6463)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) sub_unsigned_353...
          Done restructuring (delay-based) sub_unsigned_353
        Optimizing component sub_unsigned_353...
        Early Area Reclamation for sub_unsigned_353 'very_fast' (slack=5904, area=6247)...
          Restructuring (delay-based) sub_unsigned...
          Done restructuring (delay-based) sub_unsigned
        Optimizing component sub_unsigned...
          Restructuring (delay-based) lt_unsigned_356...
          Done restructuring (delay-based) lt_unsigned_356
        Optimizing component lt_unsigned_356...
        Early Area Reclamation for lt_unsigned_356 'very_fast' (slack=10613, area=3518)...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                        Type            Fanout Load Slew Delay Arrival   
                                   (Domain)                (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                 launch                                               0 R 
u_mtm_Alu_deserializer
  A_reg[0]/CLK                                                     0             0 R 
  A_reg[0]/NQ               UCL_DFF(WC_tc)               1 16.6  201  +497     497 R 
  g14887/EIN                                                            +0     497   
  g14887/AUS                UCL_INV2(WC_tc)              3 37.4  217  +160     657 F 
u_mtm_Alu_deserializer/A[0] 
u_mtm_Alu_core/A[0] 
  add_58_19/A[0] 
    g813/EIN                                                            +0     657   
    g813/AUS                UCL_INV2(WC_tc)              2 29.0  185  +129     787 R 
    g804/EIN0                                                           +0     787   
    g804/AUS                UCL_NOR2_2(WC_tc)            2 25.5  199  +154     941 F 
    g796/EIN1                                                           +0     941   
    g796/AUS                UCL_NAND2(WC_tc)             1 18.8  240  +154    1095 R 
    g795/EIN1                                                           +0    1095   
    g795/AUS                UCL_NAND2_2(WC_tc)           2 32.9  211  +144    1240 F 
    g793/EIN1                                                           +0    1240   
    g793/AUS                UCL_NAND2_2(WC_tc)           1 18.8  187  +123    1362 R 
    g791/EIN1                                                           +0    1362   
    g791/AUS                UCL_NAND2_2(WC_tc)           2 32.9  234  +135    1498 F 
    g790/EIN1                                                           +0    1498   
    g790/AUS                UCL_NAND2_2(WC_tc)           1 18.8  190  +127    1625 R 
    g788/EIN1                                                           +0    1625   
    g788/AUS                UCL_NAND2_2(WC_tc)           2 32.9  233  +136    1761 F 
    g787/EIN1                                                           +0    1761   
    g787/AUS                UCL_NAND2_2(WC_tc)           1 18.8  190  +127    1888 R 
    g785/EIN1                                                           +0    1889   
    g785/AUS                UCL_NAND2_2(WC_tc)           1 18.0  182  +106    1995 F 
    g784/CIN                                                            +0    1995   
    g784/COUT               UCL_FA(WC_tc)                1 18.0  287  +413    2408 F 
    g783/CIN                                                            +0    2408   
    g783/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    2847 F 
    g782/CIN                                                            +0    2847   
    g782/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    3286 F 
    g781/CIN                                                            +0    3286   
    g781/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    3725 F 
    g780/CIN                                                            +0    3725   
    g780/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    4164 F 
    g779/CIN                                                            +0    4164   
    g779/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    4603 F 
    g778/CIN                                                            +0    4603   
    g778/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    5042 F 
    g777/CIN                                                            +0    5042   
    g777/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    5480 F 
    g776/CIN                                                            +0    5481   
    g776/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    5919 F 
    g775/CIN                                                            +0    5920   
    g775/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    6358 F 
    g774/CIN                                                            +0    6358   
    g774/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    6797 F 
    g773/CIN                                                            +0    6797   
    g773/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    7236 F 
    g772/CIN                                                            +0    7236   
    g772/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    7675 F 
    g771/CIN                                                            +0    7675   
    g771/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    8114 F 
    g770/CIN                                                            +0    8114   
    g770/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    8553 F 
    g769/CIN                                                            +0    8553   
    g769/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    8992 F 
    g768/CIN                                                            +0    8992   
    g768/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    9430 F 
    g767/CIN                                                            +0    9431   
    g767/COUT               UCL_FA(WC_tc)                1 18.0  287  +439    9869 F 
    g766/CIN                                                            +0    9870   
    g766/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   10308 F 
    g765/CIN                                                            +0   10308   
    g765/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   10747 F 
    g764/CIN                                                            +0   10747   
    g764/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   11186 F 
    g763/CIN                                                            +0   11186   
    g763/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   11625 F 
    g762/CIN                                                            +0   11625   
    g762/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   12064 F 
    g761/CIN                                                            +0   12064   
    g761/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   12503 F 
    g760/CIN                                                            +0   12503   
    g760/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   12942 F 
    g759/CIN                                                            +0   12942   
    g759/COUT               UCL_FA(WC_tc)                1 18.0  287  +439   13381 F 
    g758/CIN                                                            +0   13381   
    g758/S                  UCL_FA(WC_tc)                5 51.8  765  +846   14227 R 
  add_58_19/Z[31] 
  cb_oseqi/add_58_19_Z[31] 
    g6090/EIN                                                           +0   14227   
    g6090/AUS               UCL_INV2(WC_tc)              2 21.4  281  +195   14422 F 
    g5869/EIN0                                                          +0   14422   
    g5869/AUS               UCL_NAND3(WC_tc)             1 13.7  359  +249   14672 R 
    g5860/EIN1                                                          +0   14672   
    g5860/AUS               UCL_NOR2(WC_tc)              1 13.2  358  +164   14836 F 
    g5848/EIN0                                                          +0   14836   
    g5848/AUS               UCL_NAND2A(WC_tc)            1 14.0  236  +168   15004 R 
    g5837/EIN2                                                          +0   15004   
    g5837/AUS               UCL_NOR3(WC_tc)              1 13.9  353  +156   15160 F 
    g5834/EIN1                                                          +0   15161   
    g5834/AUS               UCL_NAND2_WIDEN(WC_tc)       2 21.9  321  +210   15371 R 
    g5829/EIN1                                                          +0   15371   
    g5829/AUS               UCL_NAND2(WC_tc)             1 18.5  415  +265   15636 F 
    g5824/EIN0                                                          +0   15636   
    g5824/AUS               UCL_XOR(WC_tc)               1 18.5  510  +421   16058 F 
    g5818/EIN0                                                          +0   16058   
    g5818/AUS               UCL_XOR(WC_tc)               1 18.5  510  +432   16490 F 
    g5813/EIN0                                                          +0   16490   
    g5813/AUS               UCL_XOR(WC_tc)               2 32.6  729  +540   17030 F 
    g5807/EIN0                                                          +0   17031   
    g5807/AUS               UCL_XOR(WC_tc)               1 18.5  520  +457   17488 F 
    g5806/EIN0                                                          +0   17488   
    g5806/AUS               UCL_XOR(WC_tc)               1 18.5  509  +433   17921 F 
    g5800/EIN0                                                          +0   17921   
    g5800/AUS               UCL_XOR(WC_tc)               1 13.0  424  +389   18310 F 
    g5797/EIN0                                                          +0   18310   
    g5797/AUS               UCL_AOI21(WC_tc)             1 13.9  615  +374   18684 R 
    g5796/EIN1                                                          +0   18684   
    g5796/AUS               UCL_NAND2_WIDEN(WC_tc)       1 12.2  263  +165   18849 F 
    g5795/EIN2                                                          +0   18849   
    g5795/AUS               UCL_AOI21(WC_tc)             1 13.2  575  +289   19138 R 
    g5793/EIN0                                                          +0   19138   
    g5793/AUS               UCL_NAND2A(WC_tc)            1 13.2  386  +266   19403 F 
    CTL_out_reg[2]/D   <<<  UCL_DFF(WC_tc)                              +0   19403   
    CTL_out_reg[2]/CLK      setup                                  0  +109   19512 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                          21000 R 
                            uncertainty                               -300   20700 R 
-------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    1188ps 
Start-point  : u_mtm_Alu_deserializer/A_reg[0]/CLK
End-point    : u_mtm_Alu_core/cb_oseqi/CTL_out_reg[2]/D
Analysis View: WC_av

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                84839        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               316     1188             21000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        Computing net loads.
UM: Capturing floorplan image ...
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             18                                      syn_map
@file(synth_mtmAlu.tcl) 127: 	syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing design 'mtm_Alu' using 'express' effort.
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                84822        0         0         0       73       25

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                84822        0         0         0       73       25

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                84822        0         0         0       73       25

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing design 'mtm_Alu' using 'express' effort.
@file(synth_mtmAlu.tcl) 135:  report qor > qor_syn_opt.rpt
@file(synth_mtmAlu.tcl) 136:  report timing > timing_syn_opt.rpt
@file(synth_mtmAlu.tcl) 137:  report gates > gates_syn_opt.rpt
@file(synth_mtmAlu.tcl) 138:  report summary > summary_syn_opt.rpt
@file(synth_mtmAlu.tcl) 144:   write_design -innovus -basename /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu
Exporting design data for 'mtm_Alu' to /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.v
        : The database contains all the files required to restore the design in the specified application.
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.mmmc.tcl
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS//mtm_Alu.standard_cm.sdc has been written
File /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS//mtm_Alu.mmmc.tcl has been written.
Warning : Expected data not found. [PHYS-61]
        : No power domain bounding box information found.
        : The inclusion of this data is not required, however it is highly recommended in order to achieve the best result. Rerun the command after supplying the data.
No loop breaker instances found (cdn_loop_breaker).
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.mode
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Innovus: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.invs_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.genus_setup.tcl
** To load the database source /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.invs_setup.tcl in an Innovus session.
** To load the database source /home/student/pherian/PPCU_VLSI/TSMC130/VLSI_ALU_PROJECT/synth/RESULTS/mtm_Alu.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'mtm_Alu' (command execution time mm:ss cpu = 00:00, real = 00:02).
.
#@ End verbose source tcl/synth_mtmAlu.tcl
Normal exit.