digraph "CFG for '_Z10mergeGPU1dPhS_S_i' function" {
	label="CFG for '_Z10mergeGPU1dPhS_S_i' function";

	Node0x5f776b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %55\l|{<s0>T|<s1>F}}"];
	Node0x5f776b0:s0 -> Node0x5f77700;
	Node0x5f776b0:s1 -> Node0x5f79640;
	Node0x5f77700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = mul nsw i32 %13, 3\l  %17 = add nsw i32 %16, 2\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %18\l  %20 = load i8, i8 addrspace(1)* %19, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %21 = add nsw i32 %16, 1\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %22\l  %24 = load i8, i8 addrspace(1)* %23, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %25 = sext i32 %16 to i64\l  %26 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %25\l  %27 = load i8, i8 addrspace(1)* %26, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %28 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %18\l  %29 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %22\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %25\l  %33 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %34 = uitofp i8 %20 to float\l  %35 = uitofp i8 %29 to float\l  %36 = fadd contract float %34, %35\l  %37 = fmul contract float %36, 5.000000e-01\l  %38 = fptosi float %37 to i32\l  %39 = uitofp i8 %24 to float\l  %40 = uitofp i8 %31 to float\l  %41 = fadd contract float %39, %40\l  %42 = fmul contract float %41, 5.000000e-01\l  %43 = fptosi float %42 to i32\l  %44 = uitofp i8 %27 to float\l  %45 = uitofp i8 %33 to float\l  %46 = fadd contract float %44, %45\l  %47 = fmul contract float %46, 5.000000e-01\l  %48 = fptosi float %47 to i32\l  %49 = trunc i32 %38 to i8\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %18\l  store i8 %49, i8 addrspace(1)* %50, align 1, !tbaa !7\l  %51 = trunc i32 %43 to i8\l  %52 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %22\l  store i8 %51, i8 addrspace(1)* %52, align 1, !tbaa !7\l  %53 = trunc i32 %48 to i8\l  %54 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %25\l  store i8 %53, i8 addrspace(1)* %54, align 1, !tbaa !7\l  br label %55\l}"];
	Node0x5f77700 -> Node0x5f79640;
	Node0x5f79640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
