Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Thu Mar 11 10:03:48 2021
| Host         : hw-dev running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpt -pb tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.pb -rpx tri_mode_ethernet_mac_0_example_design_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : tri_mode_ethernet_mac_0_example_design_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.256        0.000                      0                25551        0.015        0.000                      0                25439        2.750        0.000                       0                 13432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clocking_wizard/inst/clk_in1                                                                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clk_out3_clk_wiz_0                                                                        {2.500 12.500}       20.000          50.000          
  clk_out4_clk_wiz_0                                                                        {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  {0.000 20.000}       40.000          25.000          
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocking_wizard/inst/clk_in1                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              0.256        0.000                      0                 7619        0.015        0.000                      0                 7619        2.750        0.000                       0                  3950  
  clk_out2_clk_wiz_0                                                                             14.599        0.000                      0                  434        0.019        0.000                      0                  434        9.020        0.000                       0                   275  
  clk_out3_clk_wiz_0                                                                                                                                                                                                                         17.845        0.000                       0                     2  
  clk_out4_clk_wiz_0                                                                              2.487        0.000                      0                 2929        0.083        0.000                      0                 2929        2.750        0.000                       0                   913  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.718        0.000                      0                  943        0.097        0.000                      0                  943       15.250        0.000                       0                   495  
sys_clk_pin                                                                                       2.447        0.000                      0                 9654        0.023        0.000                      0                 9654        3.750        0.000                       0                  6041  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       33.479        0.000                      0                 1801        0.072        0.000                      0                 1801       18.750        0.000                       0                   808  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                       32.671        0.000                      0                 1831        0.119        0.000                      0                 1831       19.020        0.000                       0                   944  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                1.824        0.000                      0                   51                                                                        
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  clk_out1_clk_wiz_0                                                                                2.124        0.000                      0                   41                                                                        
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  clk_out1_clk_wiz_0                                                                                1.651        0.000                      0                   36                                                                        
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                1.490        0.000                      0                    1        0.216        0.000                      0                    1  
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                  clk_out2_clk_wiz_0                                                                               15.810        0.000                      0                    6        0.591        0.000                      0                    6  
clk_out1_clk_wiz_0                                                                          clk_out4_clk_wiz_0                                                                                3.797        0.000                      0                   18                                                                        
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.702        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      31.662        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                        1.987        0.000                      0                    7                                                                        
clk_out2_clk_wiz_0                                                                          trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       17.626        0.000                      0                    6        0.121        0.000                      0                    6  
clk_out4_clk_wiz_0                                                                          trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                        4.661        0.000                      0                    6                                                                        
clk_out1_clk_wiz_0                                                                          trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                        1.976        0.000                      0                    3                                                                        
trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk                        4.843        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                3.135        0.000                      0                    6        1.214        0.000                      0                    6  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.164        0.000                      0                  100        0.336        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       6.533        0.000                      0                  108        0.366        0.000                      0                  108  
**async_default**                                                                           trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk                       38.655        0.000                      0                    1        0.377        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocking_wizard/inst/clk_in1
  To Clock:  clocking_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocking_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][505]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 3.722ns (48.969%)  route 3.879ns (51.031%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.836 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[3]
                         net (fo=1, routed)           0.419     7.255    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[7]
    SLICE_X37Y132        LUT6 (Prop_lut6_I4_O)        0.306     7.561 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.607     8.168    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_7_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I2_O)        0.124     8.292 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.294     8.586    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_1_n_0
    SLICE_X30Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0/O
                         net (fo=3, routed)           0.506     9.217    u_ila_0/inst/ila_core_inst/probe15[7]
    SLICE_X34Y134        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][505]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.500     9.503    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y134        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][505]_srl8/CLK
                         clock pessimism              0.094     9.597    
                         clock uncertainty           -0.072     9.525    
    SLICE_X34Y134        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     9.473    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][505]_srl8
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 3.644ns (48.310%)  route 3.899ns (51.690%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.762 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[2]
                         net (fo=1, routed)           0.422     7.184    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[6]
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.302     7.486 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.586     8.072    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8_n_0
    SLICE_X33Y134        LUT5 (Prop_lut5_I0_O)        0.124     8.196 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.343     8.539    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0/O
                         net (fo=3, routed)           0.496     9.159    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tdata[6]
    SLICE_X33Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_clock
    SLICE_X33Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]/C
                         clock pessimism              0.077     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X33Y134        FDRE (Setup_fdre_C_D)       -0.081     9.428    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 3.644ns (48.392%)  route 3.886ns (51.608%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.762 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[2]
                         net (fo=1, routed)           0.422     7.184    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[6]
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.302     7.486 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.586     8.072    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8_n_0
    SLICE_X33Y134        LUT5 (Prop_lut5_I0_O)        0.124     8.196 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.343     8.539    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0/O
                         net (fo=3, routed)           0.483     9.146    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe15[6]
    SLICE_X33Y135        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.502     9.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X33Y135        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.077     9.582    
                         clock uncertainty           -0.072     9.510    
    SLICE_X33Y135        FDRE (Setup_fdre_C_D)       -0.067     9.443    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][504]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 3.644ns (48.184%)  route 3.919ns (51.817%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.762 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[2]
                         net (fo=1, routed)           0.422     7.184    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[6]
    SLICE_X33Y133        LUT6 (Prop_lut6_I2_O)        0.302     7.486 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.586     8.072    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_8_n_0
    SLICE_X33Y134        LUT5 (Prop_lut5_I0_O)        0.124     8.196 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.343     8.539    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0_i_3_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I3_O)        0.124     8.663 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[6]_INST_0/O
                         net (fo=3, routed)           0.516     9.179    u_ila_0/inst/ila_core_inst/probe15[6]
    SLICE_X34Y134        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][504]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.500     9.503    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y134        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][504]_srl8/CLK
                         clock pessimism              0.094     9.597    
                         clock uncertainty           -0.072     9.525    
    SLICE_X34Y134        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     9.478    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][504]_srl8
  -------------------------------------------------------------------
                         required time                          9.478    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][501]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.836ns (50.695%)  route 3.731ns (49.305%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.637    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.950 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15/O[3]
                         net (fo=1, routed)           0.550     7.500    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[11]
    SLICE_X33Y134        LUT5 (Prop_lut5_I2_O)        0.306     7.806 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.351     8.157    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_7_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.124     8.281 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     8.561    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0/O
                         net (fo=3, routed)           0.498     9.183    u_ila_0/inst/ila_core_inst/probe15[3]
    SLICE_X34Y135        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][501]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y135        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][501]_srl8/CLK
                         clock pessimism              0.094     9.598    
                         clock uncertainty           -0.072     9.526    
    SLICE_X34Y135        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     9.496    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][501]_srl8
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 3.624ns (48.312%)  route 3.877ns (51.688%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.745 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[0]
                         net (fo=1, routed)           0.482     7.227    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[4]
    SLICE_X38Y135        LUT4 (Prop_lut4_I3_O)        0.299     7.526 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.495     8.021    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_9_n_0
    SLICE_X39Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.145 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.306     8.450    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0_i_2_n_0
    SLICE_X37Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.574 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[4]_INST_0/O
                         net (fo=3, routed)           0.543     9.117    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe15[4]
    SLICE_X37Y135        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X37Y135        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.094     9.598    
                         clock uncertainty           -0.072     9.526    
    SLICE_X37Y135        FDRE (Setup_fdre_C_D)       -0.058     9.468    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 3.722ns (50.027%)  route 3.718ns (49.973%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.836 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/O[3]
                         net (fo=1, routed)           0.419     7.255    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[7]
    SLICE_X37Y132        LUT6 (Prop_lut6_I4_O)        0.306     7.561 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.607     8.168    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_7_n_0
    SLICE_X33Y135        LUT6 (Prop_lut6_I2_O)        0.124     8.292 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.294     8.586    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0_i_1_n_0
    SLICE_X30Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.710 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[7]_INST_0/O
                         net (fo=3, routed)           0.346     9.056    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tdata[7]
    SLICE_X32Y135        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.502     9.505    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_clock
    SLICE_X32Y135        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]/C
                         clock pessimism              0.077     9.582    
                         clock uncertainty           -0.072     9.510    
    SLICE_X32Y135        FDRE (Setup_fdre_C_D)       -0.081     9.429    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 3.968ns (53.274%)  route 3.480ns (46.726%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.637    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.751    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.085 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.443     7.528    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[13]
    SLICE_X33Y135        LUT5 (Prop_lut5_I2_O)        0.303     7.831 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.420     8.250    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_4_n_0
    SLICE_X32Y135        LUT6 (Prop_lut6_I2_O)        0.124     8.374 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.159     8.533    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_1_n_0
    SLICE_X32Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.657 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0/O
                         net (fo=3, routed)           0.408     9.064    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tdata[5]
    SLICE_X32Y135        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.502     9.505    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_clock
    SLICE_X32Y135        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]/C
                         clock pessimism              0.077     9.582    
                         clock uncertainty           -0.072     9.510    
    SLICE_X32Y135        FDRE (Setup_fdre_C_D)       -0.067     9.443    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][503]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 3.968ns (51.681%)  route 3.710ns (48.319%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.637    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.751 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.751    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.085 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_22/O[1]
                         net (fo=1, routed)           0.443     7.528    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[13]
    SLICE_X33Y135        LUT5 (Prop_lut5_I2_O)        0.303     7.831 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.420     8.250    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_4_n_0
    SLICE_X32Y135        LUT6 (Prop_lut6_I2_O)        0.124     8.374 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.159     8.533    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0_i_1_n_0
    SLICE_X32Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.657 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[5]_INST_0/O
                         net (fo=3, routed)           0.637     9.294    u_ila_0/inst/ila_core_inst/probe15[5]
    SLICE_X34Y135        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][503]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X34Y135        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][503]_srl8/CLK
                         clock pessimism              0.094     9.598    
                         clock uncertainty           -0.072     9.526    
    SLICE_X34Y135        SRL16E (Setup_srl16e_CLK_D)
                                                      0.159     9.685    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][503]_srl8
  -------------------------------------------------------------------
                         required time                          9.685    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 nn/ip_latch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 3.836ns (51.690%)  route 3.585ns (48.310%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.614     1.616    nn/clock
    SLICE_X34Y130        FDRE                                         r  nn/ip_latch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y130        FDRE (Prop_fdre_C_Q)         0.518     2.134 r  nn/ip_latch_reg[20]/Q
                         net (fo=4, routed)           0.473     2.607    ip_layer_inst/RECIPIENT_IP_ADDRESS[11]
    SLICE_X34Y130        LUT2 (Prop_lut2_I1_O)        0.124     2.731 f  ip_layer_inst/sum__1_carry__0_i_11/O
                         net (fo=2, routed)           0.183     2.914    ip_layer_inst/sum__1_carry__0_i_11_n_0
    SLICE_X34Y130        LUT3 (Prop_lut3_I0_O)        0.124     3.038 r  ip_layer_inst/sum__1_carry__0_i_3/O
                         net (fo=2, routed)           0.805     3.843    ip_layer_inst/sum__1_carry__0_i_3_n_0
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.124     3.967 r  ip_layer_inst/sum__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.967    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_1[1]
    SLICE_X35Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.517 r  ip_layer_inst/tx/get_checksum/sum__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.517    ip_layer_inst/tx/get_checksum/sum__1_carry__0_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.631 r  ip_layer_inst/tx/get_checksum/sum__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.631    ip_layer_inst/tx/get_checksum/sum__1_carry__1_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.745 r  ip_layer_inst/tx/get_checksum/sum__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.745    ip_layer_inst/tx/get_checksum/sum__1_carry__2_n_0
    SLICE_X35Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.079 r  ip_layer_inst/tx/get_checksum/sum__1_carry__3/O[1]
                         net (fo=2, routed)           0.591     5.670    ip_layer_inst/tx/get_checksum/p_1_in[1]
    SLICE_X36Y132        LUT2 (Prop_lut2_I0_O)        0.303     5.973 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     5.973    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_18_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.523 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.523    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_13_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.637 r  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.637    ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[7]_INST_0_i_19_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.950 f  ip_layer_inst/tx/get_checksum/TX_AXIS_TDATA[3]_INST_0_i_15/O[3]
                         net (fo=1, routed)           0.550     7.500    ip_layer_inst/tx/state_counter_business_logic/sum_plus_carry[11]
    SLICE_X33Y134        LUT5 (Prop_lut5_I2_O)        0.306     7.806 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.351     8.157    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_7_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.124     8.281 f  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.280     8.561    ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0_i_2_n_0
    SLICE_X32Y134        LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  ip_layer_inst/tx/state_counter_business_logic/TX_AXIS_TDATA[3]_INST_0/O
                         net (fo=3, routed)           0.353     9.037    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_fifo_tdata[3]
    SLICE_X33Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_fifo_clock
    SLICE_X33Y134        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]/C
                         clock pessimism              0.077     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X33Y134        FDRE (Setup_fdre_C_D)       -0.067     9.442    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_data_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][450]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.300%)  route 0.206ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.563     0.565    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y130         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][450]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][450]/Q
                         net (fo=1, routed)           0.206     0.935    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[0]
    RAMB36_X0Y26         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.877     0.879    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y26         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.624    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.920    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][437]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.559     0.561    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y123         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][437]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][437]/Q
                         net (fo=1, routed)           0.171     0.880    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[21]
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.869     0.871    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.616    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.242     0.858    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.552     0.554    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X62Y123        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.148     0.702 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][149]/Q
                         net (fo=1, routed)           0.171     0.873    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[21]
    RAMB36_X1Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.862     0.864    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y24         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.609    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.242     0.851    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y188        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y188        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/Q
                         net (fo=158, routed)         0.134     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/A3
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.922     0.924    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/WCLK
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.261     0.663    
    SLICE_X30Y188        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y188        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y188        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/Q
                         net (fo=158, routed)         0.134     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/A3
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.922     0.924    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/WCLK
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.261     0.663    
    SLICE_X30Y188        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y188        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y188        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/Q
                         net (fo=158, routed)         0.134     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/A3
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.922     0.924    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.261     0.663    
    SLICE_X30Y188        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.216%)  route 0.134ns (48.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y188        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y188        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[3]/Q
                         net (fo=158, routed)         0.134     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/A3
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.922     0.924    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X30Y188        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.261     0.663    
    SLICE_X30Y188        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.647     0.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y187        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y187        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=158, routed)         0.105     0.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/A4
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.920     0.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/WCLK
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.260     0.662    
    SLICE_X30Y187        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.647     0.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y187        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y187        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=158, routed)         0.105     0.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/A4
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.920     0.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/WCLK
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.260     0.662    
    SLICE_X30Y187        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.647     0.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X31Y187        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y187        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[4]/Q
                         net (fo=158, routed)         0.105     0.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/A4
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.920     0.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/WCLK
    SLICE_X30Y187        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.260     0.662    
    SLICE_X30Y187        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.862    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocking_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y40     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y27     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y26     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y28     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y23     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y24     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y185    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y185    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.599ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.648ns (32.902%)  route 3.361ns (67.098%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.806     1.808    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X39Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.419     2.227 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/Q
                         net (fo=8, routed)           0.929     3.157    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X38Y162        SRL16E (Prop_srl16e_A2_Q)    0.323     3.480 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524     4.004    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X38Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     4.758 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.252     6.010    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X35Y160        LUT2 (Prop_lut2_I1_O)        0.152     6.162 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.655     6.817    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X35Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.679    21.682    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X35Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.086    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X35Y159        FDRE (Setup_fdre_C_D)       -0.269    21.416    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         21.416    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                 14.599    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.341ns (25.539%)  route 3.910ns (74.461%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.810     1.812    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X31Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y158        FDRE (Prop_fdre_C_Q)         0.456     2.268 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/Q
                         net (fo=6, routed)           1.493     3.761    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X14Y160        SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     3.885 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           1.308     5.193    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X30Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.830 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.109     6.939    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X35Y160        LUT2 (Prop_lut2_I1_O)        0.124     7.063 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     7.063    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X35Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.679    21.682    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X35Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.086    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X35Y160        FDRE (Setup_fdre_C_D)        0.029    21.714    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         21.714    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.734ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.966ns (20.474%)  route 3.752ns (79.526%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.633     5.003    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X34Y160        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.127 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.670     5.797    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X34Y160        LUT3 (Prop_lut3_I0_O)        0.124     5.921 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.600     6.522    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/cmp_reset
    SLICE_X35Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.679    21.682    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X35Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.086    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X35Y160        FDRE (Setup_fdre_C_R)       -0.429    21.256    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                         21.256    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                 14.734    

Slack (MET) :             14.829ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.966ns (20.902%)  route 3.656ns (79.098%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 21.680 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.633     5.003    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X34Y160        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.127 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.670     5.797    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X34Y160        LUT3 (Prop_lut3_I0_O)        0.124     5.921 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.504     6.425    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X39Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.677    21.680    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X39Y160        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.086    21.766    
                         clock uncertainty           -0.084    21.683    
    SLICE_X39Y160        FDRE (Setup_fdre_C_R)       -0.429    21.254    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 14.829    

Slack (MET) :             14.831ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.966ns (20.904%)  route 3.655ns (79.096%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.633     5.003    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/A[3]
    SLICE_X34Y160        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.127 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.670     5.797    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_1
    SLICE_X34Y160        LUT3 (Prop_lut3_I0_O)        0.124     5.921 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1/O
                         net (fo=3, routed)           0.503     6.424    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/cmp_reset
    SLICE_X35Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.679    21.682    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X35Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.086    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X35Y159        FDRE (Setup_fdre_C_R)       -0.429    21.256    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                         21.256    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 14.831    

Slack (MET) :             14.889ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.966ns (21.164%)  route 3.598ns (78.836%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.590     4.960    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][1]
    SLICE_X34Y158        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.084 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     5.739    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y158        LUT3 (Prop_lut3_I2_O)        0.124     5.863 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.505     6.368    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.680    21.683    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X32Y159        FDRE (Setup_fdre_C_R)       -0.429    21.257    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 14.889    

Slack (MET) :             14.889ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.966ns (21.164%)  route 3.598ns (78.836%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.590     4.960    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][1]
    SLICE_X34Y158        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.084 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     5.739    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y158        LUT3 (Prop_lut3_I2_O)        0.124     5.863 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.505     6.368    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.680    21.683    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X32Y159        FDRE (Setup_fdre_C_R)       -0.429    21.257    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 14.889    

Slack (MET) :             14.889ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.966ns (21.164%)  route 3.598ns (78.836%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.590     4.960    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][1]
    SLICE_X34Y158        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.084 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     5.739    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y158        LUT3 (Prop_lut3_I2_O)        0.124     5.863 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.505     6.368    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.680    21.683    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X32Y159        FDRE (Setup_fdre_C_R)       -0.429    21.257    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 14.889    

Slack (MET) :             14.889ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.966ns (21.164%)  route 3.598ns (78.836%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.590     4.960    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][1]
    SLICE_X34Y158        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.084 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     5.739    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y158        LUT3 (Prop_lut3_I2_O)        0.124     5.863 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.505     6.368    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.680    21.683    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X32Y159        FDRE (Setup_fdre_C_R)       -0.429    21.257    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 14.889    

Slack (MET) :             14.889ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.966ns (21.164%)  route 3.598ns (78.836%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.801     1.803    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.419     2.222 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/Q
                         net (fo=1, routed)           0.849     3.071    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X43Y163        LUT2 (Prop_lut2_I0_O)        0.299     3.370 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1/O
                         net (fo=19, routed)          1.590     4.960    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/capture_qual_ctrl_reg[0][1]
    SLICE_X34Y158        SRLC32E (Prop_srlc32e_A[3]_Q)
                                                      0.124     5.084 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.655     5.739    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X35Y158        LUT3 (Prop_lut3_I2_O)        0.124     5.863 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[9]_i_1/O
                         net (fo=10, routed)          0.505     6.368    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.680    21.683    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[9]
    SLICE_X32Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X32Y159        FDRE (Setup_fdre_C_R)       -0.429    21.257    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.257    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                 14.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.651     0.653    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y161         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y161         FDRE (Prop_fdre_C_Q)         0.148     0.801 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.170     0.971    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[4]
    RAMB18_X0Y64         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.966     0.968    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y64         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.259     0.709    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243     0.952    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.651     0.653    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X8Y161         FDRE                                         r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y161         FDRE (Prop_fdre_C_Q)         0.148     0.801 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.170     0.971    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB18_X0Y64         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.966     0.968    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0
    RAMB18_X0Y64         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.259     0.709    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.242     0.951    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.642     0.644    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y163        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.841    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.916     0.918    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y163        FDRE                                         r  u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism             -0.274     0.644    
    SLICE_X43Y163        FDRE (Hold_fdre_C_D)         0.075     0.719    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.641     0.643    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y166        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.840    u_ila_1/inst/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X43Y166        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.914     0.916    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y166        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism             -0.273     0.643    
    SLICE_X43Y166        FDRE (Hold_fdre_C_D)         0.075     0.718    u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.649     0.651    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X33Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y159        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.848    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[5]
    SLICE_X33Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.923     0.925    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X33Y159        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X33Y159        FDRE (Hold_fdre_C_D)         0.075     0.726    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.649     0.651    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X29Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y158        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     0.848    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[8]
    SLICE_X29Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.924     0.926    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X29Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]/C
                         clock pessimism             -0.275     0.651    
    SLICE_X29Y158        FDRE (Hold_fdre_C_D)         0.075     0.726    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X27Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y158        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.056     0.849    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X27Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.926     0.928    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X27Y158        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism             -0.276     0.652    
    SLICE_X27Y158        FDRE (Hold_fdre_C_D)         0.075     0.727    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.640     0.642    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y167        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[1]/Q
                         net (fo=1, routed)           0.056     0.839    u_ila_1/inst/ila_core_inst/debug_data_in_sync1[1]
    SLICE_X41Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.914     0.916    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[1]/C
                         clock pessimism             -0.274     0.642    
    SLICE_X41Y167        FDRE (Hold_fdre_C_D)         0.075     0.717    u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.639     0.641    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y168        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y168        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[3]/Q
                         net (fo=1, routed)           0.056     0.838    u_ila_1/inst/ila_core_inst/debug_data_in_sync1[3]
    SLICE_X43Y168        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.912     0.914    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y168        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[3]/C
                         clock pessimism             -0.273     0.641    
    SLICE_X43Y168        FDRE (Hold_fdre_C_D)         0.075     0.716    u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.640     0.642    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y167        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  u_ila_1/inst/ila_core_inst/debug_data_in_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     0.839    u_ila_1/inst/ila_core_inst/debug_data_in_sync1[5]
    SLICE_X43Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.913     0.915    u_ila_1/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y167        FDRE                                         r  u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[5]/C
                         clock pessimism             -0.273     0.642    
    SLICE_X43Y167        FDRE (Hold_fdre_C_D)         0.075     0.717    u_ila_1/inst/ila_core_inst/debug_data_in_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clocking_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y64     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    clocking_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y102    u_ila_1/inst/ack_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y102    u_ila_1/inst/ack_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y162    u_ila_1/inst/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y163    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y163    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y163    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y163    u_ila_1/inst/ila_core_inst/capture_qual_ctrl_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y159    mii_to_rmii/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y161     u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { clocking_wizard/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clocking_wizard/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.704ns (14.406%)  route 4.183ns (85.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         2.645     4.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X23Y181        LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.011     6.123    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X23Y171        LUT2 (Prop_lut2_I1_O)        0.124     6.247 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.528     6.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X23Y171        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.704ns (14.406%)  route 4.183ns (85.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         2.645     4.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X23Y181        LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.011     6.123    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X23Y171        LUT2 (Prop_lut2_I1_O)        0.124     6.247 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.528     6.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X23Y171        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.704ns (14.406%)  route 4.183ns (85.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         2.645     4.988    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X23Y181        LUT6 (Prop_lut6_I0_O)        0.124     5.112 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           1.011     6.123    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0
    SLICE_X23Y171        LUT2 (Prop_lut2_I1_O)        0.124     6.247 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.528     6.774    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X23Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X23Y171        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.580ns (12.056%)  route 4.231ns (87.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.133     5.476    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X22Y185        LUT3 (Prop_lut3_I0_O)        0.124     5.600 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=17, routed)          1.098     6.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[1]/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.580ns (12.056%)  route 4.231ns (87.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.133     5.476    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X22Y185        LUT3 (Prop_lut3_I0_O)        0.124     5.600 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=17, routed)          1.098     6.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[2]/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.580ns (12.056%)  route 4.231ns (87.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.133     5.476    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X22Y185        LUT3 (Prop_lut3_I0_O)        0.124     5.600 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=17, routed)          1.098     6.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[4]/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.580ns (12.056%)  route 4.231ns (87.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 9.676 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.133     5.476    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X22Y185        LUT3 (Prop_lut3_I0_O)        0.124     5.600 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1/O
                         net (fo=17, routed)          1.098     6.698    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[0]_0[0]
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.673     9.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y180        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]/C
                         clock pessimism              0.086     9.762    
                         clock uncertainty           -0.072     9.690    
    SLICE_X26Y180        FDRE (Setup_fdre_C_R)       -0.429     9.261    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.580ns (12.395%)  route 4.099ns (87.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 9.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.531     5.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X31Y176        LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/mdio_enabled.count_int[5]_i_1/O
                         net (fo=6, routed)           0.569     6.567    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf_n_146
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.667     9.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[0]/C
                         clock pessimism              0.086     9.756    
                         clock uncertainty           -0.072     9.684    
    SLICE_X30Y176        FDRE (Setup_fdre_C_R)       -0.524     9.160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[0]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.580ns (12.395%)  route 4.099ns (87.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 9.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.531     5.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X31Y176        LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/mdio_enabled.count_int[5]_i_1/O
                         net (fo=6, routed)           0.569     6.567    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf_n_146
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.667     9.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[1]/C
                         clock pessimism              0.086     9.756    
                         clock uncertainty           -0.072     9.684    
    SLICE_X30Y176        FDRE (Setup_fdre_C_R)       -0.524     9.160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_clk_wiz_0 rise@8.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.580ns (12.395%)  route 4.099ns (87.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 9.670 - 8.000 ) 
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.885     1.887    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X7Y182         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_fdre_C_Q)         0.456     2.343 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=358, routed)         3.531     5.874    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_mgmt_host_reset
    SLICE_X31Y176        LUT3 (Prop_lut3_I2_O)        0.124     5.998 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/mdio_enabled.count_int[5]_i_1/O
                         net (fo=6, routed)           0.569     6.567    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf_n_146
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         1.667     9.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X30Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[2]/C
                         clock pessimism              0.086     9.756    
                         clock uncertainty           -0.072     9.684    
    SLICE_X30Y176        FDRE (Setup_fdre_C_R)       -0.524     9.160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.count_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  2.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y183        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDSE (Prop_fdse_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.265     1.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/A0
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.921     0.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/WCLK
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
                         clock pessimism             -0.260     0.663    
    SLICE_X10Y183        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y183        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDSE (Prop_fdse_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.265     1.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/A0
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.921     0.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/WCLK
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.260     0.663    
    SLICE_X10Y183        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[0].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y183        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDSE (Prop_fdse_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.265     1.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/A0
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.921     0.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/WCLK
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
                         clock pessimism             -0.260     0.663    
    SLICE_X10Y183        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.731%)  route 0.265ns (65.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.648     0.650    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X11Y183        FDSE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y183        FDSE (Prop_fdse_C_Q)         0.141     0.791 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[0]/Q
                         net (fo=245, routed)         0.265     1.056    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/A0
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.921     0.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/WCLK
    SLICE_X10Y183        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.260     0.663    
    SLICE_X10Y183        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[1].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.733%)  route 0.148ns (51.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.642     0.644    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X16Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y177        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/Q
                         net (fo=20, routed)          0.148     0.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/D
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.913     0.915    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/WCLK
    SLICE_X14Y176        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
                         clock pessimism             -0.238     0.677    
    SLICE_X14Y176        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.823    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_rdce_re_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.649     0.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_rdce_re_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y186        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_rdce_re_int_reg/Q
                         net (fo=5, routed)           0.066     0.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_rdce_re_int
    SLICE_X10Y186        LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_i_1/O
                         net (fo=1, routed)           0.000     0.903    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_i_1_n_0
    SLICE_X10Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.923     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X10Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg/C
                         clock pessimism             -0.261     0.664    
    SLICE_X10Y186        FDRE (Hold_fdre_C_D)         0.121     0.785    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_access_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.649     0.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/bus2ip_clk
    SLICE_X25Y189        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y189        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     0.848    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync0
    SLICE_X25Y189        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.925     0.927    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/bus2ip_clk
    SLICE_X25Y189        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1/C
                         clock pessimism             -0.276     0.651    
    SLICE_X25Y189        FDRE (Hold_fdre_C_D)         0.075     0.726    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_response/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.649     0.651    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y186         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y186         FDRE (Prop_fdre_C_Q)         0.141     0.792 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[17]/Q
                         net (fo=1, routed)           0.056     0.848    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg_n_0_[17]
    SLICE_X9Y186         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.923     0.925    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X9Y186         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[9]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X9Y186         FDRE (Hold_fdre_C_D)         0.071     0.722    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.650     0.652    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X18Y189        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y189        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     0.858    axi_lite_controller/update_speed_sync_inst/data_sync0
    SLICE_X18Y189        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.926     0.928    axi_lite_controller/update_speed_sync_inst/clk
    SLICE_X18Y189        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg1/C
                         clock pessimism             -0.276     0.652    
    SLICE_X18Y189        FDRE (Hold_fdre_C_D)         0.075     0.727    axi_lite_controller/update_speed_sync_inst/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.647     0.649    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/bus2ip_clk
    SLICE_X16Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y183        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     0.855    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync0
    SLICE_X16Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout4_buf/O
                         net (fo=911, routed)         0.921     0.923    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/bus2ip_clk
    SLICE_X16Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1/C
                         clock pessimism             -0.274     0.649    
    SLICE_X16Y183        FDRE (Hold_fdre_C_D)         0.075     0.724    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/intc_control.intc/gen_sync[0].sync_request/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocking_wizard/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    clocking_wizard/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X20Y189    axi_lite_controller/FSM_onehot_axi_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X22Y188    axi_lite_controller/FSM_onehot_axi_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y189    axi_lite_controller/FSM_onehot_axi_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y189    axi_lite_controller/FSM_onehot_axi_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y190    axi_lite_controller/FSM_onehot_axi_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y190    axi_lite_controller/FSM_onehot_axi_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y190    axi_lite_controller/FSM_onehot_axi_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y190    axi_lite_controller/FSM_onehot_axi_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X12Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X8Y178     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X8Y178     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X8Y178     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X8Y178     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X10Y178    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_addresses/byte_wide_ram[2].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y176    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y176    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y176    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y176    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X14Y180    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clocking_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clocking_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 1.754ns (27.833%)  route 4.548ns (72.167%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.474 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.090     9.277    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y167        LUT6 (Prop_lut6_I0_O)        0.124     9.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.661    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X74Y167        LUT6 (Prop_lut6_I0_O)        0.124    10.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X74Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.714    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.387    36.862    
                         clock uncertainty           -0.035    36.826    
    SLICE_X74Y167        FDRE (Setup_fdre_C_D)        0.077    36.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.718    

Slack (MET) :             26.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 1.754ns (28.246%)  route 4.456ns (71.754%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.855     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y167        LUT3 (Prop_lut3_I1_O)        0.124    10.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.094    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X73Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X73Y167        FDRE (Setup_fdre_C_D)        0.029    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.837    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 26.744    

Slack (MET) :             26.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.754ns (29.307%)  route 4.231ns (70.693%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.630     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y167        LUT3 (Prop_lut3_I1_O)        0.124     9.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X73Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X73Y167        FDRE (Setup_fdre_C_D)        0.031    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 26.971    

Slack (MET) :             27.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.754ns (29.926%)  route 4.107ns (70.073%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.474 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.506     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X74Y167        LUT6 (Prop_lut6_I2_O)        0.124     9.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X74Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.714    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.387    36.862    
                         clock uncertainty           -0.035    36.826    
    SLICE_X74Y167        FDRE (Setup_fdre_C_D)        0.081    36.907    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                 27.163    

Slack (MET) :             27.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.754ns (30.096%)  route 4.074ns (69.904%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 36.474 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.808     8.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X75Y167        LUT6 (Prop_lut6_I5_O)        0.124     9.119 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.469     9.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X75Y167        LUT6 (Prop_lut6_I5_O)        0.124     9.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.712    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.714    36.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.409    36.884    
                         clock uncertainty           -0.035    36.848    
    SLICE_X75Y167        FDRE (Setup_fdre_C_D)        0.029    36.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 27.166    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.754ns (30.690%)  route 3.961ns (69.310%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.360     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y167        LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X72Y167        FDRE (Setup_fdre_C_D)        0.029    36.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.837    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.754ns (30.690%)  route 3.961ns (69.310%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.360     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y167        LUT3 (Prop_lut3_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.599    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X72Y167        FDRE (Setup_fdre_C_D)        0.032    36.840    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.840    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 27.241    

Slack (MET) :             27.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.754ns (30.706%)  route 3.958ns (69.294%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.357     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y167        LUT3 (Prop_lut3_I1_O)        0.124     9.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X72Y167        FDRE (Setup_fdre_C_D)        0.031    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 27.243    

Slack (MET) :             27.244ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.712ns  (logic 1.754ns (30.707%)  route 3.958ns (69.293%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 36.475 - 33.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.842     3.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.419     4.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.841     6.144    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X80Y164        LUT4 (Prop_lut4_I3_O)        0.299     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.955     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X79Y165        LUT6 (Prop_lut6_I1_O)        0.124     7.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     7.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X79Y165        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X79Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y167        LUT5 (Prop_lut5_I1_O)        0.124     9.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.357     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y167        LUT3 (Prop_lut3_I1_O)        0.124     9.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.715    36.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.368    36.844    
                         clock uncertainty           -0.035    36.808    
    SLICE_X72Y167        FDRE (Setup_fdre_C_D)        0.031    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 27.244    

Slack (MET) :             27.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 0.704ns (13.167%)  route 4.643ns (86.833%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.418ns = ( 36.418 - 33.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.833     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y173        FDRE (Prop_fdre_C_Q)         0.456     4.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.809     6.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in
    SLICE_X63Y177        LUT3 (Prop_lut3_I1_O)        0.124     6.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.459     7.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X64Y182        LUT4 (Prop_lut4_I3_O)        0.124     7.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.375     9.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X61Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.658    36.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X61Y178        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.368    36.787    
                         clock uncertainty           -0.035    36.751    
    SLICE_X61Y178        FDRE (Setup_fdre_C_CE)      -0.205    36.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                 27.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE (Prop_fdce_C_Q)         0.128     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.908     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.384     1.445    
    SLICE_X58Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.636     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X63Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y178        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/Q
                         net (fo=1, routed)           0.056     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][13]
    SLICE_X62Y178        LUT5 (Prop_lut5_I4_O)        0.045     1.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     1.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X62Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.909     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X62Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.384     1.446    
    SLICE_X62Y178        FDCE (Hold_fdce_C_D)         0.120     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.634     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X60Y171        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y171        FDCE (Prop_fdce_C_Q)         0.164     1.595 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.113     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X58Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.907     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y171        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.383     1.445    
    SLICE_X58Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.638     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y169        FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.911     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.397     1.435    
    SLICE_X63Y169        FDCE (Hold_fdce_C_D)         0.076     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.637     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y170        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y170        FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X65Y170        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.911     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y170        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.398     1.434    
    SLICE_X65Y170        FDPE (Hold_fdpe_C_D)         0.075     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.634     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X63Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y173        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X63Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.906     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X63Y173        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.396     1.431    
    SLICE_X63Y173        FDRE (Hold_fdre_C_D)         0.075     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.638     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X63Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y180        FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.911     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X63Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.397     1.435    
    SLICE_X63Y180        FDCE (Hold_fdce_C_D)         0.075     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.635     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X59Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y170        FDCE (Prop_fdce_C_Q)         0.128     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.074     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.908     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X58Y170        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.384     1.445    
    SLICE_X58Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.638     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180        FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.398     1.435    
    SLICE_X64Y180        FDCE (Hold_fdce_C_D)         0.076     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.638     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y169        FDCE (Prop_fdce_C_Q)         0.141     1.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.911     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.397     1.435    
    SLICE_X63Y169        FDCE (Hold_fdce_C_D)         0.071     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y176  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y175  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X74Y180  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X75Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X56Y170  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y171  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y171  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.715ns (9.602%)  route 6.731ns (90.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.795     5.398    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.419     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=49, routed)          6.731    12.548    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_di_o[11]
    SLICE_X41Y156        LUT6 (Prop_lut6_I1_O)        0.296    12.844 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow[11]_i_1__29/O
                         net (fo=1, routed)           0.000    12.844    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow[11]
    SLICE_X41Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.676    15.098    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_o
    SLICE_X41Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.197    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X41Y156        FDRE (Setup_fdre_C_D)        0.031    15.291    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 0.580ns (7.672%)  route 6.980ns (92.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.790     5.393    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.456     5.849 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=49, routed)          6.980    12.829    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_di_o[6]
    SLICE_X60Y153        LUT6 (Prop_lut6_I1_O)        0.124    12.953 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[6]_i_1__27/O
                         net (fo=1, routed)           0.000    12.953    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[6]
    SLICE_X60Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.667    15.089    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_o
    SLICE_X60Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.268    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X60Y153        FDRE (Setup_fdre_C_D)        0.081    15.403    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 0.419ns (5.858%)  route 6.733ns (94.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.795     5.398    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.419     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=49, routed)          6.733    12.550    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X24Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.681    15.103    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X24Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.197    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X24Y155        FDRE (Setup_fdre_C_D)       -0.253    15.012    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 0.580ns (7.756%)  route 6.898ns (92.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.790     5.393    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.456     5.849 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=49, routed)          6.898    12.747    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_di_o[6]
    SLICE_X63Y153        LUT6 (Prop_lut6_I1_O)        0.124    12.871 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow[6]_i_1__30/O
                         net (fo=1, routed)           0.000    12.871    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow[6]
    SLICE_X63Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.669    15.091    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/s_dclk_o
    SLICE_X63Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.268    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X63Y153        FDRE (Setup_fdre_C_D)        0.031    15.355    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.580ns (8.000%)  route 6.670ns (92.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.790     5.393    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.456     5.849 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=49, routed)          6.670    12.518    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_di_o[6]
    SLICE_X66Y148        LUT6 (Prop_lut6_I1_O)        0.124    12.642 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow[6]_i_1__25/O
                         net (fo=1, routed)           0.000    12.642    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow[6]
    SLICE_X66Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.497    14.919    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_dclk_o
    SLICE_X66Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.188    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X66Y148        FDRE (Setup_fdre_C_D)        0.081    15.153    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 0.580ns (7.735%)  route 6.919ns (92.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.790     5.393    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.456     5.849 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/Q
                         net (fo=49, routed)          6.919    12.767    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_di_o[4]
    SLICE_X60Y151        LUT6 (Prop_lut6_I1_O)        0.124    12.891 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[4]_i_1__27/O
                         net (fo=1, routed)           0.000    12.891    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow[4]
    SLICE_X60Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.668    15.090    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism              0.268    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X60Y151        FDRE (Setup_fdre_C_D)        0.079    15.402    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.715ns (9.709%)  route 6.649ns (90.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.795     5.398    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.419     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=49, routed)          6.649    12.466    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_di_o[11]
    SLICE_X34Y157        LUT6 (Prop_lut6_I1_O)        0.296    12.762 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[11]_i_1__28/O
                         net (fo=1, routed)           0.000    12.762    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[11]
    SLICE_X34Y157        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.677    15.099    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/s_dclk_o
    SLICE_X34Y157        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.197    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X34Y157        FDRE (Setup_fdre_C_D)        0.077    15.338    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -12.762    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.419ns (5.983%)  route 6.584ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.795     5.398    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.419     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=49, routed)          6.584    12.401    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X22Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.682    15.104    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X22Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.197    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X22Y156        FDRE (Setup_fdre_C_D)       -0.253    15.013    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.419ns (5.983%)  route 6.584ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 15.104 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.795     5.398    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y159        FDRE (Prop_fdre_C_Q)         0.419     5.817 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=49, routed)          6.584    12.401    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X23Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.682    15.104    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X23Y156        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.197    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X23Y156        FDRE (Setup_fdre_C_D)       -0.253    15.013    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 0.580ns (7.906%)  route 6.756ns (92.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.790     5.393    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y159        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y159        FDRE (Prop_fdre_C_Q)         0.456     5.849 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=49, routed)          6.756    12.605    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_di_o[6]
    SLICE_X63Y151        LUT6 (Prop_lut6_I1_O)        0.124    12.729 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow[6]_i_1__24/O
                         net (fo=1, routed)           0.000    12.729    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow[6]
    SLICE_X63Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.670    15.092    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_dclk_o
    SLICE_X63Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X63Y151        FDRE (Setup_fdre_C_D)        0.031    15.356    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         15.356    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.560     1.479    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X51Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.216     1.836    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_do_o[8]
    SLICE_X53Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.828     1.994    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X53Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X53Y147        FDRE (Hold_fdre_C_D)         0.070     1.813    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.636     1.556    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X52Y165        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y165        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/Q
                         net (fo=1, routed)           0.219     1.915    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[0]
    SLICE_X49Y164        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.912     2.077    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X49Y164        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
                         clock pessimism             -0.255     1.823    
    SLICE_X49Y164        FDRE (Hold_fdre_C_D)         0.066     1.889    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.561     1.480    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X47Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.228     1.850    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_do_o[10]
    SLICE_X52Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.828     1.994    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X52Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y149        FDRE (Hold_fdre_C_D)         0.070     1.813    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.654%)  route 0.224ns (61.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.630     1.550    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X52Y172        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y172        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.224     1.915    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg_n_11
    SLICE_X50Y172        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.902     2.067    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X50Y172        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X50Y172        FDRE (Hold_fdre_C_D)         0.064     1.877    u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.576%)  route 0.234ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.558     1.477    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X51Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y140        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.234     1.853    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_do_o[5]
    SLICE_X57Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.828     1.993    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X57Y141        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X57Y141        FDRE (Hold_fdre_C_D)         0.066     1.808    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.494%)  route 0.242ns (56.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.639     1.559    u_ila_2/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y187        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y187        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]/Q
                         net (fo=1, routed)           0.242     1.941    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[4]
    SLICE_X54Y186        LUT3 (Prop_lut3_I1_O)        0.045     1.986 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.986    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[4]
    SLICE_X54Y186        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.909     2.074    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X54Y186        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
                         clock pessimism             -0.255     1.820    
    SLICE_X54Y186        FDRE (Hold_fdre_C_D)         0.121     1.941    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.378%)  route 0.215ns (53.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.642     1.562    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X51Y151        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y151        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]/Q
                         net (fo=1, routed)           0.215     1.918    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[10]
    SLICE_X52Y152        LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_1/O
                         net (fo=1, routed)           0.000     1.963    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]
    SLICE_X52Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.915     2.080    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X52Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X52Y152        FDRE (Hold_fdre_C_D)         0.091     1.917    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.859%)  route 0.242ns (63.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.559     1.478    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X49Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y140        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.242     1.861    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_do_o[8]
    SLICE_X53Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.826     1.992    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X53Y140        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.072     1.813    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.195%)  route 0.249ns (63.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.561     1.480    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X48Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.249     1.870    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_muConfig[4115]_20[10]
    SLICE_X53Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.828     1.994    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X53Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.071     1.814    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.541%)  route 0.176ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.643     1.563    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X47Y150        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y150        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.176     1.879    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_do_o[12]
    SLICE_X49Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.832     1.997    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_o
    SLICE_X49Y148        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.066     1.812    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y40   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y23   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y24   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y28   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y21   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y23   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y23   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y24   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y179  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.479ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.606ns (10.454%)  route 5.191ns (89.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.838     8.655    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.822    42.581    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]/C
                         clock pessimism              0.219    42.800    
                         clock uncertainty           -0.035    42.765    
    SLICE_X11Y176        FDRE (Setup_fdre_C_R)       -0.631    42.134    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.134    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 33.479    

Slack (MET) :             33.479ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.606ns (10.454%)  route 5.191ns (89.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 42.581 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.838     8.655    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.822    42.581    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]_rep__2/C
                         clock pessimism              0.219    42.800    
                         clock uncertainty           -0.035    42.765    
    SLICE_X11Y176        FDRE (Setup_fdre_C_R)       -0.631    42.134    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         42.134    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 33.479    

Slack (MET) :             33.512ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.704ns (10.927%)  route 5.739ns (89.073%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 42.598 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         4.858     8.172    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X33Y182        LUT6 (Prop_lut6_I3_O)        0.124     8.296 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2__0/O
                         net (fo=5, routed)           0.881     9.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2__0_n_0
    SLICE_X32Y182        LUT2 (Prop_lut2_I1_O)        0.124     9.301 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.301    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__4[3]
    SLICE_X32Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.839    42.598    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X32Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]/C
                         clock pessimism              0.219    42.817    
                         clock uncertainty           -0.035    42.782    
    SLICE_X32Y182        FDRE (Setup_fdre_C_D)        0.031    42.813    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                         42.813    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                 33.512    

Slack (MET) :             33.528ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 0.732ns (11.312%)  route 5.739ns (88.688%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 42.598 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         4.858     8.172    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_enable
    SLICE_X33Y182        LUT6 (Prop_lut6_I3_O)        0.124     8.296 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2__0/O
                         net (fo=5, routed)           0.881     9.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[7]_i_2__0_n_0
    SLICE_X32Y182        LUT3 (Prop_lut3_I1_O)        0.152     9.329 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.329    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/p_0_in__4[4]
    SLICE_X32Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.839    42.598    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/rx_axi_clk
    SLICE_X32Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]/C
                         clock pessimism              0.219    42.817    
                         clock uncertainty           -0.035    42.782    
    SLICE_X32Y182        FDRE (Setup_fdre_C_D)        0.075    42.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                         42.857    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                 33.528    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__0/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__1/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__2/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__3/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.606ns (10.709%)  route 5.053ns (89.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 42.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.880     2.858    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X16Y160        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y160        FDRE (Prop_fdre_C_Q)         0.456     3.314 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=334, routed)         3.353     6.667    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable
    SLICE_X16Y174        LUT5 (Prop_lut5_I1_O)        0.150     6.817 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/counter[5]_i_1/O
                         net (fo=38, routed)          1.700     8.517    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[0]_rep__3_0
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.820    42.579    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X11Y175        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]_rep__2/C
                         clock pessimism              0.219    42.798    
                         clock uncertainty           -0.035    42.763    
    SLICE_X11Y175        FDRE (Setup_fdre_C_R)       -0.631    42.132    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/counter_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         42.132    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 33.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.746%)  route 0.244ns (62.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.290     1.093    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.148     1.241 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/Q
                         net (fo=1, routed)           0.244     1.485    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[5]
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.368     1.409    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rx_mac_aclk
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.238     1.171    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.413    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.148%)  route 0.290ns (63.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.293     1.096    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X14Y152        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.164     1.260 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_reg/Q
                         net (fo=1, routed)           0.290     1.549    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[8]
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.368     1.409    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rx_mac_aclk
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.238     1.171    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.467    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.282     1.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X19Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.141     1.226 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.285     1.511    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A1
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.316     1.357    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.238     1.119    
    SLICE_X14Y177        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.282     1.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X19Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.141     1.226 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.285     1.511    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A1
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.316     1.357    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.238     1.119    
    SLICE_X14Y177        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.282     1.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X19Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.141     1.226 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.285     1.511    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A1
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.316     1.357    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.238     1.119    
    SLICE_X14Y177        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.103%)  route 0.285ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.282     1.085    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X19Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.141     1.226 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.285     1.511    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A1
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.316     1.357    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y177        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.238     1.119    
    SLICE_X14Y177        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/D
                            (rising edge-triggered cell SRL16E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.223%)  route 0.119ns (45.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.279     1.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y174        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.141     1.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/Q
                         net (fo=1, routed)           0.119     1.342    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/configurable_match_cap[1]
    SLICE_X14Y173        SRL16E                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.355    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y173        SRL16E                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/CLK
                         clock pessimism             -0.238     1.117    
    SLICE_X14Y173        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.226    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/D
                            (rising edge-triggered cell SRL16E clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.279     1.082    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X16Y174        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.141     1.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/Q
                         net (fo=1, routed)           0.120     1.343    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/configurable_match_cap[3]
    SLICE_X14Y173        SRL16E                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.314     1.355    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X14Y173        SRL16E                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/CLK
                         clock pessimism             -0.238     1.117    
    SLICE_X14Y173        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.225    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.146%)  route 0.331ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.290     1.093    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.164     1.257 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[0]/Q
                         net (fo=1, routed)           0.331     1.587    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[0]
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.368     1.409    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/rx_mac_aclk
    RAMB36_X0Y30         RAMB36E1                                     r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.238     1.171    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.467    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.292     1.095    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X13Y154        FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y154        FDPE (Prop_fdpe_C_Q)         0.141     1.236 r  trimac_fifo_block/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.292    trimac_fifo_block/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X13Y154        FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.329     1.370    trimac_fifo_block/rx_mac_reset_gen/clk
    SLICE_X13Y154        FDPE                                         r  trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.275     1.095    
    SLICE_X13Y154        FDPE (Hold_fdpe_C_D)         0.075     1.170    trimac_fifo_block/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y12     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y30   trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X21Y170  rx_statistics_valid_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X21Y170  rx_stats_toggle_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X13Y154  trimac_fifo_block/rx_mac_reset_gen/reset_sync0/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X13Y154  trimac_fifo_block/rx_mac_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X13Y154  trimac_fifo_block/rx_mac_reset_gen/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X13Y154  trimac_fifo_block/rx_mac_reset_gen/reset_sync3/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X13Y154  trimac_fifo_block/rx_mac_reset_gen/reset_sync4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y165  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X12Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X12Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X12Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X12Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y177  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X14Y179  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.671ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.458    10.296    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[14]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X41Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[14]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 32.671    

Slack (MET) :             32.671ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.458    10.296    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[15]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X41Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[15]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 32.671    

Slack (MET) :             32.671ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.458    10.296    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[16]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X41Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[16]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 32.671    

Slack (MET) :             32.671ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 0.456ns (6.595%)  route 6.458ns (93.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.458    10.296    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X41Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[17]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X41Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[17]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 32.671    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.456ns (6.706%)  route 6.344ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.344    10.182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[11]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[11]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.456ns (6.706%)  route 6.344ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.344    10.182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[12]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[12]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.456ns (6.706%)  route 6.344ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.344    10.182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[13]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[13]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.456ns (6.706%)  route 6.344ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.344    10.182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[31]/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[31]
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             32.786ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_control_frame_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.456ns (6.706%)  route 6.344ns (93.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 43.091 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.344    10.182    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_reset_out
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_control_frame_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.833    43.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_128_255_reg_0
    SLICE_X39Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_control_frame_reg_reg/C
                         clock pessimism              0.340    43.432    
                         clock uncertainty           -0.035    43.396    
    SLICE_X39Y176        FDRE (Setup_fdre_C_R)       -0.429    42.967    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/tx_control_frame_reg_reg
  -------------------------------------------------------------------
                         required time                         42.967    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 32.786    

Slack (MET) :             33.000ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 0.456ns (7.016%)  route 6.044ns (92.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns = ( 43.100 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.783     3.382    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X7Y174         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y174         FDRE (Prop_fdre_C_Q)         0.456     3.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=329, routed)         6.044     9.881    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/gmii_tx_er_to_phy_reg_0
    SLICE_X38Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X48Y177        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.632    41.632    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.627    42.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.842    43.100    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X38Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[0]/C
                         clock pessimism              0.340    43.441    
                         clock uncertainty           -0.035    43.405    
    SLICE_X38Y165        FDRE (Setup_fdre_C_R)       -0.524    42.881    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_tx_gen/txd_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         42.881    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 33.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.293     1.290    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y185        FDRE (Prop_fdre_C_Q)         0.141     1.431 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[5]/Q
                         net (fo=1, routed)           0.056     1.487    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[5]
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.330     1.625    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]/C
                         clock pessimism             -0.335     1.290    
    SLICE_X41Y185        FDRE (Hold_fdre_C_D)         0.078     1.368    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.293     1.290    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y185        FDRE (Prop_fdre_C_Q)         0.141     1.431 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.487    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[3]
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.330     1.625    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[3]/C
                         clock pessimism             -0.335     1.290    
    SLICE_X41Y185        FDRE (Hold_fdre_C_D)         0.076     1.366    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.287     1.284    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[0]
    SLICE_X41Y178        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y178        FDRE (Prop_fdre_C_Q)         0.141     1.425 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg/Q
                         net (fo=1, routed)           0.056     1.481    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/itrigger_out
    SLICE_X41Y178        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.323     1.618    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/probeDelay1_reg[0]
    SLICE_X41Y178        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                         clock pessimism             -0.334     1.284    
    SLICE_X41Y178        FDRE (Hold_fdre_C_D)         0.075     1.359    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.287     1.284    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X45Y171        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y171        FDRE (Prop_fdre_C_Q)         0.141     1.425 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/Q
                         net (fo=1, routed)           0.056     1.481    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[9]
    SLICE_X45Y171        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.323     1.618    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X45Y171        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]/C
                         clock pessimism             -0.334     1.284    
    SLICE_X45Y171        FDRE (Hold_fdre_C_D)         0.075     1.359    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.288     1.285    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X23Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y167        FDRE (Prop_fdre_C_Q)         0.141     1.426 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.482    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X23Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.323     1.618    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X23Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.333     1.285    
    SLICE_X23Y167        FDRE (Hold_fdre_C_D)         0.075     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.290     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X33Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y167        FDRE (Prop_fdre_C_Q)         0.141     1.428 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.484    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X33Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.326     1.621    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X33Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.334     1.287    
    SLICE_X33Y167        FDRE (Hold_fdre_C_D)         0.075     1.362    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.292     1.289    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X13Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141     1.430 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.486    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync0
    SLICE_X13Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.329     1.624    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X13Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1/C
                         clock pessimism             -0.335     1.289    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.075     1.364    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.293     1.290    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y185        FDRE (Prop_fdre_C_Q)         0.141     1.431 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.487    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[0]
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.330     1.625    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X41Y185        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[0]/C
                         clock pessimism             -0.335     1.290    
    SLICE_X41Y185        FDRE (Hold_fdre_C_D)         0.075     1.365    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.293     1.290    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y184        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y184        FDRE (Prop_fdre_C_Q)         0.141     1.431 r  u_ila_2/inst/ila_core_inst/debug_data_in_sync1_reg[2]/Q
                         net (fo=1, routed)           0.056     1.487    u_ila_2/inst/ila_core_inst/debug_data_in_sync1[2]
    SLICE_X43Y184        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.329     1.624    u_ila_2/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X43Y184        FDRE                                         r  u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[2]/C
                         clock pessimism             -0.334     1.290    
    SLICE_X43Y184        FDRE (Hold_fdre_C_D)         0.075     1.365    u_ila_2/inst/ila_core_inst/debug_data_in_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.284     1.281    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X43Y174        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y174        FDRE (Prop_fdre_C_Q)         0.141     1.422 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/Q
                         net (fo=1, routed)           0.056     1.478    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[10]
    SLICE_X43Y174        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.973     0.973    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.322     1.295 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.319     1.614    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/probeDelay1_reg[0]
    SLICE_X43Y174        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/C
                         clock pessimism             -0.333     1.281    
    SLICE_X43Y174        FDRE (Hold_fdre_C_D)         0.075     1.356    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y13     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y70   u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y31   trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y166  tx_statistics_valid_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y166  tx_stats_toggle_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y172  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y176  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y168  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y168  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y168  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y166  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y175  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.824ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.083ns  (logic 0.642ns (15.725%)  route 3.441ns (84.275%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.986     3.504    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DPRA1
    SLICE_X38Y183        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.628 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.454     4.083    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst14_out
    SLICE_X33Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y183        FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.070ns  (logic 0.642ns (15.773%)  route 3.428ns (84.227%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.987     3.505    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DPRA1
    SLICE_X34Y185        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.629 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.441     4.070    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst16_out
    SLICE_X33Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y186        FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.034ns  (logic 0.642ns (15.915%)  route 3.392ns (84.085%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         3.050     3.568    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DPRA1
    SLICE_X38Y184        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.692 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.342     4.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst25_out
    SLICE_X36Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y184        FDRE (Setup_fdre_C_D)       -0.081     5.919    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]
  -------------------------------------------------------------------
                         required time                          5.919    
                         arrival time                          -4.034    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.045ns  (logic 0.580ns (14.337%)  route 3.465ns (85.663%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y189        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         3.067     3.523    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DPRA0
    SLICE_X30Y181        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.647 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.398     4.045    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst35_out
    SLICE_X31Y181        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y181        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.030ns  (logic 0.642ns (15.930%)  route 3.388ns (84.070%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         3.045     3.563    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DPRA1
    SLICE_X38Y184        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.687 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.343     4.030    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst1_out
    SLICE_X36Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y184        FDRE (Setup_fdre_C_D)       -0.058     5.942    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]
  -------------------------------------------------------------------
                         required time                          5.942    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.019ns  (logic 0.580ns (14.433%)  route 3.439ns (85.567%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y189        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.767     3.223    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DPRA0
    SLICE_X30Y181        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.347 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.672     4.019    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[36].RAM64X1D_inst36_out
    SLICE_X32Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y184        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.978ns  (logic 0.580ns (14.582%)  route 3.398ns (85.418%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y189        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.870     3.326    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DPRA0
    SLICE_X30Y184        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.450 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.528     3.978    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst42_out
    SLICE_X29Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y184        FDRE (Setup_fdre_C_D)       -0.067     5.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.998ns  (logic 0.642ns (16.059%)  route 3.356ns (83.941%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.867     3.385    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DPRA1
    SLICE_X34Y180        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.509 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.488     3.998    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst0_out
    SLICE_X31Y181        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y181        FDRE (Setup_fdre_C_D)       -0.043     5.957    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.984ns  (logic 0.580ns (14.557%)  route 3.404ns (85.443%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y189                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X15Y189        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=125, routed)         2.911     3.367    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA0
    SLICE_X34Y183        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.491 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.493     3.984    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst32_out
    SLICE_X33Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y183        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.931ns  (logic 0.642ns (16.332%)  route 3.289ns (83.668%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y191                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X14Y191        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=133, routed)         2.685     3.203    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DPRA1
    SLICE_X34Y182        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     3.327 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.604     3.931    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst8_out
    SLICE_X32Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y184        FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[15]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  1.976    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.029ns  (logic 0.518ns (50.338%)  route 0.511ns (49.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           0.511     1.029    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X12Y148        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y148        FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.404ns  (logic 0.456ns (32.485%)  route 0.948ns (67.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
    SLICE_X43Y179        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.948     1.404    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X40Y181        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y181        FDRE (Setup_fdre_C_D)       -0.105     5.895    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.895    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.436ns  (logic 0.456ns (31.759%)  route 0.980ns (68.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y172                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[10]/C
    SLICE_X24Y172        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.980     1.436    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X30Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y172        FDRE (Setup_fdre_C_D)       -0.054     5.946    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.946    
                         arrival time                          -1.436    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.908%)  route 0.581ns (58.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y183                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
    SLICE_X40Y183        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.581     1.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X41Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X41Y183        FDRE (Setup_fdre_C_D)       -0.270     5.730    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.759%)  route 0.663ns (59.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y172                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X24Y172        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           0.663     1.119    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X24Y173        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y173        FDRE (Setup_fdre_C_D)       -0.103     5.897    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.432%)  route 0.645ns (58.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y170                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X24Y170        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           0.645     1.101    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X33Y170        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y170        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.531%)  route 0.642ns (58.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y171                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/C
    SLICE_X25Y171        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[25]/Q
                         net (fo=2, routed)           0.642     1.098    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X33Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y171        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.423%)  route 0.503ns (54.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y183                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
    SLICE_X40Y183        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.503     0.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X44Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y183        FDRE (Setup_fdre_C_D)       -0.267     5.733    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.733    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.834%)  route 0.634ns (58.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y173                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X26Y173        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.634     1.090    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X27Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y172        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.940%)  route 0.606ns (57.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y170                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X24Y170        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.606     1.062    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X28Y171        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y171        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  4.843    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.491ns  (logic 0.518ns (34.739%)  route 0.973ns (65.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           0.973     1.491    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X10Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.058     3.142    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.142    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.208%)  route 0.803ns (60.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           0.803     1.321    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X12Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y155        FDRE (Setup_fdre_C_D)       -0.054     3.146    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.146    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.317ns  (logic 0.456ns (34.611%)  route 0.861ns (65.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           0.861     1.317    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X12Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y156        FDRE (Setup_fdre_C_D)       -0.054     3.146    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.146    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.026%)  route 0.608ns (55.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           0.608     1.086    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X10Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.222     2.978    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.989ns  (logic 0.478ns (48.307%)  route 0.511ns (51.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/Q
                         net (fo=1, routed)           0.511     0.989    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[9]
    SLICE_X10Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.187     3.013    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.912%)  route 0.659ns (59.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           0.659     1.115    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X10Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.045     3.155    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.126%)  route 0.476ns (49.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           0.476     0.954    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X12Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y155        FDRE (Setup_fdre_C_D)       -0.199     3.001    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          3.001    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.949%)  route 0.658ns (59.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           0.658     1.114    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X10Y153        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y153        FDRE (Setup_fdre_C_D)       -0.016     3.184    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.184    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
    SLICE_X12Y154        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           0.520     1.038    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X12Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y155        FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.952ns  (logic 0.456ns (47.920%)  route 0.496ns (52.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           0.496     0.952    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X15Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X15Y156        FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  2.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 example_resets/phy_resetn_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mii_to_rmii/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        2.062ns  (logic 0.518ns (25.115%)  route 1.544ns (74.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 17.814 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    17.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    13.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    15.906    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    16.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.812    17.814    example_resets/gtx_clk
    SLICE_X8Y162         FDRE                                         r  example_resets/phy_resetn_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.518    18.332 r  example_resets/phy_resetn_int_reg/Q
                         net (fo=7, routed)           1.544    19.877    mii_to_rmii/U0/rst_n
    SLICE_X12Y161        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.685    21.688    mii_to_rmii/U0/ref_clk
    SLICE_X12Y161        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/C
                         clock pessimism             -0.101    21.587    
                         clock uncertainty           -0.204    21.383    
    SLICE_X12Y161        FDRE (Setup_fdre_C_D)       -0.016    21.367    mii_to_rmii/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         21.367    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                  1.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 example_resets/phy_resetn_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mii_to_rmii/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.164ns (20.210%)  route 0.647ns (79.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.650     0.652    example_resets/gtx_clk
    SLICE_X8Y162         FDRE                                         r  example_resets/phy_resetn_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.164     0.816 r  example_resets/phy_resetn_int_reg/Q
                         net (fo=7, routed)           0.647     1.464    mii_to_rmii/U0/rst_n
    SLICE_X12Y161        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.926     0.928    mii_to_rmii/U0/ref_clk
    SLICE_X12Y161        FDRE                                         r  mii_to_rmii/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.056     0.984    
                         clock uncertainty            0.204     1.187    
    SLICE_X12Y161        FDRE (Hold_fdre_C_D)         0.060     1.247    mii_to_rmii/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.810ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.518ns (24.278%)  route 1.616ns (75.722%))
  Logic Levels:           0  
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 21.665 - 20.000 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.879     3.478    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.518     3.996 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/Q
                         net (fo=3, routed)           1.616     5.611    mii_to_rmii/U0/mac2rmii_txd[3]
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.662    21.665    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    21.665    
                         clock uncertainty           -0.182    21.483    
    SLICE_X47Y178        FDRE (Setup_fdre_C_D)       -0.062    21.421    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.421    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 15.810    

Slack (MET) :             15.811ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.518ns (24.665%)  route 1.582ns (75.335%))
  Logic Levels:           0  
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 21.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.879     3.478    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.518     3.996 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           1.582     5.578    mii_to_rmii/U0/mac2rmii_txd[0]
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.660    21.663    mii_to_rmii/U0/ref_clk
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    21.663    
                         clock uncertainty           -0.182    21.481    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)       -0.092    21.389    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                 15.811    

Slack (MET) :             15.817ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.518ns (24.210%)  route 1.622ns (75.790%))
  Logic Levels:           0  
  Clock Path Skew:        -1.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns = ( 21.663 - 20.000 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.879     3.478    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.518     3.996 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           1.622     5.617    mii_to_rmii/U0/mac2rmii_txd[1]
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.660    21.663    mii_to_rmii/U0/ref_clk
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    21.663    
                         clock uncertainty           -0.182    21.481    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)       -0.047    21.434    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.434    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                 15.817    

Slack (MET) :             15.867ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.518ns (25.232%)  route 1.535ns (74.768%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 21.665 - 20.000 ) 
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.871     3.470    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X34Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y176        FDRE (Prop_fdre_C_Q)         0.518     3.988 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/Q
                         net (fo=3, routed)           1.535     5.523    mii_to_rmii/U0/mac2rmii_tx_er
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.662    21.665    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/C
                         clock pessimism              0.000    21.665    
                         clock uncertainty           -0.182    21.483    
    SLICE_X47Y178        FDRE (Setup_fdre_C_D)       -0.093    21.390    mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg
  -------------------------------------------------------------------
                         required time                         21.390    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                 15.867    

Slack (MET) :             16.124ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.518ns (28.241%)  route 1.316ns (71.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 21.665 - 20.000 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.879     3.478    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.518     3.996 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           1.316     5.312    mii_to_rmii/U0/mac2rmii_txd[2]
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.662    21.665    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    21.665    
                         clock uncertainty           -0.182    21.483    
    SLICE_X47Y178        FDRE (Setup_fdre_C_D)       -0.047    21.436    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.436    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                 16.124    

Slack (MET) :             16.774ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.456ns (39.909%)  route 0.687ns (60.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 21.665 - 20.000 ) 
    Source Clock Delay      (SCD):    3.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           1.913     1.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.686     2.599 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.873     3.472    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X39Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y172        FDRE (Prop_fdre_C_Q)         0.456     3.928 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/Q
                         net (fo=3, routed)           0.687     4.614    mii_to_rmii/U0/mac2rmii_tx_en
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683    21.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.662    21.665    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    21.665    
                         clock uncertainty           -0.182    21.483    
    SLICE_X47Y178        FDRE (Setup_fdre_C_D)       -0.095    21.388    mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 16.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.714%)  route 0.304ns (68.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.287     1.284    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X39Y172        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y172        FDRE (Prop_fdre_C_Q)         0.141     1.425 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_reg/Q
                         net (fo=3, routed)           0.304     1.729    mii_to_rmii/U0/mac2rmii_tx_en
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.907     0.909    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X47Y178        FDRE (Hold_fdre_C_D)         0.046     1.137    mii_to_rmii/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.093%)  route 0.546ns (76.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.290     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.164     1.451 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[2]/Q
                         net (fo=3, routed)           0.546     1.997    mii_to_rmii/U0/mac2rmii_txd[2]
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.907     0.909    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X47Y178        FDRE (Hold_fdre_C_D)         0.075     1.166    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.164ns (20.839%)  route 0.623ns (79.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.284     1.281    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X34Y176        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y176        FDRE (Prop_fdre_C_Q)         0.164     1.445 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_reg/Q
                         net (fo=3, routed)           0.623     2.068    mii_to_rmii/U0/mac2rmii_tx_er
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.907     0.909    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X47Y178        FDRE (Hold_fdre_C_D)         0.047     1.138    mii_to_rmii/U0/mac2Rmii_tx_er_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.010%)  route 0.656ns (79.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.290     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.164     1.451 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[3]/Q
                         net (fo=3, routed)           0.656     2.106    mii_to_rmii/U0/mac2rmii_txd[3]
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.907     0.909    mii_to_rmii/U0/ref_clk
    SLICE_X47Y178        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.182     1.091    
    SLICE_X47Y178        FDRE (Hold_fdre_C_D)         0.071     1.162    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.164ns (19.937%)  route 0.659ns (80.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.290     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.164     1.451 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[1]/Q
                         net (fo=3, routed)           0.659     2.109    mii_to_rmii/U0/mac2rmii_txd[1]
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.906     0.908    mii_to_rmii/U0/ref_clk
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.182     1.090    
    SLICE_X49Y177        FDRE (Hold_fdre_C_D)         0.075     1.165    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.164ns (20.020%)  route 0.655ns (79.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X48Y177        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_tx_clk_bi_reg/Q
                         net (fo=1, routed)           0.851     0.851    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.146     0.997 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=943, routed)         0.290     1.287    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_0
    SLICE_X38Y168        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.164     1.451 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_txd_obuf_reg[0]/Q
                         net (fo=3, routed)           0.655     2.106    mii_to_rmii/U0/mac2rmii_txd[0]
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.906     0.908    mii_to_rmii/U0/ref_clk
    SLICE_X49Y177        FDRE                                         r  mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.182     1.090    
    SLICE_X49Y177        FDRE (Hold_fdre_C_D)         0.047     1.137    mii_to_rmii/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.797ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.232ns  (logic 0.642ns (28.766%)  route 1.590ns (71.234%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.590     2.108    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y186        LUT6 (Prop_lut6_I4_O)        0.124     2.232 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     2.232    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X32Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y186        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.992ns  (logic 0.642ns (32.223%)  route 1.350ns (67.777%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.350     1.868    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X29Y182        LUT6 (Prop_lut6_I4_O)        0.124     1.992 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.992    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[10]_i_1__1_n_0
    SLICE_X29Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y182        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.974ns  (logic 0.716ns (36.269%)  route 1.258ns (63.731%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y181                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/C
    SLICE_X31Y181        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[7]/Q
                         net (fo=2, routed)           1.258     1.677    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[7]
    SLICE_X32Y185        LUT6 (Prop_lut6_I3_O)        0.297     1.974 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.974    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[7]_i_1__1_n_0
    SLICE_X32Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y185        FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.933ns  (logic 0.642ns (33.209%)  route 1.291ns (66.791%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y178                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/C
    SLICE_X34Y178        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/Q
                         net (fo=1, routed)           1.291     1.809    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[5]
    SLICE_X33Y184        LUT6 (Prop_lut6_I3_O)        0.124     1.933 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.933    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__1_n_0
    SLICE_X33Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y184        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.877ns  (logic 0.642ns (34.209%)  route 1.235ns (65.791%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.235     1.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y186        LUT6 (Prop_lut6_I4_O)        0.124     1.877 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.877    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X32Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y186        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.784ns  (logic 0.642ns (35.990%)  route 1.142ns (64.010%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y181                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]/C
    SLICE_X38Y181        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[3]/Q
                         net (fo=1, routed)           1.142     1.660    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[3]
    SLICE_X29Y182        LUT6 (Prop_lut6_I3_O)        0.124     1.784 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__1_n_0
    SLICE_X29Y182        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y182        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.784    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.739ns  (logic 0.642ns (36.917%)  route 1.097ns (63.083%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.097     1.615    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y183        LUT6 (Prop_lut6_I4_O)        0.124     1.739 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.739    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[0]_i_1__1_n_0
    SLICE_X32Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y183        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.734ns  (logic 0.642ns (37.020%)  route 1.092ns (62.980%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.092     1.610    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y186        LUT6 (Prop_lut6_I4_O)        0.124     1.734 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.734    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[2]_i_1__1_n_0
    SLICE_X32Y186        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y186        FDRE (Setup_fdre_C_D)        0.031     6.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.716ns  (logic 0.642ns (37.416%)  route 1.074ns (62.584%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.074     1.592    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X33Y184        LUT6 (Prop_lut6_I4_O)        0.124     1.716 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.716    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1_n_0
    SLICE_X33Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y184        FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.372%)  route 1.076ns (62.628%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          1.076     1.594    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X32Y183        LUT6 (Prop_lut6_I4_O)        0.124     1.718 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__1_n_0
    SLICE_X32Y183        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y183        FDRE (Setup_fdre_C_D)        0.032     6.032    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                  4.314    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.702ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.915%)  route 0.747ns (62.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y180        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.747     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y180        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  8.702    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.125%)  route 0.600ns (58.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y170        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y169        FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.319%)  route 0.595ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y180        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.595     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y180        FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.005%)  route 0.603ns (58.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y170        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y170        FDCE (Setup_fdce_C_D)       -0.222     9.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.098%)  route 0.471ns (52.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y170        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.471     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y169        FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  8.845    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.443%)  route 0.464ns (52.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y180        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.464     0.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y180        FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  8.850    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y180        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y180        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y170        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X62Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y170        FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.924    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.662ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.662ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.070ns  (logic 0.419ns (39.173%)  route 0.651ns (60.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y169                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y169        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.651     1.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y169        FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 31.662    

Slack (MET) :             31.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.499%)  route 0.591ns (58.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y181                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y181        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y181        FDCE (Setup_fdce_C_D)       -0.217    32.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.773    

Slack (MET) :             31.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.960%)  route 0.609ns (54.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X62Y170        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.609     1.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y170        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 31.778    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.516%)  route 0.450ns (48.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X62Y170        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.450     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y170        FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.013%)  route 0.604ns (56.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y180        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.604     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y180        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 31.893    

Slack (MET) :             31.915ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.347%)  route 0.448ns (51.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y181                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X63Y181        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X66Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y181        FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 31.915    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.092%)  route 0.454ns (49.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y169                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y169        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y169        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y169        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             32.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.843%)  route 0.441ns (49.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y180                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y180        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.441     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y180        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 32.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.987ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.185ns  (logic 0.518ns (43.708%)  route 0.667ns (56.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.667     1.185    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[6]
    SLICE_X8Y152         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.166ns  (logic 0.518ns (44.412%)  route 0.648ns (55.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.648     1.166    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[9]
    SLICE_X8Y152         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.028     3.172    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.902%)  route 0.541ns (51.098%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.541     1.059    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[11]
    SLICE_X8Y152         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.045     3.155    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.021ns  (logic 0.518ns (50.737%)  route 0.503ns (49.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.503     1.021    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[8]
    SLICE_X10Y150        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)       -0.045     3.155    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.155    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.021ns  (logic 0.518ns (50.732%)  route 0.503ns (49.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.503     1.021    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[7]
    SLICE_X10Y150        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X10Y150        FDRE (Setup_fdre_C_D)       -0.031     3.169    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          3.169    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.372%)  route 0.507ns (52.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.507     0.963    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X6Y150         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X6Y150         FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.871ns  (logic 0.518ns (59.451%)  route 0.353ns (40.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.353     0.871    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X8Y152         FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X8Y152         FDRE (Setup_fdre_C_D)       -0.031     3.169    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.169    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  2.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.626ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.939ns  (logic 0.518ns (17.625%)  route 2.421ns (82.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 42.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.518    22.332 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           2.421    24.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.833    42.592    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000    42.592    
                         clock uncertainty           -0.182    42.410    
    SLICE_X14Y165        FDRE (Setup_fdre_C_D)       -0.031    42.379    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         42.379    
                         arrival time                         -24.753    
  -------------------------------------------------------------------
                         slack                                 17.626    

Slack (MET) :             17.748ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.802ns  (logic 0.518ns (18.485%)  route 2.284ns (81.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 42.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.518    22.332 r  mii_to_rmii/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           2.284    24.617    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.833    42.592    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000    42.592    
                         clock uncertainty           -0.182    42.410    
    SLICE_X14Y165        FDRE (Setup_fdre_C_D)       -0.045    42.365    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         42.365    
                         arrival time                         -24.617    
  -------------------------------------------------------------------
                         slack                                 17.748    

Slack (MET) :             17.771ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.738ns  (logic 0.518ns (18.920%)  route 2.220ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 42.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.518    22.332 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)           2.220    24.552    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    42.586    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000    42.586    
                         clock uncertainty           -0.182    42.404    
    SLICE_X9Y166         FDRE (Setup_fdre_C_D)       -0.081    42.323    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         42.323    
                         arrival time                         -24.552    
  -------------------------------------------------------------------
                         slack                                 17.771    

Slack (MET) :             17.853ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.531ns  (logic 0.478ns (18.886%)  route 2.053ns (81.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.588ns = ( 42.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.478    22.292 r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=3, routed)           2.053    24.345    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    SLICE_X10Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.829    42.588    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X10Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000    42.588    
                         clock uncertainty           -0.182    42.406    
    SLICE_X10Y167        FDRE (Setup_fdre_C_D)       -0.208    42.198    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         42.198    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 17.853    

Slack (MET) :             17.853ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.504ns  (logic 0.478ns (19.089%)  route 2.026ns (80.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 42.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.478    22.292 r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=3, routed)           2.026    24.319    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    42.586    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000    42.586    
                         clock uncertainty           -0.182    42.404    
    SLICE_X9Y166         FDRE (Setup_fdre_C_D)       -0.232    42.172    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         42.172    
                         arrival time                         -24.319    
  -------------------------------------------------------------------
                         slack                                 17.853    

Slack (MET) :             17.884ns  (required time - arrival time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.639ns  (logic 0.518ns (19.630%)  route 2.121ns (80.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 42.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.814ns = ( 21.814 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809    21.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         1.812    21.814    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.518    22.332 r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=3, routed)           2.121    24.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.827    42.586    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000    42.586    
                         clock uncertainty           -0.182    42.404    
    SLICE_X9Y166         FDRE (Setup_fdre_C_D)       -0.067    42.337    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         42.337    
                         arrival time                         -24.453    
  -------------------------------------------------------------------
                         slack                                 17.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.164ns (15.367%)  route 0.903ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  mii_to_rmii/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.903     1.719    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.323     1.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000     1.364    
                         clock uncertainty            0.182     1.546    
    SLICE_X14Y165        FDRE (Hold_fdre_C_D)         0.052     1.598    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.164ns (14.951%)  route 0.933ns (85.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  mii_to_rmii/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.933     1.749    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.323     1.364    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X14Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000     1.364    
                         clock uncertainty            0.182     1.546    
    SLICE_X14Y165        FDRE (Hold_fdre_C_D)         0.059     1.605    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.164ns (14.672%)  route 0.954ns (85.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  mii_to_rmii/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=3, routed)           0.954     1.770    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[0]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.319     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000     1.360    
                         clock uncertainty            0.182     1.542    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.070     1.612    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.148ns (13.858%)  route 0.920ns (86.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.148     0.800 r  mii_to_rmii/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=3, routed)           0.920     1.720    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[3]
    SLICE_X10Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.319     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X10Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000     1.360    
                         clock uncertainty            0.182     1.542    
    SLICE_X10Y167        FDRE (Hold_fdre_C_D)         0.005     1.547    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.148ns (13.441%)  route 0.953ns (86.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.148     0.800 r  mii_to_rmii/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=3, routed)           0.953     1.753    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[2]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.319     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000     1.360    
                         clock uncertainty            0.182     1.542    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.017     1.559    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.164ns (14.226%)  route 0.989ns (85.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout2_buf/O
                         net (fo=273, routed)         0.650     0.652    mii_to_rmii/U0/ref_clk
    SLICE_X14Y162        FDRE                                         r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y162        FDRE (Prop_fdre_C_Q)         0.164     0.816 r  mii_to_rmii/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=3, routed)           0.989     1.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rxd[1]
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.319     1.360    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_0
    SLICE_X9Y166         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000     1.360    
                         clock uncertainty            0.182     1.542    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.066     1.608    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.661ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.669%)  route 0.788ns (63.331%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y185                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X17Y185        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.788     1.244    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X17Y179        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y179        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.770%)  route 0.665ns (56.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X14Y185        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.665     1.183    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X11Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y184        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.793%)  route 0.662ns (59.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y185                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X15Y185        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=2, routed)           0.662     1.118    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X15Y177        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y177        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.814%)  route 0.635ns (58.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y184                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X13Y184        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.635     1.091    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X10Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.997ns  (logic 0.518ns (51.940%)  route 0.479ns (48.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X14Y185        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.479     0.997    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X11Y185        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y185        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.980ns  (logic 0.518ns (52.842%)  route 0.462ns (47.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y185                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X14Y185        FDSE (Prop_fdse_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.462     0.980    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X12Y184        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y184        FDRE (Setup_fdre_C_D)       -0.047     5.953    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                  4.973    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.976ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.121ns  (logic 0.456ns (40.687%)  route 0.665ns (59.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=4, routed)           0.665     1.121    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X13Y156        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X13Y156        FDRE (Setup_fdre_C_D)       -0.103     3.097    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.097    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.036ns  (logic 0.456ns (44.008%)  route 0.580ns (55.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.580     1.036    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X14Y155        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X14Y155        FDRE (Setup_fdre_C_D)       -0.047     3.153    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.036    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.885%)  route 0.458ns (50.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y156                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X18Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.458     0.914    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X18Y157        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X18Y157        FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  2.191    





---------------------------------------------------------------------------------------------------
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.843ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.940%)  route 0.606ns (57.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y167                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X21Y167        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.606     1.062    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X23Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y167        FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             28.349ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.682ns  (logic 0.952ns (25.853%)  route 2.730ns (74.147%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.816     1.272    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[8]
    SLICE_X22Y164        LUT4 (Prop_lut4_I3_O)        0.124     1.396 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.162     1.558    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X22Y164        LUT5 (Prop_lut5_I4_O)        0.124     1.682 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.955     2.637    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X22Y165        LUT6 (Prop_lut6_I5_O)        0.124     2.761 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.797     3.558    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X25Y165        LUT6 (Prop_lut6_I3_O)        0.124     3.682 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.682    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X25Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y165        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.682    
  -------------------------------------------------------------------
                         slack                                 28.349    

Slack (MET) :             30.193ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.838ns  (logic 0.580ns (31.555%)  route 1.258ns (68.445%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           1.258     1.714    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X25Y163        LUT4 (Prop_lut4_I0_O)        0.124     1.838 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X25Y163        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y163        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                 30.193    

Slack (MET) :             30.489ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.542ns  (logic 0.580ns (37.613%)  route 0.962ns (62.387%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.962     1.418    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X26Y165        LUT4 (Prop_lut4_I0_O)        0.124     1.542 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.542    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X26Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X26Y165        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 30.489    

Slack (MET) :             30.491ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.538ns  (logic 0.715ns (46.481%)  route 0.823ns (53.519%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.823     1.242    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X25Y164        LUT4 (Prop_lut4_I0_O)        0.296     1.538 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.538    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X25Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y164        FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[5]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.538    
  -------------------------------------------------------------------
                         slack                                 30.491    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.580ns (37.787%)  route 0.955ns (62.213%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.955     1.411    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X25Y163        LUT4 (Prop_lut4_I0_O)        0.124     1.535 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.535    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X25Y163        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X25Y163        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.529ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.502ns  (logic 0.716ns (47.655%)  route 0.786ns (52.345%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.786     1.205    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X23Y164        LUT4 (Prop_lut4_I0_O)        0.297     1.502 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.502    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X23Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 30.529    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.379ns  (logic 0.580ns (42.053%)  route 0.799ns (57.947%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X21Y165        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.799     1.255    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X23Y165        LUT4 (Prop_lut4_I0_O)        0.124     1.379 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.379    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X23Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y165        FDRE (Setup_fdre_C_D)        0.029    32.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.652ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.379ns  (logic 0.580ns (42.058%)  route 0.799ns (57.942%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y164                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X21Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.799     1.255    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X23Y164        LUT4 (Prop_lut4_I0_O)        0.124     1.379 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.379    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X23Y164        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y164        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                                 30.652    

Slack (MET) :             30.657ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.374ns  (logic 0.580ns (42.227%)  route 0.794ns (57.773%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.794     1.250    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X23Y165        LUT4 (Prop_lut4_I0_O)        0.124     1.374 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.374    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X23Y165        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y165        FDRE (Setup_fdre_C_D)        0.031    32.031    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                 30.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.773ns (18.990%)  route 3.297ns (81.010%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 9.494 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          2.432     4.727    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.295     5.022 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.866     5.888    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X44Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.491     9.494    ip_layer_inst/rx/ACLK
    SLICE_X44Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.006     9.500    
                         clock uncertainty           -0.072     9.428    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.405     9.023    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.773ns (20.695%)  route 2.962ns (79.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 9.494 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          2.432     4.727    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.295     5.022 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.531     5.553    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X43Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.491     9.494    ip_layer_inst/rx/ACLK
    SLICE_X43Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.006     9.500    
                         clock uncertainty           -0.072     9.428    
    SLICE_X43Y130        FDCE (Recov_fdce_C_CLR)     -0.405     9.023    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.773ns (20.695%)  route 2.962ns (79.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 9.494 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          2.432     4.727    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.295     5.022 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.531     5.553    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X42Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.491     9.494    ip_layer_inst/rx/ACLK
    SLICE_X42Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.006     9.500    
                         clock uncertainty           -0.072     9.428    
    SLICE_X42Y130        FDCE (Recov_fdce_C_CLR)     -0.319     9.109    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.802ns (24.131%)  route 2.522ns (75.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.858     4.154    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.324     4.478 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.663     5.141    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X36Y137        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.502     9.505    ip_layer_inst/tx/ACLK
    SLICE_X36Y137        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.006     9.511    
                         clock uncertainty           -0.072     9.439    
    SLICE_X36Y137        FDCE (Recov_fdce_C_CLR)     -0.608     8.831    ip_layer_inst/tx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  3.690    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.802ns (24.578%)  route 2.461ns (75.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.858     4.154    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.324     4.478 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.603     5.081    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X36Y136        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    ip_layer_inst/tx/ACLK
    SLICE_X36Y136        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.006     9.510    
                         clock uncertainty           -0.072     9.438    
    SLICE_X36Y136        FDCE (Recov_fdce_C_CLR)     -0.608     8.830    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.802ns (24.611%)  route 2.457ns (75.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.809     1.809    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.815     1.817    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.478     2.295 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.858     4.154    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.324     4.478 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.599     5.076    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X37Y136        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.683     9.683    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     5.989 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     7.912    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        1.501     9.504    ip_layer_inst/tx/ACLK
    SLICE_X37Y136        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.006     9.510    
                         clock uncertainty           -0.072     9.438    
    SLICE_X37Y136        FDCE (Recov_fdce_C_CLR)     -0.608     8.830    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -5.076    
  -------------------------------------------------------------------
                         slack                                  3.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.243ns (19.728%)  route 0.989ns (80.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          0.769     1.571    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.095     1.666 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.220     1.886    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X37Y136        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.831     0.833    ip_layer_inst/tx/ACLK
    SLICE_X37Y136        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X37Y136        FDCE (Remov_fdce_C_CLR)     -0.157     0.672    ip_layer_inst/tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.243ns (19.658%)  route 0.993ns (80.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          0.769     1.571    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.095     1.666 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.224     1.890    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X36Y136        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.831     0.833    ip_layer_inst/tx/ACLK
    SLICE_X36Y136        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X36Y136        FDCE (Remov_fdce_C_CLR)     -0.157     0.672    ip_layer_inst/tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/tx/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.243ns (19.066%)  route 1.032ns (80.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          0.769     1.571    ip_layer_inst/tx/ARESET
    SLICE_X37Y136        LUT1 (Prop_lut1_I0_O)        0.095     1.666 f  ip_layer_inst/tx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.262     1.929    ip_layer_inst/tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X36Y137        FDCE                                         f  ip_layer_inst/tx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.833     0.835    ip_layer_inst/tx/ACLK
    SLICE_X36Y137        FDCE                                         r  ip_layer_inst/tx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X36Y137        FDCE (Remov_fdce_C_CLR)     -0.157     0.673    ip_layer_inst/tx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.246ns (17.163%)  route 1.187ns (82.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.015     1.817    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.098     1.915 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.173     2.087    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X42Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.823     0.825    ip_layer_inst/rx/ACLK
    SLICE_X42Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X42Y130        FDCE (Remov_fdce_C_CLR)     -0.067     0.753    ip_layer_inst/rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.246ns (17.163%)  route 1.187ns (82.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.015     1.817    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.098     1.915 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.173     2.087    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X43Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.823     0.825    ip_layer_inst/rx/ACLK
    SLICE_X43Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X43Y130        FDCE (Remov_fdce_C_CLR)     -0.092     0.728    ip_layer_inst/rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.246ns (15.467%)  route 1.344ns (84.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.624     0.624    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.652     0.654    example_resets/gtx_clk
    SLICE_X12Y157        FDRE                                         r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.148     0.802 r  example_resets/gtx_resetn_reg/Q
                         net (fo=80, routed)          1.015     1.817    ip_layer_inst/rx/ARESET
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.098     1.915 f  ip_layer_inst/rx/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.330     2.245    ip_layer_inst/rx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X44Y130        FDCE                                         f  ip_layer_inst/rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.898     0.898    clocking_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clocking_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clocking_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clocking_wizard/inst/clkout1_buf/O
                         net (fo=3948, routed)        0.823     0.825    ip_layer_inst/rx/ACLK
    SLICE_X44Y130        FDCE                                         r  ip_layer_inst/rx/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X44Y130        FDCE (Remov_fdce_C_CLR)     -0.092     0.728    ip_layer_inst/rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.164ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.984     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X74Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.368    36.836    
                         clock uncertainty           -0.035    36.800    
    SLICE_X74Y173        FDCE (Recov_fdce_C_CLR)     -0.361    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.164    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.984     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X74Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.368    36.836    
                         clock uncertainty           -0.035    36.800    
    SLICE_X74Y173        FDCE (Recov_fdce_C_CLR)     -0.319    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.984     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X74Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.368    36.836    
                         clock uncertainty           -0.035    36.800    
    SLICE_X74Y173        FDCE (Recov_fdce_C_CLR)     -0.319    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.984     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X74Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.368    36.836    
                         clock uncertainty           -0.035    36.800    
    SLICE_X74Y173        FDCE (Recov_fdce_C_CLR)     -0.319    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.828ns (18.847%)  route 3.565ns (81.153%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 36.467 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.984     8.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X74Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.707    36.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X74Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.368    36.836    
                         clock uncertainty           -0.035    36.800    
    SLICE_X74Y173        FDCE (Recov_fdce_C_CLR)     -0.319    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.410%)  route 3.229ns (79.590%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 36.468 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.647     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.708    36.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.384    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X72Y173        FDCE (Recov_fdce_C_CLR)     -0.405    36.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 28.474    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.410%)  route 3.229ns (79.590%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 36.468 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.647     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.708    36.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.384    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X72Y173        FDCE (Recov_fdce_C_CLR)     -0.405    36.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 28.474    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.410%)  route 3.229ns (79.590%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 36.468 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.647     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.708    36.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.384    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X72Y173        FDCE (Recov_fdce_C_CLR)     -0.405    36.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 28.474    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.410%)  route 3.229ns (79.590%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 36.468 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.647     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.708    36.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.384    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X72Y173        FDCE (Recov_fdce_C_CLR)     -0.405    36.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 28.474    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.410%)  route 3.229ns (79.590%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 36.468 - 33.000 ) 
    Source Clock Delay      (SCD):    3.882ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.840     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y168        FDRE (Prop_fdre_C_Q)         0.456     4.338 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.814     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y168        LUT6 (Prop_lut6_I3_O)        0.124     5.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.825     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X72Y168        LUT4 (Prop_lut4_I3_O)        0.124     6.225 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.942     7.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X72Y173        LUT1 (Prop_lut1_I0_O)        0.124     7.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.647     7.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y173        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         1.708    36.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y173        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.384    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X72Y173        FDCE (Recov_fdce_C_CLR)     -0.405    36.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 28.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y182        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.383     1.450    
    SLICE_X62Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y182        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.383     1.450    
    SLICE_X62Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y182        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.383     1.450    
    SLICE_X62Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y182        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.383     1.450    
    SLICE_X62Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y182        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y182        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.141     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.383     1.450    
    SLICE_X62Y181        FDCE (Remov_fdce_C_CLR)     -0.067     1.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.362     1.471    
    SLICE_X62Y168        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.362     1.471    
    SLICE_X62Y168        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.362     1.471    
    SLICE_X62Y168        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.362     1.471    
    SLICE_X62Y168        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.810%)  route 0.188ns (57.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.640     1.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X64Y167        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.188     1.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X62Y168        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=494, routed)         0.912     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y168        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.362     1.471    
    SLICE_X62Y168        FDCE (Remov_fdce_C_CLR)     -0.067     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.456ns (14.760%)  route 2.633ns (85.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.633     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.708    15.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.361    15.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.456ns (14.760%)  route 2.633ns (85.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.633     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y179        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.708    15.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y179        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X74Y179        FDPE (Recov_fdpe_C_PRE)     -0.361    15.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.456ns (14.760%)  route 2.633ns (85.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.633     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.708    15.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.319    15.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.456ns (14.760%)  route 2.633ns (85.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.633     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.708    15.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.319    15.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.456ns (14.760%)  route 2.633ns (85.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 15.130 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.633     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.708    15.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.268    15.399    
                         clock uncertainty           -0.035    15.363    
    SLICE_X74Y179        FDCE (Recov_fdce_C_CLR)     -0.319    15.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.456ns (16.067%)  route 2.382ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.382     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.659    15.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X71Y179        FDCE (Recov_fdce_C_CLR)     -0.405    14.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.456ns (16.067%)  route 2.382ns (83.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 15.081 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.382     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y179        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.659    15.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y179        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.268    15.350    
                         clock uncertainty           -0.035    15.314    
    SLICE_X71Y179        FDCE (Recov_fdce_C_CLR)     -0.405    14.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.456ns (15.713%)  route 2.446ns (84.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 15.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.446     8.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.709    15.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.268    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X74Y181        FDCE (Recov_fdce_C_CLR)     -0.319    15.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.456ns (16.349%)  route 2.333ns (83.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.333     8.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X72Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.706    15.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X72Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.268    15.397    
                         clock uncertainty           -0.035    15.361    
    SLICE_X72Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.456ns (16.967%)  route 2.232ns (83.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.777     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X59Y175        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y175        FDRE (Prop_fdre_C_Q)         0.456     5.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=179, routed)         2.232     8.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X71Y178        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        1.658    15.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X71Y178        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.268    15.349    
                         clock uncertainty           -0.035    15.313    
    SLICE_X71Y178        FDCE (Recov_fdce_C_CLR)     -0.405    14.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  6.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.637     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y181        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y181        FDPE (Prop_fdpe_C_Q)         0.141     1.698 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X66Y180        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.910     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X66Y180        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.505     1.570    
    SLICE_X66Y180        FDCE (Remov_fdce_C_CLR)     -0.067     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.462%)  route 0.191ns (57.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.655     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y177        FDCE (Prop_fdce_C_Q)         0.141     1.716 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     1.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X74Y177        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.927     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X74Y177        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.504     1.588    
    SLICE_X74Y177        FDCE (Remov_fdce_C_CLR)     -0.067     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.570%)  route 0.183ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.634     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y172        FDPE (Prop_fdpe_C_Q)         0.141     1.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.908     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X63Y170        FDCE (Remov_fdce_C_CLR)     -0.092     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.570%)  route 0.183ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.634     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y172        FDPE (Prop_fdpe_C_Q)         0.141     1.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.908     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X63Y170        FDCE (Remov_fdce_C_CLR)     -0.092     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.570%)  route 0.183ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.634     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X63Y172        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y172        FDPE (Prop_fdpe_C_Q)         0.141     1.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X63Y170        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=6041, routed)        0.908     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X63Y170        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X63Y170        FDCE (Remov_fdce_C_CLR)     -0.092     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk
  To Clock:  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.655ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@40.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.456ns (47.157%)  route 0.511ns (52.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 42.590 - 40.000 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.467     1.467    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.511     1.978 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.872     2.850    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X13Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDRE (Prop_fdre_C_Q)         0.456     3.306 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.511     3.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X14Y167        FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X12Y162        FDRE                         0.000    40.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           1.273    41.273    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.486    41.759 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.831    42.590    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X14Y167        FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.236    42.826    
                         clock uncertainty           -0.035    42.791    
    SLICE_X14Y167        FDCE (Recov_fdce_C_CLR)     -0.319    42.472    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.472    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                 38.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns - trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.521%)  route 0.183ns (56.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.710     0.710    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.092     0.803 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.286     1.089    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X13Y167        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDRE (Prop_fdre_C_Q)         0.141     1.230 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.183     1.413    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X14Y167        FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X12Y162        FDRE                         0.000     0.000 r  mii_to_rmii/U0/rmii2mac_rx_clk_bi_reg/Q
                         net (fo=1, routed)           0.786     0.786    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.254     1.041 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=807, routed)         0.321     1.362    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X14Y167        FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.259     1.103    
    SLICE_X14Y167        FDCE (Remov_fdce_C_CLR)     -0.067     1.036    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.377    





