#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 19 12:17:45 2024
# Process ID: 18628
# Current directory: D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1
# Command line: vivado.exe -log cv_ov5640_equalizeHist_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cv_ov5640_equalizeHist_0_0.tcl
# Log file: D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/cv_ov5640_equalizeHist_0_0.vds
# Journal file: D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source cv_ov5640_equalizeHist_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pynq_CV_OV5640_master/boards/src/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.cache/ip 
Command: synth_design -top cv_ov5640_equalizeHist_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 380.930 ; gain = 106.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cv_ov5640_equalizeHist_0_0' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_equalizeHist_0_0/synth/cv_ov5640_equalizeHist_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_AXILiteS_s_axi' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_ROWS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_ROWS_CTRL bound to: 5'b10100 
	Parameter ADDR_COLS_DATA_0 bound to: 5'b11000 
	Parameter ADDR_COLS_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_AXILiteS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_AXILiteS_s_axi' (1#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit49_pro' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Block_Mat_exit49_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Block_Mat_exit49_pro.v:103]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit49_pro' (2#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Block_Mat_exit49_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (3#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor.v:80]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mul_bkb' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mul_bkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mul_bkb_DSP48_0' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mul_bkb_DSP48_0' (4#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mul_bkb' (5#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mul_bkb.v:13]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mac_cud' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_cud.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mac_cud_DSP48_1' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mac_cud_DSP48_1' (6#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mac_cud' (7#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_cud.v:33]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mac_dEe' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_dEe.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_mac_dEe_DSP48_2' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mac_dEe_DSP48_2' (8#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_mac_dEe' (9#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_mac_dEe.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor.v:596]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (10#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Equalize' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state42 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:72]
INFO: [Synth 8-6157] synthesizing module 'Equalize_hls_lut_V' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Equalize_hls_lut_V_ram' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:22]
INFO: [Synth 8-3876] $readmem data file './Equalize_hls_lut_V_ram.dat' is read successfully [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Equalize_hls_lut_V_ram' (11#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Equalize_hls_lut_V' (12#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hls_lut_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'Equalize_hist_out_V' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hist_out_V.v:61]
	Parameter DataWidth bound to: 21 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Equalize_hist_out_V_ram' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hist_out_V.v:9]
	Parameter DWIDTH bound to: 21 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hist_out_V.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Equalize_hist_out_V_ram' (13#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hist_out_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Equalize_hist_out_V' (14#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize_hist_out_V.v:61]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_fmuleOg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fmuleOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'equalizeHist_ap_fmul_2_max_dsp_32' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'equalizeHist_ap_fmul_2_max_dsp_32' (30#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_fmuleOg' (31#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fmuleOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_fdivfYi' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fdivfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'equalizeHist_ap_fdiv_14_no_dsp_32' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fdiv_14_no_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'equalizeHist_ap_fdiv_14_no_dsp_32' (38#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_fdivfYi' (39#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fdivfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_uitog8j' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_uitog8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'equalizeHist_ap_uitofp_4_no_dsp_32' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'equalizeHist_ap_uitofp_4_no_dsp_32' (47#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_uitog8j' (48#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_uitog8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_sitohbi' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_sitohbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'equalizeHist_ap_sitofp_4_no_dsp_64' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_sitofp_4_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_sitofp_4_no_dsp_64.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'equalizeHist_ap_sitofp_4_no_dsp_64' (49#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_sitofp_4_no_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_sitohbi' (50#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_sitohbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'equalizeHist_fpexibs' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fpexibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'equalizeHist_ap_fpext_0_no_dsp_32' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'd:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'equalizeHist_ap_fpext_0_no_dsp_32' (53#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/ip/equalizeHist_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist_fpexibs' (54#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist_fpexibs.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2076]
INFO: [Synth 8-6155] done synthesizing module 'Equalize' (55#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor_1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (56#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:91]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:330]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:392]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (57#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (58#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (59#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d6_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d6_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d6_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d6_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d6_A_shiftReg' (60#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d6_A' (61#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (62#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (63#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_shiftReg' (64#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A' (65#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (66#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (67#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_EqualizjbC' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_EqualizjbC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_EqualizjbC_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_EqualizjbC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_EqualizjbC_shiftReg' (68#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_EqualizjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_EqualizjbC' (69#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_EqualizjbC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColokbM' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColokbM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColokbM_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColokbM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColokbM_shiftReg' (70#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColokbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColokbM' (71#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColokbM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIlbW' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_Mat2AXIlbW.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIlbW_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_Mat2AXIlbW.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIlbW_shiftReg' (72#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_Mat2AXIlbW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIlbW' (73#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_Mat2AXIlbW.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColomb6' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColomb6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColomb6_shiftReg' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColomb6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColomb6_shiftReg' (74#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColomb6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColomb6' (75#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColomb6.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist.v:840]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit49_pro_U0_ap_ready_count_reg was removed.  [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist.v:848]
INFO: [Synth 8-6155] done synthesizing module 'equalizeHist' (76#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/equalizeHist.v:12]
INFO: [Synth 8-6155] done synthesizing module 'cv_ov5640_equalizeHist_0_0' (77#1) [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_equalizeHist_0_0/synth/cv_ov5640_equalizeHist_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized44 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized94 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized94 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized94 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized94 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized94 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_7_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 534.996 ; gain = 260.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 534.996 ; gain = 260.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 534.996 ; gain = 260.484
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1917 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_equalizeHist_0_0/constraints/equalizeHist_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_equalizeHist_0_0/constraints/equalizeHist_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 827.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 830.254 ; gain = 0.043
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 831.758 ; gain = 4.555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 831.758 ; gain = 557.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 831.758 ; gain = 557.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 831.758 ; gain = 557.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'equalizeHist_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'equalizeHist_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2080]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter7_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2081]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter8_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2082]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter9_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2083]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter10_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2084]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter11_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2085]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter12_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2086]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter13_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2087]
INFO: [Synth 8-4471] merging register 'tmp_46_i_reg_2020_pp2_iter14_reg_reg[63:9]' into 'tmp_44_i_reg_1991_reg[63:9]' [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:2088]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_44_i_reg_1991_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1164]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter14_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter13_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1193]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter12_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1192]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter11_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter10_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter9_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter8_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_pp2_iter7_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_i_reg_2020_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter6_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1061]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter5_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1060]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter4_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1059]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter3_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1058]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1057]
WARNING: [Synth 8-3936] Found unconnected internal register 'i6_i_reg_431_pp2_iter1_reg_reg' and it is trimmed from '9' to '8' bits. [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1056]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_1019_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_i_fu_948_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_936_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_999_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_53_i_fu_722_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_i_fu_716_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_75_2_i_fu_702_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_1460_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_1201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_1105_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_1584_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_1019_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_i_fu_948_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_936_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_999_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_53_i_fu_722_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_i_fu_716_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_75_2_i_fu_702_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_1460_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_1201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_1105_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_1584_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_cast_fu_646_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_i_cast_fu_594_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/fifo_w32_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_CvtColokbM.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/start_for_Mat2AXIlbW.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'equalizeHist_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'equalizeHist_AXILiteS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 831.758 ; gain = 557.246
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fmuleOg_U37/equalizeHist_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fmuleOg_U37/equalizeHist_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fmuleOg_U37/equalizeHist_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fmuleOg_U37/equalizeHist_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'floating_point_v7_1_7__parameterized3:/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/Equalize_U0/equalizeHist_fpexibs_U41/equalizeHist_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_i_fu_936_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_i_fu_948_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_51_i_fu_716_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_53_i_fu_722_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_999_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_1019_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_1201_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_1105_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_1157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_28_i_fu_1584_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_1460_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ipshared/432a/hdl/verilog/Equalize.v:1770]
INFO: [Synth 8-3971] The signal hist_out_V_U/Equalize_hist_out_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[32]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[33]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[34]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[35]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[36]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[37]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[38]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[39]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[40]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[41]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[42]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[43]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[44]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[45]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[46]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[47]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[48]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[49]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[50]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[51]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[52]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[53]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[54]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[55]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[56]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[57]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[58]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[59]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[60]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[61]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[62]' (FDE) to 'inst/Equalize_U0/equalizeHist_sitohbi_U40/din0_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_sitohbi_U40/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Equalize_U0/equalizeHist_fdivfYi_U38/equalizeHist_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (floating_point_v7_1_7__parameterized3:/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fdivfYi_U38/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[0]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[1]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[2]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[3]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[4]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[5]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[6]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[7]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[8]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[9]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[10]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[11]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[12]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[13]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[14]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[15]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[16]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[17]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[18]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[19]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[20]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[21]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[22]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[23]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[24]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[25]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[26]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_11_reg_2071_reg[27]' (FDE) to 'inst/Equalize_U0/tmp_11_reg_2071_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_11_reg_2071_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\equalizeHist_fmuleOg_U37/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/exp_tmp_V_reg_2065_reg[9]' (FDE) to 'inst/Equalize_U0/exp_tmp_V_reg_2065_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/exp_tmp_V_reg_2065_reg[8]' (FDE) to 'inst/Equalize_U0/exp_tmp_V_reg_2065_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[3]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[5]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[1]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[6]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[2]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[4]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[0]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[22]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[14]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[18]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[26]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[10]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\p_Result_8_reg_2082_reg[52] )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[20]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[28]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[12]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[16]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[24]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[8]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[21]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[13]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[17]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[25]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[9]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[19]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[27]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[11]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[15]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/p_Result_8_reg_2082_reg[23]' (FDE) to 'inst/Equalize_U0/p_Result_8_reg_2082_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Equalize_U0/\man_V_1_reg_2087_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\p_Result_8_reg_2082_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_27_i_reg_2211_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/tmp_27_i_reg_2211_reg[11]' (FDE) to 'inst/Equalize_U0/tmp_22_reg_2200_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Block_Mat_exit49_pro_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Block_Mat_exit49_pro_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[3]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[5]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[1]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[6]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[2]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[4]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[22]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[14]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Equalize_U0/man_V_1_reg_2087_reg[18]' (FDE) to 'inst/Equalize_U0/man_V_1_reg_2087_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\p_Result_8_reg_2082_reg[7] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module equalizeHist_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module equalizeHist_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[47]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[46]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[45]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[44]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[43]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[42]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[41]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[40]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[39]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[38]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[37]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[36]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[35]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[34]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[33]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[32]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[31]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[30]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[29]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[28]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[27]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[26]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[25]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[24]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[23]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[22]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[21]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[20]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[19]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[18]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[17]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[16]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[15]) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[47]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[46]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[45]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[44]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[43]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[42]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[41]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[40]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[39]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[38]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[37]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[36]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[35]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[34]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[33]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[32]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[31]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[30]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[29]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[28]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[27]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[26]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[25]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[24]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[23]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[22]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[21]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[20]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[19]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[18]__0) is unused and will be removed from module Equalize.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_1973_reg[17]__0) is unused and will be removed from module Equalize.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/equalizeHist_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\man_V_1_reg_2087_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/equalizeHist_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_13_reg_2142_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_uitog8j_U39/equalizeHist_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\tmp_47_i_reg_2040_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Equalize_U0/\equalizeHist_fmuleOg_U37/din0_buf1_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:05 . Memory (MB): peak = 849.676 ; gain = 575.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Equalize_U0/i_3_0/hls_lut_V_U/Equalize_hls_lut_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Equalize_U0/i_3_1/hist_out_V_U/Equalize_hist_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:20 . Memory (MB): peak = 913.180 ; gain = 638.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 930.793 ; gain = 656.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Equalize_U0/hist_out_V_U/Equalize_hist_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:27 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   209|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_2  |     1|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     1|
|7     |DSP48E1_6  |     2|
|8     |DSP48E1_7  |     1|
|9     |DSP48E1_8  |     1|
|10    |LUT1       |   203|
|11    |LUT2       |   339|
|12    |LUT3       |  1011|
|13    |LUT4       |   683|
|14    |LUT5       |   378|
|15    |LUT6       |   975|
|16    |MUXCY      |  1016|
|17    |MUXF7      |    11|
|18    |RAMB18E1_1 |     1|
|19    |RAMB36E1_1 |     1|
|20    |SRL16E     |   249|
|21    |XORCY      |   865|
|22    |FDE        |    32|
|23    |FDRE       |  3775|
|24    |FDSE       |    75|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 444 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 973.527 ; gain = 402.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 973.527 ; gain = 699.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 973.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 314 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 282 instances
  FDE => FDRE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
498 Infos, 230 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 973.527 ; gain = 706.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 973.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/cv_ov5640_equalizeHist_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cv_ov5640_equalizeHist_0_0, cache-ID = a537682d8c88d967
INFO: [Coretcl 2-1174] Renamed 334 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 973.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.runs/cv_ov5640_equalizeHist_0_0_synth_1/cv_ov5640_equalizeHist_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cv_ov5640_equalizeHist_0_0_utilization_synth.rpt -pb cv_ov5640_equalizeHist_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 12:19:33 2024...
