OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       13
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   mux
Die area:                 ( 0 0 ) ( 6108 6108 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     34
Number of terminals:      6
Number of snets:          2
Number of nets:           25

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 17.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 429.
[INFO DRT-0033] V1 shape region query size = 492.
[INFO DRT-0033] M2 shape region query size = 36.
[INFO DRT-0033] V2 shape region query size = 24.
[INFO DRT-0033] M3 shape region query size = 24.
[INFO DRT-0033] V3 shape region query size = 16.
[INFO DRT-0033] M4 shape region query size = 21.
[INFO DRT-0033] V4 shape region query size = 16.
[INFO DRT-0033] M5 shape region query size = 11.
[INFO DRT-0033] V5 shape region query size = 0.
[INFO DRT-0033] M6 shape region query size = 0.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 68 pins.
[INFO DRT-0081]   Complete 17 unique inst patterns.
[INFO DRT-0084]   Complete 12 groups.
#scanned instances     = 34
#unique  instances     = 17
#stdCellGenAp          = 258
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 226
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 51
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 182.77 (MB), peak = 182.77 (MB)
global_route -congestion_report_file ./reports/asap7/mux/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 12
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 5

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal       1628           996          38.82%
M3         Vertical         1859          1221          34.32%
M4         Horizontal       1364           891          34.68%
M5         Vertical         1364           881          35.41%
M6         Horizontal       1001           680          32.07%
M7         Vertical         1001           680          32.07%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 98
[INFO GRT-0198] Via related Steiner nodes: 1
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 133
[INFO GRT-0112] Final usage 3D: 455

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2                 996            15            1.51%             0 /  0 /  0
M3                1221            20            1.64%             0 /  0 /  0
M4                 891            17            1.91%             0 /  0 /  0
M5                 881             4            0.45%             0 /  0 /  0
M6                 680             0            0.00%             0 /  0 /  0
M7                 680             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             5349            56            1.05%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 50 um
[INFO GRT-0014] Routed nets: 25
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |        25
       10 |     +0.0% |       0 |       0 |             0 |        15
       20 |     +0.0% |       0 |       0 |             0 |         5
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL              29.9 u
legalized HPWL             29.9 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/mux/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL              29.9 u
legalized HPWL             29.9 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/mux/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/mux/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 2 u^2 62% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 266.257
[INFO FLW-0009] Clock core_clock slack 719.729
[INFO FLW-0011] Path endpoint path count 5
Elapsed time: 0:02.29[h:]min:sec. CPU time: user 2.70 sys 0.20 (126%). Peak memory: 274772KB.
