verilog work "up_down_counter.v"
