
---------- Begin Simulation Statistics ----------
simSeconds                                   0.097696                       # Number of seconds simulated (Second)
simTicks                                  97695857000                       # Number of ticks simulated (Tick)
finalTick                                 99691712500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     89.41                       # Real time elapsed on the host (Second)
hostTickRate                               1092714793                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     675008                       # Number of bytes of host memory used (Byte)
simInsts                                     39943911                       # Number of instructions simulated (Count)
simOps                                       40709759                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   446767                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     455332                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        195391714                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          38285703                       # Number of instructions committed (Count)
system.cpu.numOps                            38782460                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      22661                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               5.103516                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.195943                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           72      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       18536413     47.80%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            29      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              9      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     47.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd       7024640     18.11%     65.91% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.91% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu        207936      0.54%     66.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     66.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc      4816922     12.42%     78.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult      5017600     12.94%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     91.80% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       2330704      6.01%     97.81% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite       848135      2.19%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        38782460                       # Class of committed instruction (Count)
system.cpu.committedControl_0::IsControl       206326                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsDirectControl       206070                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsIndirectControl          256                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCondControl       205849                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsUncondControl          477                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsCall             186                       # Class of control type instructions committed (Count)
system.cpu.committedControl_0::IsReturn           184                       # Class of control type instructions committed (Count)
system.cpu.branchPred.lookups                  207131                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            206264                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3862                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               205394                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  150                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  205071                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998427                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     266                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             226                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           66                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        2176767                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2176767                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2176767                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2176767                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1003919                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1003919                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1003919                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1003919                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  82097996500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  82097996500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  82097996500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  82097996500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3180686                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3180686                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3180686                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3180686                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.315630                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.315630                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.315630                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.315630                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 81777.510437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 81777.510437                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 81777.510437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 81777.510437                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       802829                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            802829                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           13                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1003906                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1003906                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1003906                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1003906                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  81092959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  81092959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  81092959500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  81092959500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.315626                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.315626                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.315626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.315626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 80777.442808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 80777.442808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 80777.442808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 80777.442808                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1003909                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1328730                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1328730                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1003893                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1003893                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  82095680000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  82095680000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2332623                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2332623                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.430371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.430371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81777.320890                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 81777.320890                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1003890                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1003890                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  81091514000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  81091514000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.430370                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.430370                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 80777.290341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 80777.290341                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       173500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       173500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        86750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        86750                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       171500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       171500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        85750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        85750                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       848037                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         848037                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           26                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           26                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2316500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2316500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       848063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       848063                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000031                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 89096.153846                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 89096.153846                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1445500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1445500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000019                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000019                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90343.750000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90343.750000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3233242                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1004933                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.217371                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          642                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          317                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13726941                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13726941                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            18106404                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions            17173961                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1247694                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            817878                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  75                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        3051564                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3051564                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3051564                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3051564                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          260                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             260                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          260                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            260                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     18507500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     18507500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     18507500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     18507500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3051824                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3051824                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3051824                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3051824                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000085                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71182.692308                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 71182.692308                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71182.692308                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 71182.692308                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          260                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               260                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          260                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          260                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          260                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          260                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18247500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18247500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18247500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18247500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000085                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000085                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000085                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70182.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    260                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3051564                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3051564                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          260                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           260                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     18507500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     18507500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3051824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3051824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71182.692308                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71182.692308                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          260                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          260                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18247500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18247500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70182.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70182.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3241952                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                516                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            6282.852713                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12207556                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12207556                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 38285703                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   38782460                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     47                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        48                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    47                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       48                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  213                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1003907                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1004120                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 213                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1003907                       # number of overall misses (Count)
system.l2.overallMisses::total                1004120                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17353500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     79587255000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        79604608500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17353500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    79587255000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       79604608500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                260                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1003908                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1004168                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               260                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1003908                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1004168                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.819231                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999999                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999952                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.819231                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999999                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999952                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81471.830986                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79277.517738                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79277.983209                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81471.830986                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79277.517738                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79277.983209                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               801600                       # number of writebacks (Count)
system.l2.writebacks::total                    801600                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              213                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1003907                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1004120                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             213                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1003907                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1004120                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15233500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  69548175000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    69563408500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15233500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  69548175000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   69563408500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.819231                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999999                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999952                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.819231                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999999                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999952                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71518.779343                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69277.507777                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69277.983209                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71518.779343                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69277.507777                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69277.983209                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1004356                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         2835                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           2835                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              47                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 47                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           213                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              213                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17353500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17353500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          260                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            260                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.819231                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.819231                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81471.830986                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81471.830986                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          213                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          213                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15233500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15233500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.819231                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.819231                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71518.779343                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71518.779343                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  18                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1588500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1588500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                18                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        88250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        88250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              18                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1398500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1398500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 77694.444444                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77694.444444                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1003889                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1003889                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data  79585666500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  79585666500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1003890                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1003890                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999999                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79277.356859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79277.356859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1003889                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1003889                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  69546776500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  69546776500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69277.356859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69277.356859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          260                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              260                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          260                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          260                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       802829                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           802829                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       802829                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       802829                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2016121                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1008452                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999224                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       7.027241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        29.515388                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4059.457371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.007206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.991078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  143                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1097                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2085                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  564                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   17071052                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  17071052                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    801600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       212.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1003907.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000206494500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        50084                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        50084                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2784683                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             751699                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1004119                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     801600                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1004119                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   801600                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1004119                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               801600                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1004048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  50098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  50086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  50085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  50086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  50086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  50085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  50087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  50088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  50083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  50083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  50084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        50084                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.050555                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.946136                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      4.274888                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         49979     99.79%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47            20      0.04%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            43      0.09%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            5      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175           11      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         50084                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        50084                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.005231                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.004916                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.105234                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            49941     99.71%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               52      0.10%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               63      0.13%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               28      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         50084                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                64263616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             51302400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              657792643.14145887                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              525123598.63939780                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   97695808000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      54103.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     64250048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     51302784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 138879.993652136152                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 657653763.147806763649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 525127529.205255866051                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          212                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1003907                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       801600                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6528250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  28313464750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2415702771000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30793.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28203.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3013601.26                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     64250048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       64263616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     51302400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     51302400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          212                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1003907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1004119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       801600                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         801600                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         138880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      657653763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         657792643                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       138880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        138880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    525123599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        525123599                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    525123599                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        138880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     657653763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1182916242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1004119                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              801606                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        57402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        71698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        57354                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        68164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        57377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        71713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        58375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        53814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        70756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        57375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        71737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        53778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        71704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        57390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        71704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        53778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        57307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        42922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        57223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        39299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        57269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        42914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        57220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        53649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        42998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        57293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        42980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        53619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        42952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        57378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        42924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        53659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              9492761750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5020595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        28319993000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9453.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28203.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              910830                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             728426                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       166459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   694.251918                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   561.946136                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   342.466258                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         7363      4.42%      4.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        15219      9.14%     13.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        16713     10.04%     23.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        13671      8.21%     31.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12628      7.59%     39.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        12892      7.74%     47.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        10584      6.36%     53.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        10145      6.09%     59.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        67244     40.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       166459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              64263616                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           51302784                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              657.792643                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              525.127529                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.24                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       588585900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       312818055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     3540775980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2128731660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7711888080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  30483759600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  11845319040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   56611878315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   579.470615                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30476223000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3262220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63959092000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       600045600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       318901440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     3628762200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2055651660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7711888080.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  32736815130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   9948144000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   57000208110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   583.445500                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25555792750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3262220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68879874250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1004101                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        801600                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            202493                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 18                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                19                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1004101                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3012332                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3012332                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    115566080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                115566080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1004119                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1004119    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1004119                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5515867000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         5295828250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2008212                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1004093                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1004150                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1604429                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          260                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           403836                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                18                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               19                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            260                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1003890                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          780                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3011726                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3012506                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    115631232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               115664512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1004356                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  51302400                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2008524                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001542                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.039237                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2005427     99.85%     99.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3097      0.15%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2008524                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  99691712500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1807257500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            390000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1505863500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2008337                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1004169                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            3097                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         3097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       157194468                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        38197246                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
