verilog work "ProjectFinal_SEP.V"
verilog work "ProjectFinal_SEG.V"
verilog work "ProjectFinal.V"
