#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 25 02:13:58 2019
# Process ID: 35268
# Current directory: C:/Users/ABDUL MANNAN/Desktop/project/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32176 C:\Users\ABDUL MANNAN\Desktop\project\TermProject\TermProject.xpr
# Log file: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/vivado.log
# Journal file: C:/Users/ABDUL MANNAN/Desktop/project/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Adeem AK/OneDrive/Desktop/Uni 2nd Year/CS 223/project/TermProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 807.969 ; gain = 188.594
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 02:17:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 25 02:17:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 02:21:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 25 02:21:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27EFEA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2027.332 ; gain = 542.203
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.srcs/sources_1/new/ButtonClock.sv} w ]
add_files {{C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.srcs/sources_1/new/ButtonClock.sv}}
update_compile_order -fileset sources_1
open_project {D:/CS Work/CS 223/TermProject/TermProject.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
current_project TermProject
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 02:43:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 25 02:43:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27EFEA
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project TermProject(2)
current_project TermProject
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 02:59:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 25 02:59:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 25 03:04:39 2019] Launched synth_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 25 03:04:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ABDUL MANNAN/Desktop/project/TermProject/TermProject.runs/impl_1/TopModule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 25 03:10:39 2019...
