{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647121017002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647121017003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 12 15:36:56 2022 " "Processing started: Sat Mar 12 15:36:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647121017003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121017003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121017003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647121018072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647121018072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaAND " "Found entity 1: CompuertaAND" {  } { { "CompuertaAND.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/CompuertaAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaOR " "Found entity 1: CompuertaOR" {  } { { "CompuertaOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/CompuertaOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121032738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647121032813 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoSuma ALU.sv(56) " "Verilog HDL Always Construct warning at ALU.sv(56): variable \"resultadoSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032815 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoResta ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): variable \"resultadoResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032815 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoAND ALU.sv(58) " "Verilog HDL Always Construct warning at ALU.sv(58): variable \"resultadoAND\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoOR ALU.sv(59) " "Verilog HDL Always Construct warning at ALU.sv(59): variable \"resultadoOR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoShiftLeft ALU.sv(60) " "Verilog HDL Always Construct warning at ALU.sv(60): variable \"resultadoShiftLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoSuma ALU.sv(61) " "Verilog HDL Always Construct warning at ALU.sv(61): variable \"resultadoSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "banderas ALU.sv(10) " "Output port \"banderas\" at ALU.sv(10) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647121032817 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sumadorALU " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sumadorALU\"" {  } { { "ALU.sv" "sumadorALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121032832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Restador:restadorALU " "Elaborating entity \"Restador\" for hierarchy \"Restador:restadorALU\"" {  } { { "ALU.sv" "restadorALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121032836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaAND CompuertaAND:andALU " "Elaborating entity \"CompuertaAND\" for hierarchy \"CompuertaAND:andALU\"" {  } { { "ALU.sv" "andALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121032839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaOR CompuertaOR:orALU " "Elaborating entity \"CompuertaOR\" for hierarchy \"CompuertaOR:orALU\"" {  } { { "ALU.sv" "orALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121032843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:shiftLeftALU " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:shiftLeftALU\"" {  } { { "ALU.sv" "shiftLeftALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121032847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[0\] GND " "Pin \"banderas\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[1\] GND " "Pin \"banderas\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[2\] GND " "Pin \"banderas\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[3\] GND " "Pin \"banderas\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647121033704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647121033845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647121034431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647121034431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647121034507 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647121034507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647121034507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647121034507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 12 15:37:14 2022 " "Processing ended: Sat Mar 12 15:37:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647121034536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1647121017002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647121017003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 12 15:36:56 2022 " "Processing started: Sat Mar 12 15:36:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647121017003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121017003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121017003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1647121018072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1647121018072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaand.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaAND " "Found entity 1: CompuertaAND" {  } { { "CompuertaAND.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/CompuertaAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuertaor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compuertaor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CompuertaOR " "Found entity 1: CompuertaOR" {  } { { "CompuertaOR.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/CompuertaOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647121032738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121032738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1647121032813 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoSuma ALU.sv(56) " "Verilog HDL Always Construct warning at ALU.sv(56): variable \"resultadoSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032815 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoResta ALU.sv(57) " "Verilog HDL Always Construct warning at ALU.sv(57): variable \"resultadoResta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032815 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoAND ALU.sv(58) " "Verilog HDL Always Construct warning at ALU.sv(58): variable \"resultadoAND\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoOR ALU.sv(59) " "Verilog HDL Always Construct warning at ALU.sv(59): variable \"resultadoOR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoShiftLeft ALU.sv(60) " "Verilog HDL Always Construct warning at ALU.sv(60): variable \"resultadoShiftLeft\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultadoSuma ALU.sv(61) " "Verilog HDL Always Construct warning at ALU.sv(61): variable \"resultadoSuma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 1 0 "Analysis & Synthesis" 0 -1 1647121032816 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "banderas ALU.sv(10) " "Output port \"banderas\" at ALU.sv(10) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1647121032817 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sumadorALU " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sumadorALU\"" {  } { { "ALU.sv" "sumadorALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121032832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador Restador:restadorALU " "Elaborating entity \"Restador\" for hierarchy \"Restador:restadorALU\"" {  } { { "ALU.sv" "restadorALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121032836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaAND CompuertaAND:andALU " "Elaborating entity \"CompuertaAND\" for hierarchy \"CompuertaAND:andALU\"" {  } { { "ALU.sv" "andALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121032839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompuertaOR CompuertaOR:orALU " "Elaborating entity \"CompuertaOR\" for hierarchy \"CompuertaOR:orALU\"" {  } { { "ALU.sv" "orALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121032843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:shiftLeftALU " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:shiftLeftALU\"" {  } { { "ALU.sv" "shiftLeftALU" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121032847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[0\] GND " "Pin \"banderas\[0\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[1\] GND " "Pin \"banderas\[1\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[2\] GND " "Pin \"banderas\[2\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "banderas\[3\] GND " "Pin \"banderas\[3\]\" is stuck at GND" {  } { { "ALU.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/Noveno Semestre (IS2022)/Taller de Diseño Digital/Laboratorios/CE3201-Laboratorio-3/ALU.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647121033704 "|ALU|banderas[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1647121033704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1647121033845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647121034431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1647121034431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647121034507 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647121034507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647121034507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1647121034507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 12 15:37:14 2022 " "Processing ended: Sat Mar 12 15:37:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647121034536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1647121034536 ""}
