ARM GAS  /tmp/ccXGDaWS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
  20              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_RCC_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_RCC_DeInit:
  28              	.LFB123:
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
ARM GAS  /tmp/ccXGDaWS.s 			page 2


  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccXGDaWS.s 			page 3


  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXGDaWS.s 			page 4


 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccXGDaWS.s 			page 5


 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  29              		.loc 1 217 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 38B5     		push	{r3, r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 3, -16
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  40              		.loc 1 218 3 view .LVU1
  41              	.LVL0:
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  42              		.loc 1 221 3 view .LVU2
  43 0002 364A     		ldr	r2, .L18
  44 0004 1368     		ldr	r3, [r2]
  45 0006 43F00103 		orr	r3, r3, #1
  46 000a 1360     		str	r3, [r2]
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  47              		.loc 1 225 3 view .LVU3
  48              		.loc 1 225 15 is_stmt 0 view .LVU4
  49 000c FFF7FEFF 		bl	HAL_GetTick
  50              	.LVL1:
  51 0010 0446     		mov	r4, r0
  52              	.LVL2:
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 228 3 is_stmt 1 view .LVU5
  54              	.L2:
  55              		.loc 1 228 42 view .LVU6
  56              		.loc 1 228 9 is_stmt 0 view .LVU7
  57 0012 324B     		ldr	r3, .L18
  58 0014 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccXGDaWS.s 			page 6


  59              		.loc 1 228 42 view .LVU8
  60 0016 13F0020F 		tst	r3, #2
  61 001a 07D1     		bne	.L14
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  62              		.loc 1 230 5 is_stmt 1 view .LVU9
  63              		.loc 1 230 9 is_stmt 0 view .LVU10
  64 001c FFF7FEFF 		bl	HAL_GetTick
  65              	.LVL3:
  66              		.loc 1 230 23 view .LVU11
  67 0020 001B     		subs	r0, r0, r4
  68              		.loc 1 230 7 view .LVU12
  69 0022 0228     		cmp	r0, #2
  70 0024 F5D9     		bls	.L2
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  71              		.loc 1 232 14 view .LVU13
  72 0026 0324     		movs	r4, #3
  73              	.LVL4:
  74              	.L3:
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccXGDaWS.s 			page 7


 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  75              		.loc 1 300 1 view .LVU14
  76 0028 2046     		mov	r0, r4
  77 002a 38BD     		pop	{r3, r4, r5, pc}
  78              	.LVL5:
  79              	.L14:
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  80              		.loc 1 237 3 is_stmt 1 view .LVU15
  81 002c 2B4A     		ldr	r2, .L18
  82 002e 1368     		ldr	r3, [r2]
  83 0030 23F0F803 		bic	r3, r3, #248
  84 0034 43F08003 		orr	r3, r3, #128
  85 0038 1360     		str	r3, [r2]
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  86              		.loc 1 240 3 view .LVU16
  87 003a 5168     		ldr	r1, [r2, #4]
  88 003c 284B     		ldr	r3, .L18+4
  89 003e 0B40     		ands	r3, r3, r1
  90 0040 5360     		str	r3, [r2, #4]
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 244 3 view .LVU17
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92              		.loc 1 244 15 is_stmt 0 view .LVU18
  93 0042 FFF7FEFF 		bl	HAL_GetTick
  94              	.LVL6:
  95 0046 0446     		mov	r4, r0
  96              	.LVL7:
ARM GAS  /tmp/ccXGDaWS.s 			page 8


 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  97              		.loc 1 247 3 is_stmt 1 view .LVU19
  98              	.L5:
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 247 43 view .LVU20
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 100              		.loc 1 247 9 is_stmt 0 view .LVU21
 101 0048 244B     		ldr	r3, .L18
 102 004a 5B68     		ldr	r3, [r3, #4]
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 103              		.loc 1 247 43 view .LVU22
 104 004c 13F00C0F 		tst	r3, #12
 105 0050 08D0     		beq	.L15
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 106              		.loc 1 249 5 is_stmt 1 view .LVU23
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 107              		.loc 1 249 9 is_stmt 0 view .LVU24
 108 0052 FFF7FEFF 		bl	HAL_GetTick
 109              	.LVL8:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 110              		.loc 1 249 23 view .LVU25
 111 0056 001B     		subs	r0, r0, r4
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 112              		.loc 1 249 7 view .LVU26
 113 0058 41F28833 		movw	r3, #5000
 114 005c 9842     		cmp	r0, r3
 115 005e F3D9     		bls	.L5
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 116              		.loc 1 251 14 view .LVU27
 117 0060 0324     		movs	r4, #3
 118              	.LVL9:
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 119              		.loc 1 251 14 view .LVU28
 120 0062 E1E7     		b	.L3
 121              	.LVL10:
 122              	.L15:
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 123              		.loc 1 256 3 is_stmt 1 view .LVU29
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 124              		.loc 1 256 19 is_stmt 0 view .LVU30
 125 0064 1F4B     		ldr	r3, .L18+8
 126 0066 204A     		ldr	r2, .L18+12
 127 0068 1A60     		str	r2, [r3]
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 128              		.loc 1 259 3 is_stmt 1 view .LVU31
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 129              		.loc 1 259 6 is_stmt 0 view .LVU32
 130 006a 204B     		ldr	r3, .L18+16
 131 006c 1868     		ldr	r0, [r3]
 132 006e FFF7FEFF 		bl	HAL_InitTick
 133              	.LVL11:
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 134              		.loc 1 259 5 view .LVU33
 135 0072 0446     		mov	r4, r0
 136              	.LVL12:
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 137              		.loc 1 259 5 view .LVU34
ARM GAS  /tmp/ccXGDaWS.s 			page 9


 138 0074 08B1     		cbz	r0, .L16
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 139              		.loc 1 261 12 view .LVU35
 140 0076 0124     		movs	r4, #1
 141 0078 D6E7     		b	.L3
 142              	.L16:
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143              		.loc 1 265 3 is_stmt 1 view .LVU36
 144 007a 184A     		ldr	r2, .L18
 145 007c 1368     		ldr	r3, [r2]
 146 007e 23F08473 		bic	r3, r3, #17301504
 147 0082 23F48033 		bic	r3, r3, #65536
 148 0086 1360     		str	r3, [r2]
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149              		.loc 1 268 3 view .LVU37
 150 0088 1368     		ldr	r3, [r2]
 151 008a 23F48023 		bic	r3, r3, #262144
 152 008e 1360     		str	r3, [r2]
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 153              		.loc 1 272 3 view .LVU38
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 154              		.loc 1 272 15 is_stmt 0 view .LVU39
 155 0090 FFF7FEFF 		bl	HAL_GetTick
 156              	.LVL13:
 157 0094 0546     		mov	r5, r0
 158              	.LVL14:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 159              		.loc 1 273 3 is_stmt 1 view .LVU40
 160              	.L7:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 161              		.loc 1 273 42 view .LVU41
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 162              		.loc 1 273 9 is_stmt 0 view .LVU42
 163 0096 114B     		ldr	r3, .L18
 164 0098 1B68     		ldr	r3, [r3]
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 165              		.loc 1 273 42 view .LVU43
 166 009a 13F0007F 		tst	r3, #33554432
 167 009e 06D0     		beq	.L17
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 168              		.loc 1 275 5 is_stmt 1 view .LVU44
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 169              		.loc 1 275 9 is_stmt 0 view .LVU45
 170 00a0 FFF7FEFF 		bl	HAL_GetTick
 171              	.LVL15:
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 172              		.loc 1 275 23 view .LVU46
 173 00a4 401B     		subs	r0, r0, r5
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 174              		.loc 1 275 7 view .LVU47
 175 00a6 0228     		cmp	r0, #2
 176 00a8 F5D9     		bls	.L7
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 177              		.loc 1 277 14 view .LVU48
 178 00aa 0324     		movs	r4, #3
 179 00ac BCE7     		b	.L3
 180              	.L17:
ARM GAS  /tmp/ccXGDaWS.s 			page 10


 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181              		.loc 1 282 3 is_stmt 1 view .LVU49
 182 00ae 0B4B     		ldr	r3, .L18
 183 00b0 0022     		movs	r2, #0
 184 00b2 5A60     		str	r2, [r3, #4]
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 185              		.loc 1 285 3 view .LVU50
 186 00b4 DA62     		str	r2, [r3, #44]
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 187              		.loc 1 288 3 view .LVU51
 188 00b6 1A63     		str	r2, [r3, #48]
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 189              		.loc 1 291 3 view .LVU52
 190 00b8 9968     		ldr	r1, [r3, #8]
 191 00ba 41F41F01 		orr	r1, r1, #10420224
 192 00be 9960     		str	r1, [r3, #8]
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 193              		.loc 1 294 3 view .LVU53
 194 00c0 9A60     		str	r2, [r3, #8]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 195              		.loc 1 297 3 view .LVU54
 196              	.LVL16:
 197              	.LBB168:
 198              	.LBI168:
 199              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccXGDaWS.s 			page 11


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/ccXGDaWS.s 			page 12


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccXGDaWS.s 			page 13


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
ARM GAS  /tmp/ccXGDaWS.s 			page 14


 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  /tmp/ccXGDaWS.s 			page 15


 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccXGDaWS.s 			page 16


 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccXGDaWS.s 			page 17


 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /tmp/ccXGDaWS.s 			page 18


 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
ARM GAS  /tmp/ccXGDaWS.s 			page 19


 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccXGDaWS.s 			page 20


 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccXGDaWS.s 			page 21


 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccXGDaWS.s 			page 22


 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccXGDaWS.s 			page 23


 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
ARM GAS  /tmp/ccXGDaWS.s 			page 24


 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccXGDaWS.s 			page 25


 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccXGDaWS.s 			page 26


 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccXGDaWS.s 			page 27


 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 200              		.loc 2 981 31 view .LVU55
 201              	.LBB169:
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202              		.loc 2 983 3 view .LVU56
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 203              		.loc 2 988 4 view .LVU57
 204 00c2 4FF08072 		mov	r2, #16777216
 205              		.syntax unified
 206              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 207 00c6 92FAA2F2 		rbit r2, r2
 208              	@ 0 "" 2
 209              	.LVL17:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccXGDaWS.s 			page 28


 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 210              		.loc 2 1001 3 view .LVU58
 211              		.loc 2 1001 3 is_stmt 0 view .LVU59
 212              		.thumb
 213              		.syntax unified
 214              	.LBE169:
 215              	.LBE168:
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 216              		.loc 1 297 3 view .LVU60
 217 00ca B2FA82F2 		clz	r2, r2
 218 00ce 084B     		ldr	r3, .L18+20
 219 00d0 1344     		add	r3, r3, r2
 220 00d2 9B00     		lsls	r3, r3, #2
 221 00d4 0122     		movs	r2, #1
 222 00d6 1A60     		str	r2, [r3]
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 223              		.loc 1 299 3 is_stmt 1 view .LVU61
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 224              		.loc 1 299 10 is_stmt 0 view .LVU62
 225 00d8 A6E7     		b	.L3
 226              	.L19:
 227 00da 00BF     		.align	2
 228              	.L18:
 229 00dc 00100240 		.word	1073876992
 230 00e0 0CC0FFF8 		.word	-117456884
 231 00e4 00000000 		.word	SystemCoreClock
 232 00e8 00127A00 		.word	8000000
 233 00ec 00000000 		.word	uwTickPrio
 234 00f0 20819010 		.word	277905696
 235              		.cfi_endproc
 236              	.LFE123:
 238              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_RCC_OscConfig
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 245              	HAL_RCC_OscConfig:
 246              	.LVL18:
 247              	.LFB124:
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
ARM GAS  /tmp/ccXGDaWS.s 			page 29


 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 248              		.loc 1 317 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 8
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 252              		.loc 1 318 3 view .LVU64
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 253              		.loc 1 319 3 view .LVU65
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 254              		.loc 1 325 3 view .LVU66
 255              		.loc 1 325 5 is_stmt 0 view .LVU67
 256 0000 0028     		cmp	r0, #0
 257 0002 00F0FF82 		beq	.L94
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 258              		.loc 1 317 1 view .LVU68
 259 0006 70B5     		push	{r4, r5, r6, lr}
 260              	.LCFI1:
 261              		.cfi_def_cfa_offset 16
 262              		.cfi_offset 4, -16
 263              		.cfi_offset 5, -12
 264              		.cfi_offset 6, -8
 265              		.cfi_offset 14, -4
 266 0008 82B0     		sub	sp, sp, #8
 267              	.LCFI2:
 268              		.cfi_def_cfa_offset 24
 269 000a 0446     		mov	r4, r0
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 270              		.loc 1 331 3 is_stmt 1 view .LVU69
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 271              		.loc 1 334 3 view .LVU70
 272              		.loc 1 334 25 is_stmt 0 view .LVU71
 273 000c 0368     		ldr	r3, [r0]
 274              		.loc 1 334 5 view .LVU72
 275 000e 13F0010F 		tst	r3, #1
 276 0012 3BD0     		beq	.L22
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccXGDaWS.s 			page 30


 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 277              		.loc 1 337 5 is_stmt 1 view .LVU73
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 278              		.loc 1 340 5 view .LVU74
 279              		.loc 1 340 9 is_stmt 0 view .LVU75
 280 0014 B44B     		ldr	r3, .L132
 281 0016 5B68     		ldr	r3, [r3, #4]
 282 0018 03F00C03 		and	r3, r3, #12
 283              		.loc 1 340 7 view .LVU76
 284 001c 042B     		cmp	r3, #4
 285 001e 1ED0     		beq	.L23
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 286              		.loc 1 341 13 view .LVU77
 287 0020 B14B     		ldr	r3, .L132
 288 0022 5B68     		ldr	r3, [r3, #4]
 289 0024 03F00C03 		and	r3, r3, #12
 290              		.loc 1 341 8 view .LVU78
 291 0028 082B     		cmp	r3, #8
 292 002a 13D0     		beq	.L118
 293              	.L24:
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 294              		.loc 1 351 7 is_stmt 1 view .LVU79
 295              		.loc 1 351 7 view .LVU80
 296 002c 6368     		ldr	r3, [r4, #4]
 297 002e B3F5803F 		cmp	r3, #65536
 298 0032 68D0     		beq	.L119
 299              		.loc 1 351 7 discriminator 2 view .LVU81
 300 0034 002B     		cmp	r3, #0
 301 0036 40F09280 		bne	.L29
 302              		.loc 1 351 7 discriminator 4 view .LVU82
 303 003a 03F18043 		add	r3, r3, #1073741824
 304 003e 03F50433 		add	r3, r3, #135168
 305 0042 1A68     		ldr	r2, [r3]
 306 0044 22F48032 		bic	r2, r2, #65536
 307 0048 1A60     		str	r2, [r3]
 308              		.loc 1 351 7 discriminator 4 view .LVU83
 309 004a 1A68     		ldr	r2, [r3]
 310 004c 22F48022 		bic	r2, r2, #262144
 311 0050 1A60     		str	r2, [r3]
 312 0052 5DE0     		b	.L28
 313              	.L118:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 314              		.loc 1 341 82 is_stmt 0 discriminator 1 view .LVU84
 315 0054 A44B     		ldr	r3, .L132
 316 0056 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccXGDaWS.s 			page 31


 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 317              		.loc 1 341 78 discriminator 1 view .LVU85
 318 0058 13F4803F 		tst	r3, #65536
 319 005c E6D0     		beq	.L24
 320              	.L23:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 321              		.loc 1 343 7 is_stmt 1 view .LVU86
 322              	.LVL19:
 323              	.LBB170:
 324              	.LBI170:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 325              		.loc 2 981 31 view .LVU87
 326              	.LBB171:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 327              		.loc 2 983 3 view .LVU88
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 328              		.loc 2 988 4 view .LVU89
 329 005e 4FF40033 		mov	r3, #131072
 330              		.syntax unified
 331              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 332 0062 93FAA3F3 		rbit r3, r3
 333              	@ 0 "" 2
 334              		.loc 2 1001 3 view .LVU90
 335              	.LVL20:
 336              		.loc 2 1001 3 is_stmt 0 view .LVU91
 337              		.thumb
 338              		.syntax unified
 339              	.LBE171:
 340              	.LBE170:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 341              		.loc 1 343 11 view .LVU92
 342 0066 A04B     		ldr	r3, .L132
 343 0068 1968     		ldr	r1, [r3]
 344              	.LVL21:
 345              	.LBB172:
 346              	.LBI172:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 347              		.loc 2 981 31 is_stmt 1 view .LVU93
 348              	.LBB173:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349              		.loc 2 983 3 view .LVU94
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 350              		.loc 2 988 4 view .LVU95
 351 006a 4FF40033 		mov	r3, #131072
 352              		.syntax unified
 353              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 354 006e 93FAA3F3 		rbit r3, r3
 355              	@ 0 "" 2
 356              	.LVL22:
 357              		.loc 2 1001 3 view .LVU96
 358              		.loc 2 1001 3 is_stmt 0 view .LVU97
 359              		.thumb
 360              		.syntax unified
 361              	.LBE173:
 362              	.LBE172:
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 363              		.loc 1 343 11 view .LVU98
ARM GAS  /tmp/ccXGDaWS.s 			page 32


 364 0072 B3FA83F3 		clz	r3, r3
 365 0076 03F01F03 		and	r3, r3, #31
 366 007a 0122     		movs	r2, #1
 367 007c 02FA03F3 		lsl	r3, r2, r3
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 368              		.loc 1 343 9 view .LVU99
 369 0080 0B42     		tst	r3, r1
 370 0082 03D0     		beq	.L22
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 371              		.loc 1 343 78 discriminator 13 view .LVU100
 372 0084 6368     		ldr	r3, [r4, #4]
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373              		.loc 1 343 57 discriminator 13 view .LVU101
 374 0086 002B     		cmp	r3, #0
 375 0088 00F0BE82 		beq	.L120
 376              	.LVL23:
 377              	.L22:
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 378              		.loc 1 390 3 is_stmt 1 view .LVU102
ARM GAS  /tmp/ccXGDaWS.s 			page 33


 379              		.loc 1 390 25 is_stmt 0 view .LVU103
 380 008c 2368     		ldr	r3, [r4]
 381              		.loc 1 390 5 view .LVU104
 382 008e 13F0020F 		tst	r3, #2
 383 0092 00F0C480 		beq	.L40
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 384              		.loc 1 393 5 is_stmt 1 view .LVU105
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 385              		.loc 1 394 5 view .LVU106
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 386              		.loc 1 397 5 view .LVU107
 387              		.loc 1 397 9 is_stmt 0 view .LVU108
 388 0096 944B     		ldr	r3, .L132
 389 0098 5B68     		ldr	r3, [r3, #4]
 390              		.loc 1 397 7 view .LVU109
 391 009a 13F00C0F 		tst	r3, #12
 392 009e 00F09C80 		beq	.L41
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 393              		.loc 1 398 13 view .LVU110
 394 00a2 914B     		ldr	r3, .L132
 395 00a4 5B68     		ldr	r3, [r3, #4]
 396 00a6 03F00C03 		and	r3, r3, #12
 397              		.loc 1 398 8 view .LVU111
 398 00aa 082B     		cmp	r3, #8
 399 00ac 00F08F80 		beq	.L121
 400              	.L42:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 401              		.loc 1 415 7 is_stmt 1 view .LVU112
 402              		.loc 1 415 27 is_stmt 0 view .LVU113
 403 00b0 2369     		ldr	r3, [r4, #16]
 404              		.loc 1 415 9 view .LVU114
 405 00b2 002B     		cmp	r3, #0
 406 00b4 00F0F080 		beq	.L46
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 407              		.loc 1 418 9 is_stmt 1 view .LVU115
ARM GAS  /tmp/ccXGDaWS.s 			page 34


 408              	.LVL24:
 409              	.LBB174:
 410              	.LBI174:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 411              		.loc 2 981 31 view .LVU116
 412              	.LBB175:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 413              		.loc 2 983 3 view .LVU117
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 414              		.loc 2 988 4 view .LVU118
 415 00b8 0122     		movs	r2, #1
 416              		.syntax unified
 417              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 418 00ba 92FAA2F3 		rbit r3, r2
 419              	@ 0 "" 2
 420              	.LVL25:
 421              		.loc 2 1001 3 view .LVU119
 422              		.loc 2 1001 3 is_stmt 0 view .LVU120
 423              		.thumb
 424              		.syntax unified
 425              	.LBE175:
 426              	.LBE174:
 427              		.loc 1 418 9 view .LVU121
 428 00be B3FA83F3 		clz	r3, r3
 429 00c2 03F18453 		add	r3, r3, #276824064
 430 00c6 03F58413 		add	r3, r3, #1081344
 431 00ca 9B00     		lsls	r3, r3, #2
 432 00cc 1A60     		str	r2, [r3]
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 433              		.loc 1 421 9 is_stmt 1 view .LVU122
 434              		.loc 1 421 21 is_stmt 0 view .LVU123
 435 00ce FFF7FEFF 		bl	HAL_GetTick
 436              	.LVL26:
 437 00d2 0546     		mov	r5, r0
 438              	.LVL27:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 439              		.loc 1 424 9 is_stmt 1 view .LVU124
 440              	.L47:
 441              		.loc 1 424 51 view .LVU125
 442              	.LBB176:
 443              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 444              		.loc 2 981 31 view .LVU126
 445              	.LBB177:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 446              		.loc 2 983 3 view .LVU127
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 447              		.loc 2 988 4 view .LVU128
 448 00d4 0223     		movs	r3, #2
 449              		.syntax unified
 450              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 451 00d6 93FAA3F3 		rbit r3, r3
 452              	@ 0 "" 2
ARM GAS  /tmp/ccXGDaWS.s 			page 35


 453              		.loc 2 1001 3 view .LVU129
 454              	.LVL28:
 455              		.loc 2 1001 3 is_stmt 0 view .LVU130
 456              		.thumb
 457              		.syntax unified
 458              	.LBE177:
 459              	.LBE176:
 460              		.loc 1 424 15 view .LVU131
 461 00da 834B     		ldr	r3, .L132
 462 00dc 1968     		ldr	r1, [r3]
 463              	.LVL29:
 464              	.LBB178:
 465              	.LBI178:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466              		.loc 2 981 31 is_stmt 1 view .LVU132
 467              	.LBB179:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468              		.loc 2 983 3 view .LVU133
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 469              		.loc 2 988 4 view .LVU134
 470 00de 0223     		movs	r3, #2
 471              		.syntax unified
 472              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 473 00e0 93FAA3F3 		rbit r3, r3
 474              	@ 0 "" 2
 475              	.LVL30:
 476              		.loc 2 1001 3 view .LVU135
 477              		.loc 2 1001 3 is_stmt 0 view .LVU136
 478              		.thumb
 479              		.syntax unified
 480              	.LBE179:
 481              	.LBE178:
 482              		.loc 1 424 15 view .LVU137
 483 00e4 B3FA83F3 		clz	r3, r3
 484 00e8 03F01F03 		and	r3, r3, #31
 485 00ec 0122     		movs	r2, #1
 486 00ee 02FA03F3 		lsl	r3, r2, r3
 487              		.loc 1 424 51 view .LVU138
 488 00f2 0B42     		tst	r3, r1
 489 00f4 40F0C280 		bne	.L122
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 490              		.loc 1 426 11 is_stmt 1 view .LVU139
 491              		.loc 1 426 15 is_stmt 0 view .LVU140
 492 00f8 FFF7FEFF 		bl	HAL_GetTick
 493              	.LVL31:
 494              		.loc 1 426 29 view .LVU141
 495 00fc 401B     		subs	r0, r0, r5
 496              		.loc 1 426 13 view .LVU142
 497 00fe 0228     		cmp	r0, #2
 498 0100 E8D9     		bls	.L47
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 499              		.loc 1 428 20 view .LVU143
 500 0102 0320     		movs	r0, #3
 501 0104 89E2     		b	.L21
 502              	.LVL32:
ARM GAS  /tmp/ccXGDaWS.s 			page 36


 503              	.L119:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 504              		.loc 1 351 7 is_stmt 1 discriminator 1 view .LVU144
 505 0106 784A     		ldr	r2, .L132
 506 0108 1368     		ldr	r3, [r2]
 507 010a 43F48033 		orr	r3, r3, #65536
 508 010e 1360     		str	r3, [r2]
 509              	.L28:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 510              		.loc 1 351 7 discriminator 10 view .LVU145
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 511              		.loc 1 355 7 discriminator 10 view .LVU146
 512 0110 754A     		ldr	r2, .L132
 513 0112 D36A     		ldr	r3, [r2, #44]
 514 0114 23F00F03 		bic	r3, r3, #15
 515 0118 A168     		ldr	r1, [r4, #8]
 516 011a 0B43     		orrs	r3, r3, r1
 517 011c D362     		str	r3, [r2, #44]
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 518              		.loc 1 359 7 discriminator 10 view .LVU147
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 519              		.loc 1 359 27 is_stmt 0 discriminator 10 view .LVU148
 520 011e 6368     		ldr	r3, [r4, #4]
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 521              		.loc 1 359 9 discriminator 10 view .LVU149
 522 0120 002B     		cmp	r3, #0
 523 0122 36D0     		beq	.L31
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 524              		.loc 1 362 9 is_stmt 1 view .LVU150
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 525              		.loc 1 362 21 is_stmt 0 view .LVU151
 526 0124 FFF7FEFF 		bl	HAL_GetTick
 527              	.LVL33:
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 528              		.loc 1 362 21 view .LVU152
 529 0128 0546     		mov	r5, r0
 530              	.LVL34:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 531              		.loc 1 365 9 is_stmt 1 view .LVU153
 532              	.L32:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 533              		.loc 1 365 51 view .LVU154
 534              	.LBB180:
 535              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 536              		.loc 2 981 31 view .LVU155
 537              	.LBB181:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 538              		.loc 2 983 3 view .LVU156
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 539              		.loc 2 988 4 view .LVU157
 540 012a 4FF40033 		mov	r3, #131072
 541              		.syntax unified
 542              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 543 012e 93FAA3F3 		rbit r3, r3
 544              	@ 0 "" 2
 545              		.loc 2 1001 3 view .LVU158
ARM GAS  /tmp/ccXGDaWS.s 			page 37


 546              	.LVL35:
 547              		.loc 2 1001 3 is_stmt 0 view .LVU159
 548              		.thumb
 549              		.syntax unified
 550              	.LBE181:
 551              	.LBE180:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 552              		.loc 1 365 15 view .LVU160
 553 0132 6D4B     		ldr	r3, .L132
 554 0134 1968     		ldr	r1, [r3]
 555              	.LVL36:
 556              	.LBB182:
 557              	.LBI182:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 558              		.loc 2 981 31 is_stmt 1 view .LVU161
 559              	.LBB183:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 560              		.loc 2 983 3 view .LVU162
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 561              		.loc 2 988 4 view .LVU163
 562 0136 4FF40033 		mov	r3, #131072
 563              		.syntax unified
 564              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 565 013a 93FAA3F3 		rbit r3, r3
 566              	@ 0 "" 2
 567              	.LVL37:
 568              		.loc 2 1001 3 view .LVU164
 569              		.loc 2 1001 3 is_stmt 0 view .LVU165
 570              		.thumb
 571              		.syntax unified
 572              	.LBE183:
 573              	.LBE182:
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 574              		.loc 1 365 15 view .LVU166
 575 013e B3FA83F3 		clz	r3, r3
 576 0142 03F01F03 		and	r3, r3, #31
 577 0146 0122     		movs	r2, #1
 578 0148 02FA03F3 		lsl	r3, r2, r3
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 579              		.loc 1 365 51 view .LVU167
 580 014c 0B42     		tst	r3, r1
 581 014e 9DD1     		bne	.L22
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 582              		.loc 1 367 11 is_stmt 1 view .LVU168
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 583              		.loc 1 367 15 is_stmt 0 view .LVU169
 584 0150 FFF7FEFF 		bl	HAL_GetTick
 585              	.LVL38:
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 586              		.loc 1 367 29 view .LVU170
 587 0154 401B     		subs	r0, r0, r5
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 588              		.loc 1 367 13 view .LVU171
 589 0156 6428     		cmp	r0, #100
 590 0158 E7D9     		bls	.L32
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 591              		.loc 1 369 20 view .LVU172
ARM GAS  /tmp/ccXGDaWS.s 			page 38


 592 015a 0320     		movs	r0, #3
 593 015c 5DE2     		b	.L21
 594              	.LVL39:
 595              	.L29:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 596              		.loc 1 351 7 is_stmt 1 discriminator 5 view .LVU173
 597 015e B3F5A02F 		cmp	r3, #327680
 598 0162 09D0     		beq	.L123
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 599              		.loc 1 351 7 discriminator 8 view .LVU174
 600 0164 604B     		ldr	r3, .L132
 601 0166 1A68     		ldr	r2, [r3]
 602 0168 22F48032 		bic	r2, r2, #65536
 603 016c 1A60     		str	r2, [r3]
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 604              		.loc 1 351 7 discriminator 8 view .LVU175
 605 016e 1A68     		ldr	r2, [r3]
 606 0170 22F48022 		bic	r2, r2, #262144
 607 0174 1A60     		str	r2, [r3]
 608 0176 CBE7     		b	.L28
 609              	.L123:
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 610              		.loc 1 351 7 discriminator 7 view .LVU176
 611 0178 03F18043 		add	r3, r3, #1073741824
 612 017c A3F53C33 		sub	r3, r3, #192512
 613 0180 1A68     		ldr	r2, [r3]
 614 0182 42F48022 		orr	r2, r2, #262144
 615 0186 1A60     		str	r2, [r3]
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 616              		.loc 1 351 7 discriminator 7 view .LVU177
 617 0188 1A68     		ldr	r2, [r3]
 618 018a 42F48032 		orr	r2, r2, #65536
 619 018e 1A60     		str	r2, [r3]
 620 0190 BEE7     		b	.L28
 621              	.L31:
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 622              		.loc 1 376 9 view .LVU178
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 623              		.loc 1 376 21 is_stmt 0 view .LVU179
 624 0192 FFF7FEFF 		bl	HAL_GetTick
 625              	.LVL40:
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 626              		.loc 1 376 21 view .LVU180
 627 0196 0546     		mov	r5, r0
 628              	.LVL41:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 629              		.loc 1 379 9 is_stmt 1 view .LVU181
 630              	.L36:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 631              		.loc 1 379 51 view .LVU182
 632              	.LBB184:
 633              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 634              		.loc 2 981 31 view .LVU183
 635              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 636              		.loc 2 983 3 view .LVU184
ARM GAS  /tmp/ccXGDaWS.s 			page 39


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637              		.loc 2 988 4 view .LVU185
 638 0198 4FF40033 		mov	r3, #131072
 639              		.syntax unified
 640              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 641 019c 93FAA3F3 		rbit r3, r3
 642              	@ 0 "" 2
 643              		.loc 2 1001 3 view .LVU186
 644              	.LVL42:
 645              		.loc 2 1001 3 is_stmt 0 view .LVU187
 646              		.thumb
 647              		.syntax unified
 648              	.LBE185:
 649              	.LBE184:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 650              		.loc 1 379 15 view .LVU188
 651 01a0 514B     		ldr	r3, .L132
 652 01a2 1968     		ldr	r1, [r3]
 653              	.LVL43:
 654              	.LBB186:
 655              	.LBI186:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 656              		.loc 2 981 31 is_stmt 1 view .LVU189
 657              	.LBB187:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 658              		.loc 2 983 3 view .LVU190
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 659              		.loc 2 988 4 view .LVU191
 660 01a4 4FF40033 		mov	r3, #131072
 661              		.syntax unified
 662              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 663 01a8 93FAA3F3 		rbit r3, r3
 664              	@ 0 "" 2
 665              	.LVL44:
 666              		.loc 2 1001 3 view .LVU192
 667              		.loc 2 1001 3 is_stmt 0 view .LVU193
 668              		.thumb
 669              		.syntax unified
 670              	.LBE187:
 671              	.LBE186:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 672              		.loc 1 379 15 view .LVU194
 673 01ac B3FA83F3 		clz	r3, r3
 674 01b0 03F01F03 		and	r3, r3, #31
 675 01b4 0122     		movs	r2, #1
 676 01b6 02FA03F3 		lsl	r3, r2, r3
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 677              		.loc 1 379 51 view .LVU195
 678 01ba 0B42     		tst	r3, r1
 679 01bc 3FF466AF 		beq	.L22
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 680              		.loc 1 381 12 is_stmt 1 view .LVU196
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 681              		.loc 1 381 16 is_stmt 0 view .LVU197
 682 01c0 FFF7FEFF 		bl	HAL_GetTick
 683              	.LVL45:
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
ARM GAS  /tmp/ccXGDaWS.s 			page 40


 684              		.loc 1 381 30 view .LVU198
 685 01c4 401B     		subs	r0, r0, r5
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 686              		.loc 1 381 14 view .LVU199
 687 01c6 6428     		cmp	r0, #100
 688 01c8 E6D9     		bls	.L36
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 689              		.loc 1 383 20 view .LVU200
 690 01ca 0320     		movs	r0, #3
 691 01cc 25E2     		b	.L21
 692              	.LVL46:
 693              	.L121:
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 694              		.loc 1 398 82 discriminator 1 view .LVU201
 695 01ce 464B     		ldr	r3, .L132
 696 01d0 5B68     		ldr	r3, [r3, #4]
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 697              		.loc 1 398 78 discriminator 1 view .LVU202
 698 01d2 13F4803F 		tst	r3, #65536
 699 01d6 7FF46BAF 		bne	.L42
 700              	.L41:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 701              		.loc 1 401 7 is_stmt 1 view .LVU203
 702              	.LVL47:
 703              	.LBB188:
 704              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 705              		.loc 2 981 31 view .LVU204
 706              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 707              		.loc 2 983 3 view .LVU205
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708              		.loc 2 988 4 view .LVU206
 709 01da 0223     		movs	r3, #2
 710              		.syntax unified
 711              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 712 01dc 93FAA3F3 		rbit r3, r3
 713              	@ 0 "" 2
 714              		.loc 2 1001 3 view .LVU207
 715              	.LVL48:
 716              		.loc 2 1001 3 is_stmt 0 view .LVU208
 717              		.thumb
 718              		.syntax unified
 719              	.LBE189:
 720              	.LBE188:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 721              		.loc 1 401 11 view .LVU209
 722 01e0 414B     		ldr	r3, .L132
 723 01e2 1968     		ldr	r1, [r3]
 724              	.LVL49:
 725              	.LBB190:
 726              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727              		.loc 2 981 31 is_stmt 1 view .LVU210
 728              	.LBB191:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 729              		.loc 2 983 3 view .LVU211
ARM GAS  /tmp/ccXGDaWS.s 			page 41


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 730              		.loc 2 988 4 view .LVU212
 731 01e4 0223     		movs	r3, #2
 732              		.syntax unified
 733              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 734 01e6 93FAA3F3 		rbit r3, r3
 735              	@ 0 "" 2
 736              	.LVL50:
 737              		.loc 2 1001 3 view .LVU213
 738              		.loc 2 1001 3 is_stmt 0 view .LVU214
 739              		.thumb
 740              		.syntax unified
 741              	.LBE191:
 742              	.LBE190:
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 743              		.loc 1 401 11 view .LVU215
 744 01ea B3FA83F3 		clz	r3, r3
 745 01ee 03F01F03 		and	r3, r3, #31
 746 01f2 0122     		movs	r2, #1
 747 01f4 02FA03F3 		lsl	r3, r2, r3
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 748              		.loc 1 401 9 view .LVU216
 749 01f8 0B42     		tst	r3, r1
 750 01fa 03D0     		beq	.L45
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 751              		.loc 1 401 78 discriminator 13 view .LVU217
 752 01fc 2369     		ldr	r3, [r4, #16]
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 753              		.loc 1 401 57 discriminator 13 view .LVU218
 754 01fe 9342     		cmp	r3, r2
 755 0200 40F00482 		bne	.L98
 756              	.L45:
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757              		.loc 1 409 9 is_stmt 1 view .LVU219
 758 0204 3848     		ldr	r0, .L132
 759 0206 0368     		ldr	r3, [r0]
 760 0208 23F0F803 		bic	r3, r3, #248
 761 020c 6169     		ldr	r1, [r4, #20]
 762              	.LVL51:
 763              	.LBB192:
 764              	.LBI192:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 765              		.loc 2 981 31 view .LVU220
 766              	.LBB193:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 767              		.loc 2 983 3 view .LVU221
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 768              		.loc 2 988 4 view .LVU222
 769 020e F822     		movs	r2, #248
 770              		.syntax unified
 771              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 772 0210 92FAA2F2 		rbit r2, r2
 773              	@ 0 "" 2
 774              	.LVL52:
 775              		.loc 2 1001 3 view .LVU223
 776              		.loc 2 1001 3 is_stmt 0 view .LVU224
 777              		.thumb
ARM GAS  /tmp/ccXGDaWS.s 			page 42


 778              		.syntax unified
 779              	.LBE193:
 780              	.LBE192:
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 781              		.loc 1 409 9 view .LVU225
 782 0214 B2FA82F2 		clz	r2, r2
 783 0218 9140     		lsls	r1, r1, r2
 784 021a 0B43     		orrs	r3, r3, r1
 785 021c 0360     		str	r3, [r0]
 786              	.L40:
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 787              		.loc 1 455 3 is_stmt 1 view .LVU226
 788              		.loc 1 455 25 is_stmt 0 view .LVU227
 789 021e 2368     		ldr	r3, [r4]
 790              		.loc 1 455 5 view .LVU228
 791 0220 13F0080F 		tst	r3, #8
 792 0224 00F08C80 		beq	.L55
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 793              		.loc 1 458 5 is_stmt 1 view .LVU229
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 794              		.loc 1 461 5 view .LVU230
 795              		.loc 1 461 25 is_stmt 0 view .LVU231
 796 0228 A369     		ldr	r3, [r4, #24]
 797              		.loc 1 461 7 view .LVU232
 798 022a 002B     		cmp	r3, #0
 799 022c 60D0     		beq	.L56
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccXGDaWS.s 			page 43


 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 800              		.loc 1 464 7 is_stmt 1 view .LVU233
 801              	.LVL53:
 802              	.LBB194:
 803              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 804              		.loc 2 981 31 view .LVU234
 805              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 806              		.loc 2 983 3 view .LVU235
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 807              		.loc 2 988 4 view .LVU236
 808 022e 0121     		movs	r1, #1
 809              		.syntax unified
 810              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 811 0230 91FAA1F2 		rbit r2, r1
 812              	@ 0 "" 2
 813              	.LVL54:
 814              		.loc 2 1001 3 view .LVU237
 815              		.loc 2 1001 3 is_stmt 0 view .LVU238
 816              		.thumb
 817              		.syntax unified
 818              	.LBE195:
 819              	.LBE194:
 820              		.loc 1 464 7 view .LVU239
 821 0234 B2FA82F2 		clz	r2, r2
 822 0238 2C4B     		ldr	r3, .L132+4
 823 023a 1344     		add	r3, r3, r2
 824 023c 9B00     		lsls	r3, r3, #2
 825 023e 1960     		str	r1, [r3]
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 826              		.loc 1 467 7 is_stmt 1 view .LVU240
 827              		.loc 1 467 19 is_stmt 0 view .LVU241
 828 0240 FFF7FEFF 		bl	HAL_GetTick
 829              	.LVL55:
 830 0244 0546     		mov	r5, r0
 831              	.LVL56:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 832              		.loc 1 470 7 is_stmt 1 view .LVU242
 833              	.L57:
 834              		.loc 1 470 49 view .LVU243
 835              	.LBB196:
 836              	.LBI196:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 837              		.loc 2 981 31 view .LVU244
 838              	.LBB197:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 839              		.loc 2 983 3 view .LVU245
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 840              		.loc 2 988 4 view .LVU246
 841 0246 0223     		movs	r3, #2
 842              		.syntax unified
ARM GAS  /tmp/ccXGDaWS.s 			page 44


 843              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 844 0248 93FAA3F2 		rbit r2, r3
 845              	@ 0 "" 2
 846              	.LVL57:
 847              		.loc 2 1001 3 view .LVU247
 848              		.loc 2 1001 3 is_stmt 0 view .LVU248
 849              		.thumb
 850              		.syntax unified
 851              	.LBE197:
 852              	.LBE196:
 853              	.LBB198:
 854              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 855              		.loc 2 981 31 is_stmt 1 view .LVU249
 856              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 857              		.loc 2 983 3 view .LVU250
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 858              		.loc 2 988 4 view .LVU251
 859              		.syntax unified
 860              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 861 024c 93FAA3F2 		rbit r2, r3
 862              	@ 0 "" 2
 863              	.LVL58:
 864              		.loc 2 1001 3 view .LVU252
 865              		.loc 2 1001 3 is_stmt 0 view .LVU253
 866              		.thumb
 867              		.syntax unified
 868              	.LBE199:
 869              	.LBE198:
 870              	.LBB200:
 871              	.LBI200:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 872              		.loc 2 981 31 is_stmt 1 view .LVU254
 873              	.LBB201:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 874              		.loc 2 983 3 view .LVU255
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 875              		.loc 2 988 4 view .LVU256
 876              		.syntax unified
 877              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 878 0250 93FAA3F2 		rbit r2, r3
 879              	@ 0 "" 2
 880              	.LVL59:
 881              		.loc 2 1001 3 view .LVU257
 882              		.loc 2 1001 3 is_stmt 0 view .LVU258
 883              		.thumb
 884              		.syntax unified
 885              	.LBE201:
 886              	.LBE200:
 887              		.loc 1 470 13 view .LVU259
 888 0254 244A     		ldr	r2, .L132
 889 0256 516A     		ldr	r1, [r2, #36]
 890              	.LVL60:
 891              	.LBB202:
 892              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccXGDaWS.s 			page 45


 893              		.loc 2 981 31 is_stmt 1 view .LVU260
 894              	.LBB203:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 895              		.loc 2 983 3 view .LVU261
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 896              		.loc 2 988 4 view .LVU262
 897              		.syntax unified
 898              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 899 0258 93FAA3F3 		rbit r3, r3
 900              	@ 0 "" 2
 901              	.LVL61:
 902              		.loc 2 1001 3 view .LVU263
 903              		.loc 2 1001 3 is_stmt 0 view .LVU264
 904              		.thumb
 905              		.syntax unified
 906              	.LBE203:
 907              	.LBE202:
 908              		.loc 1 470 13 view .LVU265
 909 025c B3FA83F3 		clz	r3, r3
 910 0260 03F01F03 		and	r3, r3, #31
 911 0264 0122     		movs	r2, #1
 912 0266 02FA03F3 		lsl	r3, r2, r3
 913              		.loc 1 470 49 view .LVU266
 914 026a 0B42     		tst	r3, r1
 915 026c 68D1     		bne	.L55
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 916              		.loc 1 472 9 is_stmt 1 view .LVU267
 917              		.loc 1 472 13 is_stmt 0 view .LVU268
 918 026e FFF7FEFF 		bl	HAL_GetTick
 919              	.LVL62:
 920              		.loc 1 472 27 view .LVU269
 921 0272 401B     		subs	r0, r0, r5
 922              		.loc 1 472 11 view .LVU270
 923 0274 0228     		cmp	r0, #2
 924 0276 E6D9     		bls	.L57
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 925              		.loc 1 474 18 view .LVU271
 926 0278 0320     		movs	r0, #3
 927 027a CEE1     		b	.L21
 928              	.L122:
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 929              		.loc 1 433 9 is_stmt 1 view .LVU272
 930 027c 1A48     		ldr	r0, .L132
 931 027e 0368     		ldr	r3, [r0]
 932 0280 23F0F803 		bic	r3, r3, #248
 933 0284 6169     		ldr	r1, [r4, #20]
 934              	.LVL63:
 935              	.LBB204:
 936              	.LBI204:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 937              		.loc 2 981 31 view .LVU273
 938              	.LBB205:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939              		.loc 2 983 3 view .LVU274
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccXGDaWS.s 			page 46


 940              		.loc 2 988 4 view .LVU275
 941 0286 F822     		movs	r2, #248
 942              		.syntax unified
 943              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 944 0288 92FAA2F2 		rbit r2, r2
 945              	@ 0 "" 2
 946              	.LVL64:
 947              		.loc 2 1001 3 view .LVU276
 948              		.loc 2 1001 3 is_stmt 0 view .LVU277
 949              		.thumb
 950              		.syntax unified
 951              	.LBE205:
 952              	.LBE204:
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 953              		.loc 1 433 9 view .LVU278
 954 028c B2FA82F2 		clz	r2, r2
 955 0290 9140     		lsls	r1, r1, r2
 956 0292 0B43     		orrs	r3, r3, r1
 957 0294 0360     		str	r3, [r0]
 958 0296 C2E7     		b	.L40
 959              	.LVL65:
 960              	.L46:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 961              		.loc 1 438 9 is_stmt 1 view .LVU279
 962              	.LBB206:
 963              	.LBI206:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 964              		.loc 2 981 31 view .LVU280
 965              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966              		.loc 2 983 3 view .LVU281
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 967              		.loc 2 988 4 view .LVU282
 968 0298 0123     		movs	r3, #1
 969              		.syntax unified
 970              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 971 029a 93FAA3F3 		rbit r3, r3
 972              	@ 0 "" 2
 973              	.LVL66:
 974              		.loc 2 1001 3 view .LVU283
 975              		.loc 2 1001 3 is_stmt 0 view .LVU284
 976              		.thumb
 977              		.syntax unified
 978              	.LBE207:
 979              	.LBE206:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 980              		.loc 1 438 9 view .LVU285
 981 029e B3FA83F3 		clz	r3, r3
 982 02a2 03F18453 		add	r3, r3, #276824064
 983 02a6 03F58413 		add	r3, r3, #1081344
 984 02aa 9B00     		lsls	r3, r3, #2
 985 02ac 0022     		movs	r2, #0
 986 02ae 1A60     		str	r2, [r3]
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 987              		.loc 1 441 9 is_stmt 1 view .LVU286
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 988              		.loc 1 441 21 is_stmt 0 view .LVU287
ARM GAS  /tmp/ccXGDaWS.s 			page 47


 989 02b0 FFF7FEFF 		bl	HAL_GetTick
 990              	.LVL67:
 991 02b4 0546     		mov	r5, r0
 992              	.LVL68:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 993              		.loc 1 444 9 is_stmt 1 view .LVU288
 994              	.L51:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 995              		.loc 1 444 51 view .LVU289
 996              	.LBB208:
 997              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 998              		.loc 2 981 31 view .LVU290
 999              	.LBB209:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1000              		.loc 2 983 3 view .LVU291
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1001              		.loc 2 988 4 view .LVU292
 1002 02b6 0223     		movs	r3, #2
 1003              		.syntax unified
 1004              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1005 02b8 93FAA3F3 		rbit r3, r3
 1006              	@ 0 "" 2
 1007              		.loc 2 1001 3 view .LVU293
 1008              	.LVL69:
 1009              		.loc 2 1001 3 is_stmt 0 view .LVU294
 1010              		.thumb
 1011              		.syntax unified
 1012              	.LBE209:
 1013              	.LBE208:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1014              		.loc 1 444 15 view .LVU295
 1015 02bc 0A4B     		ldr	r3, .L132
 1016 02be 1968     		ldr	r1, [r3]
 1017              	.LVL70:
 1018              	.LBB210:
 1019              	.LBI210:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1020              		.loc 2 981 31 is_stmt 1 view .LVU296
 1021              	.LBB211:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1022              		.loc 2 983 3 view .LVU297
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1023              		.loc 2 988 4 view .LVU298
 1024 02c0 0223     		movs	r3, #2
 1025              		.syntax unified
 1026              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1027 02c2 93FAA3F3 		rbit r3, r3
 1028              	@ 0 "" 2
 1029              	.LVL71:
 1030              		.loc 2 1001 3 view .LVU299
 1031              		.loc 2 1001 3 is_stmt 0 view .LVU300
 1032              		.thumb
 1033              		.syntax unified
 1034              	.LBE211:
 1035              	.LBE210:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccXGDaWS.s 			page 48


 1036              		.loc 1 444 15 view .LVU301
 1037 02c6 B3FA83F3 		clz	r3, r3
 1038 02ca 03F01F03 		and	r3, r3, #31
 1039 02ce 0122     		movs	r2, #1
 1040 02d0 02FA03F3 		lsl	r3, r2, r3
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1041              		.loc 1 444 51 view .LVU302
 1042 02d4 0B42     		tst	r3, r1
 1043 02d6 A2D0     		beq	.L40
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1044              		.loc 1 446 11 is_stmt 1 view .LVU303
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1045              		.loc 1 446 15 is_stmt 0 view .LVU304
 1046 02d8 FFF7FEFF 		bl	HAL_GetTick
 1047              	.LVL72:
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1048              		.loc 1 446 29 view .LVU305
 1049 02dc 401B     		subs	r0, r0, r5
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1050              		.loc 1 446 13 view .LVU306
 1051 02de 0228     		cmp	r0, #2
 1052 02e0 E9D9     		bls	.L51
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1053              		.loc 1 448 20 view .LVU307
 1054 02e2 0320     		movs	r0, #3
 1055 02e4 99E1     		b	.L21
 1056              	.L133:
 1057 02e6 00BF     		.align	2
 1058              	.L132:
 1059 02e8 00100240 		.word	1073876992
 1060 02ec 20819010 		.word	277905696
 1061              	.LVL73:
 1062              	.L56:
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1063              		.loc 1 481 7 is_stmt 1 view .LVU308
 1064              	.LBB212:
 1065              	.LBI212:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1066              		.loc 2 981 31 view .LVU309
 1067              	.LBB213:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1068              		.loc 2 983 3 view .LVU310
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1069              		.loc 2 988 4 view .LVU311
 1070 02f0 0122     		movs	r2, #1
 1071              		.syntax unified
 1072              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1073 02f2 92FAA2F2 		rbit r2, r2
 1074              	@ 0 "" 2
 1075              	.LVL74:
 1076              		.loc 2 1001 3 view .LVU312
ARM GAS  /tmp/ccXGDaWS.s 			page 49


 1077              		.loc 2 1001 3 is_stmt 0 view .LVU313
 1078              		.thumb
 1079              		.syntax unified
 1080              	.LBE213:
 1081              	.LBE212:
 1082              		.loc 1 481 7 view .LVU314
 1083 02f6 B2FA82F2 		clz	r2, r2
 1084 02fa B74B     		ldr	r3, .L134
 1085 02fc 1344     		add	r3, r3, r2
 1086 02fe 9B00     		lsls	r3, r3, #2
 1087 0300 0022     		movs	r2, #0
 1088 0302 1A60     		str	r2, [r3]
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1089              		.loc 1 484 7 is_stmt 1 view .LVU315
 1090              		.loc 1 484 19 is_stmt 0 view .LVU316
 1091 0304 FFF7FEFF 		bl	HAL_GetTick
 1092              	.LVL75:
 1093 0308 0546     		mov	r5, r0
 1094              	.LVL76:
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1095              		.loc 1 487 7 is_stmt 1 view .LVU317
 1096              	.L59:
 1097              		.loc 1 487 49 view .LVU318
 1098              	.LBB214:
 1099              	.LBI214:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1100              		.loc 2 981 31 view .LVU319
 1101              	.LBB215:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1102              		.loc 2 983 3 view .LVU320
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1103              		.loc 2 988 4 view .LVU321
 1104 030a 0223     		movs	r3, #2
 1105              		.syntax unified
 1106              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1107 030c 93FAA3F2 		rbit r2, r3
 1108              	@ 0 "" 2
 1109              	.LVL77:
 1110              		.loc 2 1001 3 view .LVU322
 1111              		.loc 2 1001 3 is_stmt 0 view .LVU323
 1112              		.thumb
 1113              		.syntax unified
 1114              	.LBE215:
 1115              	.LBE214:
 1116              	.LBB216:
 1117              	.LBI216:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1118              		.loc 2 981 31 is_stmt 1 view .LVU324
 1119              	.LBB217:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1120              		.loc 2 983 3 view .LVU325
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1121              		.loc 2 988 4 view .LVU326
ARM GAS  /tmp/ccXGDaWS.s 			page 50


 1122              		.syntax unified
 1123              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1124 0310 93FAA3F2 		rbit r2, r3
 1125              	@ 0 "" 2
 1126              	.LVL78:
 1127              		.loc 2 1001 3 view .LVU327
 1128              		.loc 2 1001 3 is_stmt 0 view .LVU328
 1129              		.thumb
 1130              		.syntax unified
 1131              	.LBE217:
 1132              	.LBE216:
 1133              	.LBB218:
 1134              	.LBI218:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1135              		.loc 2 981 31 is_stmt 1 view .LVU329
 1136              	.LBB219:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1137              		.loc 2 983 3 view .LVU330
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1138              		.loc 2 988 4 view .LVU331
 1139              		.syntax unified
 1140              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1141 0314 93FAA3F2 		rbit r2, r3
 1142              	@ 0 "" 2
 1143              	.LVL79:
 1144              		.loc 2 1001 3 view .LVU332
 1145              		.loc 2 1001 3 is_stmt 0 view .LVU333
 1146              		.thumb
 1147              		.syntax unified
 1148              	.LBE219:
 1149              	.LBE218:
 1150              		.loc 1 487 13 view .LVU334
 1151 0318 B04A     		ldr	r2, .L134+4
 1152 031a 516A     		ldr	r1, [r2, #36]
 1153              	.LVL80:
 1154              	.LBB220:
 1155              	.LBI220:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1156              		.loc 2 981 31 is_stmt 1 view .LVU335
 1157              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1158              		.loc 2 983 3 view .LVU336
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1159              		.loc 2 988 4 view .LVU337
 1160              		.syntax unified
 1161              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1162 031c 93FAA3F3 		rbit r3, r3
 1163              	@ 0 "" 2
 1164              	.LVL81:
 1165              		.loc 2 1001 3 view .LVU338
 1166              		.loc 2 1001 3 is_stmt 0 view .LVU339
 1167              		.thumb
 1168              		.syntax unified
 1169              	.LBE221:
 1170              	.LBE220:
 1171              		.loc 1 487 13 view .LVU340
 1172 0320 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccXGDaWS.s 			page 51


 1173 0324 03F01F03 		and	r3, r3, #31
 1174 0328 0122     		movs	r2, #1
 1175 032a 02FA03F3 		lsl	r3, r2, r3
 1176              		.loc 1 487 49 view .LVU341
 1177 032e 0B42     		tst	r3, r1
 1178 0330 06D0     		beq	.L55
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1179              		.loc 1 489 9 is_stmt 1 view .LVU342
 1180              		.loc 1 489 13 is_stmt 0 view .LVU343
 1181 0332 FFF7FEFF 		bl	HAL_GetTick
 1182              	.LVL82:
 1183              		.loc 1 489 27 view .LVU344
 1184 0336 401B     		subs	r0, r0, r5
 1185              		.loc 1 489 11 view .LVU345
 1186 0338 0228     		cmp	r0, #2
 1187 033a E6D9     		bls	.L59
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1188              		.loc 1 491 18 view .LVU346
 1189 033c 0320     		movs	r0, #3
 1190 033e 6CE1     		b	.L21
 1191              	.LVL83:
 1192              	.L55:
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1193              		.loc 1 497 3 is_stmt 1 view .LVU347
 1194              		.loc 1 497 25 is_stmt 0 view .LVU348
 1195 0340 2368     		ldr	r3, [r4]
 1196              		.loc 1 497 5 view .LVU349
 1197 0342 13F0040F 		tst	r3, #4
 1198 0346 00F0A980 		beq	.L61
 1199              	.LBB222:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1200              		.loc 1 499 5 is_stmt 1 view .LVU350
 1201              	.LVL84:
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 1202              		.loc 1 502 5 view .LVU351
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1203              		.loc 1 506 5 view .LVU352
 1204              		.loc 1 506 8 is_stmt 0 view .LVU353
 1205 034a A44B     		ldr	r3, .L134+4
 1206 034c DB69     		ldr	r3, [r3, #28]
 1207              		.loc 1 506 7 view .LVU354
 1208 034e 13F0805F 		tst	r3, #268435456
 1209 0352 20D1     		bne	.L103
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccXGDaWS.s 			page 52


 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1210              		.loc 1 508 7 is_stmt 1 view .LVU355
 1211              	.LBB223:
 1212              		.loc 1 508 7 view .LVU356
 1213              		.loc 1 508 7 view .LVU357
 1214 0354 A14B     		ldr	r3, .L134+4
 1215 0356 DA69     		ldr	r2, [r3, #28]
 1216 0358 42F08052 		orr	r2, r2, #268435456
 1217 035c DA61     		str	r2, [r3, #28]
 1218              		.loc 1 508 7 view .LVU358
 1219 035e DB69     		ldr	r3, [r3, #28]
 1220 0360 03F08053 		and	r3, r3, #268435456
 1221 0364 0193     		str	r3, [sp, #4]
 1222              		.loc 1 508 7 view .LVU359
 1223 0366 019B     		ldr	r3, [sp, #4]
 1224              	.LBE223:
 1225              		.loc 1 508 7 view .LVU360
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1226              		.loc 1 509 7 view .LVU361
 1227              	.LVL85:
 1228              		.loc 1 509 21 is_stmt 0 view .LVU362
 1229 0368 0125     		movs	r5, #1
 1230              	.LVL86:
 1231              	.L62:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1232              		.loc 1 512 5 is_stmt 1 view .LVU363
 1233              		.loc 1 512 8 is_stmt 0 view .LVU364
 1234 036a 9D4B     		ldr	r3, .L134+8
 1235 036c 1B68     		ldr	r3, [r3]
 1236              		.loc 1 512 7 view .LVU365
 1237 036e 13F4807F 		tst	r3, #256
 1238 0372 12D0     		beq	.L124
 1239              	.L63:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1240              		.loc 1 530 5 is_stmt 1 view .LVU366
 1241              		.loc 1 530 5 view .LVU367
 1242 0374 E368     		ldr	r3, [r4, #12]
 1243 0376 012B     		cmp	r3, #1
ARM GAS  /tmp/ccXGDaWS.s 			page 53


 1244 0378 23D0     		beq	.L125
 1245              		.loc 1 530 5 discriminator 2 view .LVU368
 1246 037a 73BB     		cbnz	r3, .L68
 1247              		.loc 1 530 5 discriminator 4 view .LVU369
 1248 037c 03F18043 		add	r3, r3, #1073741824
 1249 0380 03F50433 		add	r3, r3, #135168
 1250 0384 1A6A     		ldr	r2, [r3, #32]
 1251 0386 22F00102 		bic	r2, r2, #1
 1252 038a 1A62     		str	r2, [r3, #32]
 1253              		.loc 1 530 5 discriminator 4 view .LVU370
 1254 038c 1A6A     		ldr	r2, [r3, #32]
 1255 038e 22F00402 		bic	r2, r2, #4
 1256 0392 1A62     		str	r2, [r3, #32]
 1257 0394 1AE0     		b	.L67
 1258              	.LVL87:
 1259              	.L103:
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1260              		.loc 1 499 22 is_stmt 0 view .LVU371
 1261 0396 0025     		movs	r5, #0
 1262 0398 E7E7     		b	.L62
 1263              	.LVL88:
 1264              	.L124:
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1265              		.loc 1 515 7 is_stmt 1 view .LVU372
 1266 039a 914A     		ldr	r2, .L134+8
 1267 039c 1368     		ldr	r3, [r2]
 1268 039e 43F48073 		orr	r3, r3, #256
 1269 03a2 1360     		str	r3, [r2]
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1270              		.loc 1 518 7 view .LVU373
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1271              		.loc 1 518 19 is_stmt 0 view .LVU374
 1272 03a4 FFF7FEFF 		bl	HAL_GetTick
 1273              	.LVL89:
 1274 03a8 0646     		mov	r6, r0
 1275              	.LVL90:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1276              		.loc 1 520 7 is_stmt 1 view .LVU375
 1277              	.L64:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1278              		.loc 1 520 13 view .LVU376
 1279 03aa 8D4B     		ldr	r3, .L134+8
 1280 03ac 1B68     		ldr	r3, [r3]
 1281 03ae 13F4807F 		tst	r3, #256
 1282 03b2 DFD1     		bne	.L63
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1283              		.loc 1 522 9 view .LVU377
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1284              		.loc 1 522 13 is_stmt 0 view .LVU378
 1285 03b4 FFF7FEFF 		bl	HAL_GetTick
 1286              	.LVL91:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1287              		.loc 1 522 27 view .LVU379
 1288 03b8 801B     		subs	r0, r0, r6
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1289              		.loc 1 522 11 view .LVU380
 1290 03ba 6428     		cmp	r0, #100
ARM GAS  /tmp/ccXGDaWS.s 			page 54


 1291 03bc F5D9     		bls	.L64
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1292              		.loc 1 524 18 view .LVU381
 1293 03be 0320     		movs	r0, #3
 1294 03c0 2BE1     		b	.L21
 1295              	.LVL92:
 1296              	.L125:
 1297              		.loc 1 530 5 is_stmt 1 discriminator 1 view .LVU382
 1298 03c2 864A     		ldr	r2, .L134+4
 1299 03c4 136A     		ldr	r3, [r2, #32]
 1300 03c6 43F00103 		orr	r3, r3, #1
 1301 03ca 1362     		str	r3, [r2, #32]
 1302              	.L67:
 1303              		.loc 1 530 5 discriminator 10 view .LVU383
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1304              		.loc 1 532 5 discriminator 10 view .LVU384
 1305              		.loc 1 532 25 is_stmt 0 discriminator 10 view .LVU385
 1306 03cc E368     		ldr	r3, [r4, #12]
 1307              		.loc 1 532 7 discriminator 10 view .LVU386
 1308 03ce 002B     		cmp	r3, #0
 1309 03d0 3CD0     		beq	.L70
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1310              		.loc 1 535 7 is_stmt 1 view .LVU387
 1311              		.loc 1 535 19 is_stmt 0 view .LVU388
 1312 03d2 FFF7FEFF 		bl	HAL_GetTick
 1313              	.LVL93:
 1314 03d6 0646     		mov	r6, r0
 1315              	.LVL94:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1316              		.loc 1 538 7 is_stmt 1 view .LVU389
 1317              		.loc 1 538 12 is_stmt 0 view .LVU390
 1318 03d8 2EE0     		b	.L71
 1319              	.LVL95:
 1320              	.L68:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1321              		.loc 1 530 5 is_stmt 1 discriminator 5 view .LVU391
 1322 03da 052B     		cmp	r3, #5
 1323 03dc 09D0     		beq	.L126
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1324              		.loc 1 530 5 discriminator 8 view .LVU392
 1325 03de 7F4B     		ldr	r3, .L134+4
 1326 03e0 1A6A     		ldr	r2, [r3, #32]
 1327 03e2 22F00102 		bic	r2, r2, #1
 1328 03e6 1A62     		str	r2, [r3, #32]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1329              		.loc 1 530 5 discriminator 8 view .LVU393
 1330 03e8 1A6A     		ldr	r2, [r3, #32]
 1331 03ea 22F00402 		bic	r2, r2, #4
 1332 03ee 1A62     		str	r2, [r3, #32]
 1333 03f0 ECE7     		b	.L67
 1334              	.L126:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
ARM GAS  /tmp/ccXGDaWS.s 			page 55


 1335              		.loc 1 530 5 discriminator 7 view .LVU394
 1336 03f2 7A4B     		ldr	r3, .L134+4
 1337 03f4 1A6A     		ldr	r2, [r3, #32]
 1338 03f6 42F00402 		orr	r2, r2, #4
 1339 03fa 1A62     		str	r2, [r3, #32]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1340              		.loc 1 530 5 discriminator 7 view .LVU395
 1341 03fc 1A6A     		ldr	r2, [r3, #32]
 1342 03fe 42F00102 		orr	r2, r2, #1
 1343 0402 1A62     		str	r2, [r3, #32]
 1344 0404 E2E7     		b	.L67
 1345              	.LVL96:
 1346              	.L72:
 1347              	.LBB224:
 1348              	.LBI224:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1349              		.loc 2 981 31 view .LVU396
 1350              	.LBB225:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1351              		.loc 2 983 3 view .LVU397
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1352              		.loc 2 988 4 view .LVU398
 1353 0406 0223     		movs	r3, #2
 1354              		.syntax unified
 1355              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1356 0408 93FAA3F3 		rbit r3, r3
 1357              	@ 0 "" 2
 1358              	.LVL97:
 1359              		.loc 2 1001 3 view .LVU399
 1360              		.loc 2 1001 3 is_stmt 0 view .LVU400
 1361              		.thumb
 1362              		.syntax unified
 1363              	.LBE225:
 1364              	.LBE224:
 1365              		.loc 1 538 13 view .LVU401
 1366 040c 734B     		ldr	r3, .L134+4
 1367 040e 596A     		ldr	r1, [r3, #36]
 1368              	.L73:
 1369              	.LVL98:
 1370              	.LBB226:
 1371              	.LBI226:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1372              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU402
 1373              	.LBB227:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1374              		.loc 2 983 3 discriminator 11 view .LVU403
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1375              		.loc 2 988 4 discriminator 11 view .LVU404
 1376 0410 0223     		movs	r3, #2
 1377              		.syntax unified
 1378              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1379 0412 93FAA3F3 		rbit r3, r3
 1380              	@ 0 "" 2
 1381              	.LVL99:
 1382              		.loc 2 1001 3 discriminator 11 view .LVU405
 1383              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU406
 1384              		.thumb
ARM GAS  /tmp/ccXGDaWS.s 			page 56


 1385              		.syntax unified
 1386              	.LBE227:
 1387              	.LBE226:
 1388              		.loc 1 538 13 discriminator 11 view .LVU407
 1389 0416 B3FA83F3 		clz	r3, r3
 1390 041a 03F01F03 		and	r3, r3, #31
 1391 041e 0122     		movs	r2, #1
 1392 0420 02FA03F3 		lsl	r3, r2, r3
 1393              		.loc 1 538 49 discriminator 11 view .LVU408
 1394 0424 1942     		tst	r1, r3
 1395 0426 38D1     		bne	.L75
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1396              		.loc 1 540 9 is_stmt 1 view .LVU409
 1397              		.loc 1 540 13 is_stmt 0 view .LVU410
 1398 0428 FFF7FEFF 		bl	HAL_GetTick
 1399              	.LVL100:
 1400              		.loc 1 540 27 view .LVU411
 1401 042c 801B     		subs	r0, r0, r6
 1402              		.loc 1 540 11 view .LVU412
 1403 042e 41F28833 		movw	r3, #5000
 1404 0432 9842     		cmp	r0, r3
 1405 0434 00F2EC80 		bhi	.L105
 1406              	.L71:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1407              		.loc 1 538 49 is_stmt 1 view .LVU413
 1408              	.LVL101:
 1409              	.LBB228:
 1410              	.LBI228:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1411              		.loc 2 981 31 view .LVU414
 1412              	.LBB229:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1413              		.loc 2 983 3 view .LVU415
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1414              		.loc 2 988 4 view .LVU416
 1415 0438 0223     		movs	r3, #2
 1416              		.syntax unified
 1417              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1418 043a 93FAA3F2 		rbit r2, r3
 1419              	@ 0 "" 2
 1420              	.LVL102:
 1421              		.loc 2 1001 3 view .LVU417
 1422              		.loc 2 1001 3 is_stmt 0 view .LVU418
 1423              		.thumb
 1424              		.syntax unified
 1425              	.LBE229:
 1426              	.LBE228:
 1427              	.LBB230:
 1428              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1429              		.loc 2 981 31 is_stmt 1 view .LVU419
 1430              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1431              		.loc 2 983 3 view .LVU420
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1432              		.loc 2 988 4 view .LVU421
ARM GAS  /tmp/ccXGDaWS.s 			page 57


 1433              		.syntax unified
 1434              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1435 043e 93FAA3F3 		rbit r3, r3
 1436              	@ 0 "" 2
 1437              	.LVL103:
 1438              		.loc 2 1001 3 view .LVU422
 1439              		.loc 2 1001 3 is_stmt 0 view .LVU423
 1440              		.thumb
 1441              		.syntax unified
 1442              	.LBE231:
 1443              	.LBE230:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1444              		.loc 1 538 13 view .LVU424
 1445 0442 002B     		cmp	r3, #0
 1446 0444 DFD0     		beq	.L72
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1447              		.loc 1 538 13 discriminator 4 view .LVU425
 1448 0446 654B     		ldr	r3, .L134+4
 1449 0448 196A     		ldr	r1, [r3, #32]
 1450 044a E1E7     		b	.L73
 1451              	.LVL104:
 1452              	.L70:
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1453              		.loc 1 549 7 is_stmt 1 view .LVU426
 1454              		.loc 1 549 19 is_stmt 0 view .LVU427
 1455 044c FFF7FEFF 		bl	HAL_GetTick
 1456              	.LVL105:
 1457 0450 0646     		mov	r6, r0
 1458              	.LVL106:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1459              		.loc 1 552 7 is_stmt 1 view .LVU428
 1460              		.loc 1 552 12 is_stmt 0 view .LVU429
 1461 0452 18E0     		b	.L76
 1462              	.LVL107:
 1463              	.L77:
 1464              	.LBB232:
 1465              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1466              		.loc 2 981 31 is_stmt 1 view .LVU430
 1467              	.LBB233:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1468              		.loc 2 983 3 view .LVU431
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1469              		.loc 2 988 4 view .LVU432
 1470 0454 0223     		movs	r3, #2
 1471              		.syntax unified
 1472              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccXGDaWS.s 			page 58


 1473 0456 93FAA3F3 		rbit r3, r3
 1474              	@ 0 "" 2
 1475              	.LVL108:
 1476              		.loc 2 1001 3 view .LVU433
 1477              		.loc 2 1001 3 is_stmt 0 view .LVU434
 1478              		.thumb
 1479              		.syntax unified
 1480              	.LBE233:
 1481              	.LBE232:
 1482              		.loc 1 552 13 view .LVU435
 1483 045a 604B     		ldr	r3, .L134+4
 1484 045c 596A     		ldr	r1, [r3, #36]
 1485              	.L78:
 1486              	.LVL109:
 1487              	.LBB234:
 1488              	.LBI234:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1489              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU436
 1490              	.LBB235:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1491              		.loc 2 983 3 discriminator 11 view .LVU437
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1492              		.loc 2 988 4 discriminator 11 view .LVU438
 1493 045e 0223     		movs	r3, #2
 1494              		.syntax unified
 1495              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1496 0460 93FAA3F3 		rbit r3, r3
 1497              	@ 0 "" 2
 1498              	.LVL110:
 1499              		.loc 2 1001 3 discriminator 11 view .LVU439
 1500              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU440
 1501              		.thumb
 1502              		.syntax unified
 1503              	.LBE235:
 1504              	.LBE234:
 1505              		.loc 1 552 13 discriminator 11 view .LVU441
 1506 0464 B3FA83F3 		clz	r3, r3
 1507 0468 03F01F03 		and	r3, r3, #31
 1508 046c 0122     		movs	r2, #1
 1509 046e 02FA03F3 		lsl	r3, r2, r3
 1510              		.loc 1 552 49 discriminator 11 view .LVU442
 1511 0472 1942     		tst	r1, r3
 1512 0474 11D0     		beq	.L75
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1513              		.loc 1 554 9 is_stmt 1 view .LVU443
 1514              		.loc 1 554 13 is_stmt 0 view .LVU444
 1515 0476 FFF7FEFF 		bl	HAL_GetTick
 1516              	.LVL111:
 1517              		.loc 1 554 27 view .LVU445
 1518 047a 801B     		subs	r0, r0, r6
 1519              		.loc 1 554 11 view .LVU446
 1520 047c 41F28833 		movw	r3, #5000
 1521 0480 9842     		cmp	r0, r3
 1522 0482 00F2C780 		bhi	.L106
 1523              	.L76:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccXGDaWS.s 			page 59


 1524              		.loc 1 552 49 is_stmt 1 view .LVU447
 1525              	.LVL112:
 1526              	.LBB236:
 1527              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1528              		.loc 2 981 31 view .LVU448
 1529              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1530              		.loc 2 983 3 view .LVU449
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1531              		.loc 2 988 4 view .LVU450
 1532 0486 0223     		movs	r3, #2
 1533              		.syntax unified
 1534              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1535 0488 93FAA3F2 		rbit r2, r3
 1536              	@ 0 "" 2
 1537              	.LVL113:
 1538              		.loc 2 1001 3 view .LVU451
 1539              		.loc 2 1001 3 is_stmt 0 view .LVU452
 1540              		.thumb
 1541              		.syntax unified
 1542              	.LBE237:
 1543              	.LBE236:
 1544              	.LBB238:
 1545              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1546              		.loc 2 981 31 is_stmt 1 view .LVU453
 1547              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1548              		.loc 2 983 3 view .LVU454
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1549              		.loc 2 988 4 view .LVU455
 1550              		.syntax unified
 1551              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1552 048c 93FAA3F3 		rbit r3, r3
 1553              	@ 0 "" 2
 1554              	.LVL114:
 1555              		.loc 2 1001 3 view .LVU456
 1556              		.loc 2 1001 3 is_stmt 0 view .LVU457
 1557              		.thumb
 1558              		.syntax unified
 1559              	.LBE239:
 1560              	.LBE238:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1561              		.loc 1 552 13 view .LVU458
 1562 0490 002B     		cmp	r3, #0
 1563 0492 DFD0     		beq	.L77
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1564              		.loc 1 552 13 discriminator 4 view .LVU459
 1565 0494 514B     		ldr	r3, .L134+4
 1566 0496 196A     		ldr	r1, [r3, #32]
 1567 0498 E1E7     		b	.L78
 1568              	.L75:
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccXGDaWS.s 			page 60


 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1569              		.loc 1 562 5 is_stmt 1 view .LVU460
 1570              		.loc 1 562 7 is_stmt 0 view .LVU461
 1571 049a B5BB     		cbnz	r5, .L127
 1572              	.LVL115:
 1573              	.L61:
 1574              		.loc 1 562 7 view .LVU462
 1575              	.LBE222:
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 1576              		.loc 1 570 3 is_stmt 1 view .LVU463
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1577              		.loc 1 571 3 view .LVU464
 1578              		.loc 1 571 30 is_stmt 0 view .LVU465
 1579 049c E369     		ldr	r3, [r4, #28]
 1580              		.loc 1 571 6 view .LVU466
 1581 049e 002B     		cmp	r3, #0
 1582 04a0 00F0BA80 		beq	.L107
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1583              		.loc 1 574 5 is_stmt 1 view .LVU467
 1584              		.loc 1 574 8 is_stmt 0 view .LVU468
 1585 04a4 4D4A     		ldr	r2, .L134+4
 1586 04a6 5268     		ldr	r2, [r2, #4]
 1587 04a8 02F00C02 		and	r2, r2, #12
 1588              		.loc 1 574 7 view .LVU469
 1589 04ac 082A     		cmp	r2, #8
 1590 04ae 00F09980 		beq	.L80
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1591              		.loc 1 576 7 is_stmt 1 view .LVU470
 1592              		.loc 1 576 9 is_stmt 0 view .LVU471
 1593 04b2 022B     		cmp	r3, #2
 1594 04b4 2FD0     		beq	.L128
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /tmp/ccXGDaWS.s 			page 61


 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1595              		.loc 1 628 9 is_stmt 1 view .LVU472
 1596              	.LVL116:
 1597              	.LBB240:
 1598              	.LBI240:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1599              		.loc 2 981 31 view .LVU473
 1600              	.LBB241:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1601              		.loc 2 983 3 view .LVU474
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1602              		.loc 2 988 4 view .LVU475
 1603 04b6 4FF08073 		mov	r3, #16777216
 1604              		.syntax unified
 1605              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1606 04ba 93FAA3F3 		rbit r3, r3
 1607              	@ 0 "" 2
 1608              	.LVL117:
 1609              		.loc 2 1001 3 view .LVU476
ARM GAS  /tmp/ccXGDaWS.s 			page 62


 1610              		.loc 2 1001 3 is_stmt 0 view .LVU477
 1611              		.thumb
 1612              		.syntax unified
 1613              	.LBE241:
 1614              	.LBE240:
 1615              		.loc 1 628 9 view .LVU478
 1616 04be B3FA83F3 		clz	r3, r3
 1617 04c2 03F18453 		add	r3, r3, #276824064
 1618 04c6 03F58413 		add	r3, r3, #1081344
 1619 04ca 9B00     		lsls	r3, r3, #2
 1620 04cc 0022     		movs	r2, #0
 1621 04ce 1A60     		str	r2, [r3]
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1622              		.loc 1 631 9 is_stmt 1 view .LVU479
 1623              		.loc 1 631 21 is_stmt 0 view .LVU480
 1624 04d0 FFF7FEFF 		bl	HAL_GetTick
 1625              	.LVL118:
 1626 04d4 0446     		mov	r4, r0
 1627              	.LVL119:
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1628              		.loc 1 634 9 is_stmt 1 view .LVU481
 1629              	.L90:
 1630              		.loc 1 634 52 view .LVU482
 1631              	.LBB242:
 1632              	.LBI242:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1633              		.loc 2 981 31 view .LVU483
 1634              	.LBB243:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1635              		.loc 2 983 3 view .LVU484
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1636              		.loc 2 988 4 view .LVU485
 1637 04d6 4FF00073 		mov	r3, #33554432
 1638              		.syntax unified
 1639              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1640 04da 93FAA3F3 		rbit r3, r3
 1641              	@ 0 "" 2
 1642              		.loc 2 1001 3 view .LVU486
 1643              	.LVL120:
 1644              		.loc 2 1001 3 is_stmt 0 view .LVU487
 1645              		.thumb
 1646              		.syntax unified
 1647              	.LBE243:
 1648              	.LBE242:
 1649              		.loc 1 634 15 view .LVU488
 1650 04de 3F4B     		ldr	r3, .L134+4
 1651 04e0 1968     		ldr	r1, [r3]
 1652              	.LVL121:
 1653              	.LBB244:
 1654              	.LBI244:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1655              		.loc 2 981 31 is_stmt 1 view .LVU489
 1656              	.LBB245:
ARM GAS  /tmp/ccXGDaWS.s 			page 63


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1657              		.loc 2 983 3 view .LVU490
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1658              		.loc 2 988 4 view .LVU491
 1659 04e2 4FF00073 		mov	r3, #33554432
 1660              		.syntax unified
 1661              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1662 04e6 93FAA3F3 		rbit r3, r3
 1663              	@ 0 "" 2
 1664              	.LVL122:
 1665              		.loc 2 1001 3 view .LVU492
 1666              		.loc 2 1001 3 is_stmt 0 view .LVU493
 1667              		.thumb
 1668              		.syntax unified
 1669              	.LBE245:
 1670              	.LBE244:
 1671              		.loc 1 634 15 view .LVU494
 1672 04ea B3FA83F3 		clz	r3, r3
 1673 04ee 03F01F03 		and	r3, r3, #31
 1674 04f2 0122     		movs	r2, #1
 1675 04f4 02FA03F3 		lsl	r3, r2, r3
 1676              		.loc 1 634 52 view .LVU495
 1677 04f8 1942     		tst	r1, r3
 1678 04fa 6BD0     		beq	.L129
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1679              		.loc 1 636 11 is_stmt 1 view .LVU496
 1680              		.loc 1 636 15 is_stmt 0 view .LVU497
 1681 04fc FFF7FEFF 		bl	HAL_GetTick
 1682              	.LVL123:
 1683              		.loc 1 636 29 view .LVU498
 1684 0500 001B     		subs	r0, r0, r4
 1685              		.loc 1 636 13 view .LVU499
 1686 0502 0228     		cmp	r0, #2
 1687 0504 E7D9     		bls	.L90
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1688              		.loc 1 638 20 view .LVU500
 1689 0506 0320     		movs	r0, #3
 1690 0508 87E0     		b	.L21
 1691              	.LVL124:
 1692              	.L127:
 1693              	.LBB246:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1694              		.loc 1 564 7 is_stmt 1 view .LVU501
 1695 050a 344A     		ldr	r2, .L134+4
 1696 050c D369     		ldr	r3, [r2, #28]
 1697 050e 23F08053 		bic	r3, r3, #268435456
 1698 0512 D361     		str	r3, [r2, #28]
 1699 0514 C2E7     		b	.L61
 1700              	.LVL125:
 1701              	.L128:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1702              		.loc 1 564 7 is_stmt 0 view .LVU502
 1703              	.LBE246:
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1704              		.loc 1 579 9 is_stmt 1 view .LVU503
ARM GAS  /tmp/ccXGDaWS.s 			page 64


 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1705              		.loc 1 580 9 view .LVU504
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1706              		.loc 1 586 9 view .LVU505
 1707              	.LBB247:
 1708              	.LBI247:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1709              		.loc 2 981 31 view .LVU506
 1710              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1711              		.loc 2 983 3 view .LVU507
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1712              		.loc 2 988 4 view .LVU508
 1713 0516 4FF08073 		mov	r3, #16777216
 1714              		.syntax unified
 1715              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1716 051a 93FAA3F3 		rbit r3, r3
 1717              	@ 0 "" 2
 1718              	.LVL126:
 1719              		.loc 2 1001 3 view .LVU509
 1720              		.loc 2 1001 3 is_stmt 0 view .LVU510
 1721              		.thumb
 1722              		.syntax unified
 1723              	.LBE248:
 1724              	.LBE247:
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1725              		.loc 1 586 9 view .LVU511
 1726 051e B3FA83F3 		clz	r3, r3
 1727 0522 03F18453 		add	r3, r3, #276824064
 1728 0526 03F58413 		add	r3, r3, #1081344
 1729 052a 9B00     		lsls	r3, r3, #2
 1730 052c 0022     		movs	r2, #0
 1731 052e 1A60     		str	r2, [r3]
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1732              		.loc 1 589 9 is_stmt 1 view .LVU512
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1733              		.loc 1 589 21 is_stmt 0 view .LVU513
 1734 0530 FFF7FEFF 		bl	HAL_GetTick
 1735              	.LVL127:
 1736 0534 0546     		mov	r5, r0
 1737              	.LVL128:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1738              		.loc 1 592 9 is_stmt 1 view .LVU514
 1739              	.L82:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1740              		.loc 1 592 52 view .LVU515
 1741              	.LBB249:
 1742              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1743              		.loc 2 981 31 view .LVU516
 1744              	.LBB250:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1745              		.loc 2 983 3 view .LVU517
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1746              		.loc 2 988 4 view .LVU518
 1747 0536 4FF00073 		mov	r3, #33554432
 1748              		.syntax unified
ARM GAS  /tmp/ccXGDaWS.s 			page 65


 1749              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1750 053a 93FAA3F3 		rbit r3, r3
 1751              	@ 0 "" 2
 1752              		.loc 2 1001 3 view .LVU519
 1753              	.LVL129:
 1754              		.loc 2 1001 3 is_stmt 0 view .LVU520
 1755              		.thumb
 1756              		.syntax unified
 1757              	.LBE250:
 1758              	.LBE249:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1759              		.loc 1 592 15 view .LVU521
 1760 053e 274B     		ldr	r3, .L134+4
 1761 0540 1968     		ldr	r1, [r3]
 1762              	.LVL130:
 1763              	.LBB251:
 1764              	.LBI251:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1765              		.loc 2 981 31 is_stmt 1 view .LVU522
 1766              	.LBB252:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1767              		.loc 2 983 3 view .LVU523
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1768              		.loc 2 988 4 view .LVU524
 1769 0542 4FF00073 		mov	r3, #33554432
 1770              		.syntax unified
 1771              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1772 0546 93FAA3F3 		rbit r3, r3
 1773              	@ 0 "" 2
 1774              	.LVL131:
 1775              		.loc 2 1001 3 view .LVU525
 1776              		.loc 2 1001 3 is_stmt 0 view .LVU526
 1777              		.thumb
 1778              		.syntax unified
 1779              	.LBE252:
 1780              	.LBE251:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1781              		.loc 1 592 15 view .LVU527
 1782 054a B3FA83F3 		clz	r3, r3
 1783 054e 03F01F03 		and	r3, r3, #31
 1784 0552 0122     		movs	r2, #1
 1785 0554 02FA03F3 		lsl	r3, r2, r3
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1786              		.loc 1 592 52 view .LVU528
 1787 0558 1942     		tst	r1, r3
 1788 055a 06D0     		beq	.L130
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1789              		.loc 1 594 11 is_stmt 1 view .LVU529
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1790              		.loc 1 594 15 is_stmt 0 view .LVU530
 1791 055c FFF7FEFF 		bl	HAL_GetTick
 1792              	.LVL132:
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1793              		.loc 1 594 29 view .LVU531
 1794 0560 401B     		subs	r0, r0, r5
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1795              		.loc 1 594 13 view .LVU532
ARM GAS  /tmp/ccXGDaWS.s 			page 66


 1796 0562 0228     		cmp	r0, #2
 1797 0564 E7D9     		bls	.L82
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1798              		.loc 1 596 20 view .LVU533
 1799 0566 0320     		movs	r0, #3
 1800 0568 57E0     		b	.L21
 1801              	.L130:
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 1802              		.loc 1 607 7 is_stmt 1 view .LVU534
 1803 056a 1C49     		ldr	r1, .L134+4
 1804 056c 4B68     		ldr	r3, [r1, #4]
 1805 056e 23F47413 		bic	r3, r3, #3997696
 1806 0572 626A     		ldr	r2, [r4, #36]
 1807 0574 206A     		ldr	r0, [r4, #32]
 1808 0576 0243     		orrs	r2, r2, r0
 1809 0578 1343     		orrs	r3, r3, r2
 1810 057a 4B60     		str	r3, [r1, #4]
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1811              		.loc 1 611 9 view .LVU535
 1812              	.LVL133:
 1813              	.LBB253:
 1814              	.LBI253:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1815              		.loc 2 981 31 view .LVU536
 1816              	.LBB254:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1817              		.loc 2 983 3 view .LVU537
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1818              		.loc 2 988 4 view .LVU538
 1819 057c 4FF08073 		mov	r3, #16777216
 1820              		.syntax unified
 1821              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1822 0580 93FAA3F3 		rbit r3, r3
 1823              	@ 0 "" 2
 1824              	.LVL134:
 1825              		.loc 2 1001 3 view .LVU539
 1826              		.loc 2 1001 3 is_stmt 0 view .LVU540
 1827              		.thumb
 1828              		.syntax unified
 1829              	.LBE254:
 1830              	.LBE253:
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1831              		.loc 1 611 9 view .LVU541
 1832 0584 B3FA83F3 		clz	r3, r3
 1833 0588 03F18453 		add	r3, r3, #276824064
 1834 058c 03F58413 		add	r3, r3, #1081344
 1835 0590 9B00     		lsls	r3, r3, #2
 1836 0592 0122     		movs	r2, #1
 1837 0594 1A60     		str	r2, [r3]
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1838              		.loc 1 614 9 is_stmt 1 view .LVU542
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1839              		.loc 1 614 21 is_stmt 0 view .LVU543
 1840 0596 FFF7FEFF 		bl	HAL_GetTick
 1841              	.LVL135:
 1842 059a 0446     		mov	r4, r0
 1843              	.LVL136:
ARM GAS  /tmp/ccXGDaWS.s 			page 67


 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1844              		.loc 1 617 9 is_stmt 1 view .LVU544
 1845              	.L86:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1846              		.loc 1 617 52 view .LVU545
 1847              	.LBB255:
 1848              	.LBI255:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1849              		.loc 2 981 31 view .LVU546
 1850              	.LBB256:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1851              		.loc 2 983 3 view .LVU547
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1852              		.loc 2 988 4 view .LVU548
 1853 059c 4FF00073 		mov	r3, #33554432
 1854              		.syntax unified
 1855              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1856 05a0 93FAA3F3 		rbit r3, r3
 1857              	@ 0 "" 2
 1858              		.loc 2 1001 3 view .LVU549
 1859              	.LVL137:
 1860              		.loc 2 1001 3 is_stmt 0 view .LVU550
 1861              		.thumb
 1862              		.syntax unified
 1863              	.LBE256:
 1864              	.LBE255:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1865              		.loc 1 617 15 view .LVU551
 1866 05a4 0D4B     		ldr	r3, .L134+4
 1867 05a6 1968     		ldr	r1, [r3]
 1868              	.LVL138:
 1869              	.LBB257:
 1870              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1871              		.loc 2 981 31 is_stmt 1 view .LVU552
 1872              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1873              		.loc 2 983 3 view .LVU553
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1874              		.loc 2 988 4 view .LVU554
 1875 05a8 4FF00073 		mov	r3, #33554432
 1876              		.syntax unified
 1877              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1878 05ac 93FAA3F3 		rbit r3, r3
 1879              	@ 0 "" 2
 1880              	.LVL139:
 1881              		.loc 2 1001 3 view .LVU555
 1882              		.loc 2 1001 3 is_stmt 0 view .LVU556
 1883              		.thumb
 1884              		.syntax unified
 1885              	.LBE258:
 1886              	.LBE257:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1887              		.loc 1 617 15 view .LVU557
 1888 05b0 B3FA83F3 		clz	r3, r3
 1889 05b4 03F01F03 		and	r3, r3, #31
 1890 05b8 0122     		movs	r2, #1
ARM GAS  /tmp/ccXGDaWS.s 			page 68


 1891 05ba 02FA03F3 		lsl	r3, r2, r3
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1892              		.loc 1 617 52 view .LVU558
 1893 05be 1942     		tst	r1, r3
 1894 05c0 06D1     		bne	.L131
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1895              		.loc 1 619 11 is_stmt 1 view .LVU559
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1896              		.loc 1 619 15 is_stmt 0 view .LVU560
 1897 05c2 FFF7FEFF 		bl	HAL_GetTick
 1898              	.LVL140:
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1899              		.loc 1 619 29 view .LVU561
 1900 05c6 001B     		subs	r0, r0, r4
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1901              		.loc 1 619 13 view .LVU562
 1902 05c8 0228     		cmp	r0, #2
 1903 05ca E7D9     		bls	.L86
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1904              		.loc 1 621 20 view .LVU563
 1905 05cc 0320     		movs	r0, #3
 1906 05ce 24E0     		b	.L21
 1907              	.L131:
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1908              		.loc 1 670 10 view .LVU564
 1909 05d0 0020     		movs	r0, #0
ARM GAS  /tmp/ccXGDaWS.s 			page 69


 1910 05d2 22E0     		b	.L21
 1911              	.L129:
 1912              		.loc 1 670 10 view .LVU565
 1913 05d4 0020     		movs	r0, #0
 1914 05d6 20E0     		b	.L21
 1915              	.L135:
 1916              		.align	2
 1917              	.L134:
 1918 05d8 20819010 		.word	277905696
 1919 05dc 00100240 		.word	1073876992
 1920 05e0 00700040 		.word	1073770496
 1921              	.LVL141:
 1922              	.L80:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1923              		.loc 1 646 7 is_stmt 1 view .LVU566
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1924              		.loc 1 646 9 is_stmt 0 view .LVU567
 1925 05e4 012B     		cmp	r3, #1
 1926 05e6 1AD0     		beq	.L111
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1927              		.loc 1 653 9 is_stmt 1 view .LVU568
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1928              		.loc 1 653 20 is_stmt 0 view .LVU569
 1929 05e8 104B     		ldr	r3, .L136
 1930 05ea 5B68     		ldr	r3, [r3, #4]
 1931              	.LVL142:
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1932              		.loc 1 660 9 is_stmt 1 view .LVU570
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1933              		.loc 1 660 13 is_stmt 0 view .LVU571
 1934 05ec 03F48031 		and	r1, r3, #65536
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1935              		.loc 1 660 78 view .LVU572
 1936 05f0 226A     		ldr	r2, [r4, #32]
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1937              		.loc 1 660 11 view .LVU573
 1938 05f2 9142     		cmp	r1, r2
 1939 05f4 15D1     		bne	.L112
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1940              		.loc 1 661 13 discriminator 1 view .LVU574
 1941 05f6 03F47013 		and	r3, r3, #3932160
 1942              	.LVL143:
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1943              		.loc 1 661 78 discriminator 1 view .LVU575
 1944 05fa 626A     		ldr	r2, [r4, #36]
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 1945              		.loc 1 660 90 discriminator 1 view .LVU576
 1946 05fc 9342     		cmp	r3, r2
 1947 05fe 12D1     		bne	.L113
 1948              		.loc 1 670 10 view .LVU577
 1949 0600 0020     		movs	r0, #0
 1950 0602 0AE0     		b	.L21
 1951              	.LVL144:
 1952              	.L94:
 1953              	.LCFI3:
 1954              		.cfi_def_cfa_offset 0
 1955              		.cfi_restore 4
ARM GAS  /tmp/ccXGDaWS.s 			page 70


 1956              		.cfi_restore 5
 1957              		.cfi_restore 6
 1958              		.cfi_restore 14
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1959              		.loc 1 327 12 view .LVU578
 1960 0604 0120     		movs	r0, #1
 1961              	.LVL145:
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1962              		.loc 1 671 1 view .LVU579
 1963 0606 7047     		bx	lr
 1964              	.LVL146:
 1965              	.L120:
 1966              	.LCFI4:
 1967              		.cfi_def_cfa_offset 24
 1968              		.cfi_offset 4, -16
 1969              		.cfi_offset 5, -12
 1970              		.cfi_offset 6, -8
 1971              		.cfi_offset 14, -4
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1972              		.loc 1 345 16 view .LVU580
 1973 0608 0120     		movs	r0, #1
 1974              	.LVL147:
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1975              		.loc 1 345 16 view .LVU581
 1976 060a 06E0     		b	.L21
 1977              	.L98:
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1978              		.loc 1 403 16 view .LVU582
 1979 060c 0120     		movs	r0, #1
 1980 060e 04E0     		b	.L21
 1981              	.LVL148:
 1982              	.L105:
 1983              	.LBB259:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1984              		.loc 1 542 18 view .LVU583
 1985 0610 0320     		movs	r0, #3
 1986 0612 02E0     		b	.L21
 1987              	.L106:
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1988              		.loc 1 556 18 view .LVU584
 1989 0614 0320     		movs	r0, #3
 1990 0616 00E0     		b	.L21
 1991              	.LVL149:
 1992              	.L107:
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1993              		.loc 1 556 18 view .LVU585
 1994              	.LBE259:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1995              		.loc 1 670 10 view .LVU586
 1996 0618 0020     		movs	r0, #0
 1997              	.LVL150:
 1998              	.L21:
 1999              		.loc 1 671 1 view .LVU587
 2000 061a 02B0     		add	sp, sp, #8
 2001              	.LCFI5:
 2002              		.cfi_remember_state
 2003              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccXGDaWS.s 			page 71


 2004              		@ sp needed
 2005 061c 70BD     		pop	{r4, r5, r6, pc}
 2006              	.LVL151:
 2007              	.L111:
 2008              	.LCFI6:
 2009              		.cfi_restore_state
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2010              		.loc 1 648 16 view .LVU588
 2011 061e 0120     		movs	r0, #1
 2012 0620 FBE7     		b	.L21
 2013              	.LVL152:
 2014              	.L112:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2015              		.loc 1 664 18 view .LVU589
 2016 0622 0120     		movs	r0, #1
 2017 0624 F9E7     		b	.L21
 2018              	.LVL153:
 2019              	.L113:
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 2020              		.loc 1 664 18 view .LVU590
 2021 0626 0120     		movs	r0, #1
 2022 0628 F7E7     		b	.L21
 2023              	.L137:
 2024 062a 00BF     		.align	2
 2025              	.L136:
 2026 062c 00100240 		.word	1073876992
 2027              		.cfi_endproc
 2028              	.LFE124:
 2030              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2031              		.align	1
 2032              		.global	HAL_RCC_MCOConfig
 2033              		.syntax unified
 2034              		.thumb
 2035              		.thumb_func
 2037              	HAL_RCC_MCOConfig:
 2038              	.LVL154:
 2039              	.LFB126:
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
ARM GAS  /tmp/ccXGDaWS.s 			page 72


 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccXGDaWS.s 			page 73


 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
ARM GAS  /tmp/ccXGDaWS.s 			page 74


 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
ARM GAS  /tmp/ccXGDaWS.s 			page 75


 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2040              		.loc 1 889 1 is_stmt 1 view -0
 2041              		.cfi_startproc
 2042              		@ args = 0, pretend = 0, frame = 24
 2043              		@ frame_needed = 0, uses_anonymous_args = 0
 2044              		.loc 1 889 1 is_stmt 0 view .LVU592
 2045 0000 70B5     		push	{r4, r5, r6, lr}
 2046              	.LCFI7:
 2047              		.cfi_def_cfa_offset 16
 2048              		.cfi_offset 4, -16
 2049              		.cfi_offset 5, -12
 2050              		.cfi_offset 6, -8
 2051              		.cfi_offset 14, -4
 2052 0002 86B0     		sub	sp, sp, #24
 2053              	.LCFI8:
 2054              		.cfi_def_cfa_offset 40
 2055 0004 0D46     		mov	r5, r1
 2056 0006 1646     		mov	r6, r2
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2057              		.loc 1 890 3 is_stmt 1 view .LVU593
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2058              		.loc 1 893 3 view .LVU594
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 2059              		.loc 1 894 3 view .LVU595
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2060              		.loc 1 895 3 view .LVU596
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccXGDaWS.s 			page 76


 2061              		.loc 1 898 3 view .LVU597
 2062              		.loc 1 898 18 is_stmt 0 view .LVU598
 2063 0008 0223     		movs	r3, #2
 2064 000a 0293     		str	r3, [sp, #8]
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2065              		.loc 1 899 3 is_stmt 1 view .LVU599
 2066              		.loc 1 899 18 is_stmt 0 view .LVU600
 2067 000c 0323     		movs	r3, #3
 2068 000e 0493     		str	r3, [sp, #16]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2069              		.loc 1 900 3 is_stmt 1 view .LVU601
 2070              		.loc 1 900 18 is_stmt 0 view .LVU602
 2071 0010 0023     		movs	r3, #0
 2072 0012 0393     		str	r3, [sp, #12]
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2073              		.loc 1 901 3 is_stmt 1 view .LVU603
 2074              		.loc 1 901 18 is_stmt 0 view .LVU604
 2075 0014 4FF48072 		mov	r2, #256
 2076              	.LVL155:
 2077              		.loc 1 901 18 view .LVU605
 2078 0018 0192     		str	r2, [sp, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2079              		.loc 1 902 3 is_stmt 1 view .LVU606
 2080              		.loc 1 902 18 is_stmt 0 view .LVU607
 2081 001a 0593     		str	r3, [sp, #20]
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2082              		.loc 1 905 3 is_stmt 1 view .LVU608
 2083              	.LBB260:
 2084              		.loc 1 905 3 view .LVU609
 2085              		.loc 1 905 3 view .LVU610
 2086 001c 0B4C     		ldr	r4, .L140
 2087 001e 6369     		ldr	r3, [r4, #20]
 2088 0020 43F40033 		orr	r3, r3, #131072
 2089 0024 6361     		str	r3, [r4, #20]
 2090              		.loc 1 905 3 view .LVU611
 2091 0026 6369     		ldr	r3, [r4, #20]
 2092 0028 03F40033 		and	r3, r3, #131072
 2093 002c 0093     		str	r3, [sp]
 2094              		.loc 1 905 3 view .LVU612
 2095 002e 009B     		ldr	r3, [sp]
 2096              	.LBE260:
 2097              		.loc 1 905 3 view .LVU613
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2098              		.loc 1 907 3 view .LVU614
 2099 0030 01A9     		add	r1, sp, #4
 2100              	.LVL156:
 2101              		.loc 1 907 3 is_stmt 0 view .LVU615
 2102 0032 4FF09040 		mov	r0, #1207959552
 2103              	.LVL157:
 2104              		.loc 1 907 3 view .LVU616
 2105 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2106              	.LVL158:
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
ARM GAS  /tmp/ccXGDaWS.s 			page 77


 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2107              		.loc 1 910 3 is_stmt 1 view .LVU617
 2108 003a 6368     		ldr	r3, [r4, #4]
 2109 003c 23F0EE43 		bic	r3, r3, #1996488704
 2110 0040 3543     		orrs	r5, r5, r6
 2111              	.LVL159:
 2112              		.loc 1 910 3 is_stmt 0 view .LVU618
 2113 0042 2B43     		orrs	r3, r3, r5
 2114 0044 6360     		str	r3, [r4, #4]
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2115              		.loc 1 911 1 view .LVU619
 2116 0046 06B0     		add	sp, sp, #24
 2117              	.LCFI9:
 2118              		.cfi_def_cfa_offset 16
 2119              		@ sp needed
 2120 0048 70BD     		pop	{r4, r5, r6, pc}
 2121              	.LVL160:
 2122              	.L141:
 2123              		.loc 1 911 1 view .LVU620
 2124 004a 00BF     		.align	2
 2125              	.L140:
 2126 004c 00100240 		.word	1073876992
 2127              		.cfi_endproc
 2128              	.LFE126:
 2130              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2131              		.align	1
 2132              		.global	HAL_RCC_EnableCSS
 2133              		.syntax unified
 2134              		.thumb
 2135              		.thumb_func
 2137              	HAL_RCC_EnableCSS:
 2138              	.LFB127:
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2139              		.loc 1 923 1 is_stmt 1 view -0
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 0
 2142              		@ frame_needed = 0, uses_anonymous_args = 0
 2143              		@ link register save eliminated.
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2144              		.loc 1 924 3 view .LVU622
 2145              	.LVL161:
 2146              	.LBB261:
 2147              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2148              		.loc 2 981 31 view .LVU623
 2149              	.LBB262:
ARM GAS  /tmp/ccXGDaWS.s 			page 78


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2150              		.loc 2 983 3 view .LVU624
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2151              		.loc 2 988 4 view .LVU625
 2152 0000 4FF40023 		mov	r3, #524288
 2153              		.syntax unified
 2154              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2155 0004 93FAA3F3 		rbit r3, r3
 2156              	@ 0 "" 2
 2157              	.LVL162:
 2158              		.loc 2 1001 3 view .LVU626
 2159              		.loc 2 1001 3 is_stmt 0 view .LVU627
 2160              		.thumb
 2161              		.syntax unified
 2162              	.LBE262:
 2163              	.LBE261:
 2164              		.loc 1 924 22 view .LVU628
 2165 0008 B3FA83F3 		clz	r3, r3
 2166 000c 03F18453 		add	r3, r3, #276824064
 2167 0010 03F58413 		add	r3, r3, #1081344
 2168 0014 9B00     		lsls	r3, r3, #2
 2169              		.loc 1 924 38 view .LVU629
 2170 0016 0122     		movs	r2, #1
 2171 0018 1A60     		str	r2, [r3]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2172              		.loc 1 925 1 view .LVU630
 2173 001a 7047     		bx	lr
 2174              		.cfi_endproc
 2175              	.LFE127:
 2177              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2178              		.align	1
 2179              		.global	HAL_RCC_DisableCSS
 2180              		.syntax unified
 2181              		.thumb
 2182              		.thumb_func
 2184              	HAL_RCC_DisableCSS:
 2185              	.LFB128:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2186              		.loc 1 932 1 is_stmt 1 view -0
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 0
 2189              		@ frame_needed = 0, uses_anonymous_args = 0
 2190              		@ link register save eliminated.
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2191              		.loc 1 933 3 view .LVU632
 2192              	.LVL163:
 2193              	.LBB263:
 2194              	.LBI263:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2195              		.loc 2 981 31 view .LVU633
 2196              	.LBB264:
ARM GAS  /tmp/ccXGDaWS.s 			page 79


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2197              		.loc 2 983 3 view .LVU634
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2198              		.loc 2 988 4 view .LVU635
 2199 0000 4FF40023 		mov	r3, #524288
 2200              		.syntax unified
 2201              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2202 0004 93FAA3F3 		rbit r3, r3
 2203              	@ 0 "" 2
 2204              	.LVL164:
 2205              		.loc 2 1001 3 view .LVU636
 2206              		.loc 2 1001 3 is_stmt 0 view .LVU637
 2207              		.thumb
 2208              		.syntax unified
 2209              	.LBE264:
 2210              	.LBE263:
 2211              		.loc 1 933 22 view .LVU638
 2212 0008 B3FA83F3 		clz	r3, r3
 2213 000c 03F18453 		add	r3, r3, #276824064
 2214 0010 03F58413 		add	r3, r3, #1081344
 2215 0014 9B00     		lsls	r3, r3, #2
 2216              		.loc 1 933 38 view .LVU639
 2217 0016 0022     		movs	r2, #0
 2218 0018 1A60     		str	r2, [r3]
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2219              		.loc 1 934 1 view .LVU640
 2220 001a 7047     		bx	lr
 2221              		.cfi_endproc
 2222              	.LFE128:
 2224              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2225              		.align	1
 2226              		.global	HAL_RCC_GetSysClockFreq
 2227              		.syntax unified
 2228              		.thumb
 2229              		.thumb_func
 2231              	HAL_RCC_GetSysClockFreq:
 2232              	.LFB129:
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
ARM GAS  /tmp/ccXGDaWS.s 			page 80


 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2233              		.loc 1 966 1 is_stmt 1 view -0
 2234              		.cfi_startproc
 2235              		@ args = 0, pretend = 0, frame = 0
 2236              		@ frame_needed = 0, uses_anonymous_args = 0
 2237              		@ link register save eliminated.
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2238              		.loc 1 967 3 view .LVU642
 2239              	.LVL165:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2240              		.loc 1 968 3 view .LVU643
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2241              		.loc 1 970 3 view .LVU644
 2242              		.loc 1 970 10 is_stmt 0 view .LVU645
 2243 0000 164B     		ldr	r3, .L149
 2244 0002 5B68     		ldr	r3, [r3, #4]
 2245              	.LVL166:
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2246              		.loc 1 973 3 is_stmt 1 view .LVU646
 2247              		.loc 1 973 18 is_stmt 0 view .LVU647
 2248 0004 03F00C02 		and	r2, r3, #12
 2249              		.loc 1 973 3 view .LVU648
 2250 0008 082A     		cmp	r2, #8
 2251 000a 01D0     		beq	.L148
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2252              		.loc 1 977 20 view .LVU649
 2253 000c 1448     		ldr	r0, .L149+4
 2254              	.LVL167:
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccXGDaWS.s 			page 81


 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2255              		.loc 1 1017 3 is_stmt 1 view .LVU650
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2256              		.loc 1 1018 1 is_stmt 0 view .LVU651
 2257 000e 7047     		bx	lr
 2258              	.LVL168:
 2259              	.L148:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2260              		.loc 1 982 7 is_stmt 1 view .LVU652
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2261              		.loc 1 982 35 is_stmt 0 view .LVU653
 2262 0010 03F47011 		and	r1, r3, #3932160
 2263              	.LVL169:
 2264              	.LBB265:
 2265              	.LBI265:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2266              		.loc 2 981 31 is_stmt 1 view .LVU654
 2267              	.LBB266:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2268              		.loc 2 983 3 view .LVU655
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2269              		.loc 2 988 4 view .LVU656
 2270 0014 4FF47012 		mov	r2, #3932160
 2271              		.syntax unified
 2272              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2273 0018 92FAA2F2 		rbit r2, r2
 2274              	@ 0 "" 2
 2275              	.LVL170:
 2276              		.loc 2 1001 3 view .LVU657
 2277              		.loc 2 1001 3 is_stmt 0 view .LVU658
ARM GAS  /tmp/ccXGDaWS.s 			page 82


 2278              		.thumb
 2279              		.syntax unified
 2280              	.LBE266:
 2281              	.LBE265:
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2282              		.loc 1 982 72 view .LVU659
 2283 001c B2FA82F2 		clz	r2, r2
 2284 0020 21FA02F2 		lsr	r2, r1, r2
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2285              		.loc 1 982 34 view .LVU660
 2286 0024 0F49     		ldr	r1, .L149+8
 2287 0026 885C     		ldrb	r0, [r1, r2]	@ zero_extendqisi2
 2288              	.LVL171:
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2289              		.loc 1 983 7 is_stmt 1 view .LVU661
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2290              		.loc 1 983 49 is_stmt 0 view .LVU662
 2291 0028 0C4A     		ldr	r2, .L149
 2292 002a D26A     		ldr	r2, [r2, #44]
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2293              		.loc 1 983 35 view .LVU663
 2294 002c 02F00F02 		and	r2, r2, #15
 2295              	.LVL172:
 2296              	.LBB267:
 2297              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2298              		.loc 2 981 31 is_stmt 1 view .LVU664
 2299              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2300              		.loc 2 983 3 view .LVU665
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2301              		.loc 2 988 4 view .LVU666
 2302 0030 0F21     		movs	r1, #15
 2303              		.syntax unified
 2304              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2305 0032 91FAA1F1 		rbit r1, r1
 2306              	@ 0 "" 2
 2307              	.LVL173:
 2308              		.loc 2 1001 3 view .LVU667
 2309              		.loc 2 1001 3 is_stmt 0 view .LVU668
 2310              		.thumb
 2311              		.syntax unified
 2312              	.LBE268:
 2313              	.LBE267:
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2314              		.loc 1 983 77 view .LVU669
 2315 0036 B1FA81F1 		clz	r1, r1
 2316 003a CA40     		lsrs	r2, r2, r1
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2317              		.loc 1 983 34 view .LVU670
 2318 003c 0A49     		ldr	r1, .L149+12
 2319 003e 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 2320              	.LVL174:
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2321              		.loc 1 985 7 is_stmt 1 view .LVU671
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2322              		.loc 1 985 10 is_stmt 0 view .LVU672
ARM GAS  /tmp/ccXGDaWS.s 			page 83


 2323 0040 13F4803F 		tst	r3, #65536
 2324 0044 05D0     		beq	.L146
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2325              		.loc 1 988 9 is_stmt 1 view .LVU673
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2326              		.loc 1 988 18 is_stmt 0 view .LVU674
 2327 0046 064B     		ldr	r3, .L149+4
 2328              	.LVL175:
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2329              		.loc 1 988 18 view .LVU675
 2330 0048 B3FBF2F3 		udiv	r3, r3, r2
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2331              		.loc 1 988 16 view .LVU676
 2332 004c 03FB00F0 		mul	r0, r3, r0
 2333              	.LVL176:
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2334              		.loc 1 988 16 view .LVU677
 2335 0050 7047     		bx	lr
 2336              	.LVL177:
 2337              	.L146:
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2338              		.loc 1 993 9 is_stmt 1 view .LVU678
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2339              		.loc 1 993 16 is_stmt 0 view .LVU679
 2340 0052 064B     		ldr	r3, .L149+16
 2341              	.LVL178:
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2342              		.loc 1 993 16 view .LVU680
 2343 0054 03FB00F0 		mul	r0, r3, r0
 2344              	.LVL179:
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2345              		.loc 1 993 16 view .LVU681
 2346 0058 7047     		bx	lr
 2347              	.L150:
 2348 005a 00BF     		.align	2
 2349              	.L149:
 2350 005c 00100240 		.word	1073876992
 2351 0060 00127A00 		.word	8000000
 2352 0064 00000000 		.word	aPLLMULFactorTable
 2353 0068 00000000 		.word	aPredivFactorTable
 2354 006c 00093D00 		.word	4000000
 2355              		.cfi_endproc
 2356              	.LFE129:
 2358              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2359              		.align	1
 2360              		.global	HAL_RCC_ClockConfig
 2361              		.syntax unified
 2362              		.thumb
 2363              		.thumb_func
 2365              	HAL_RCC_ClockConfig:
 2366              	.LVL180:
 2367              	.LFB125:
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2368              		.loc 1 697 1 is_stmt 1 view -0
 2369              		.cfi_startproc
 2370              		@ args = 0, pretend = 0, frame = 0
 2371              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccXGDaWS.s 			page 84


 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2372              		.loc 1 698 3 view .LVU683
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2373              		.loc 1 701 3 view .LVU684
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2374              		.loc 1 701 5 is_stmt 0 view .LVU685
 2375 0000 0028     		cmp	r0, #0
 2376 0002 00F0BE80 		beq	.L170
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2377              		.loc 1 697 1 view .LVU686
 2378 0006 70B5     		push	{r4, r5, r6, lr}
 2379              	.LCFI10:
 2380              		.cfi_def_cfa_offset 16
 2381              		.cfi_offset 4, -16
 2382              		.cfi_offset 5, -12
 2383              		.cfi_offset 6, -8
 2384              		.cfi_offset 14, -4
 2385 0008 0D46     		mov	r5, r1
 2386 000a 0446     		mov	r4, r0
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2387              		.loc 1 707 3 is_stmt 1 view .LVU687
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2388              		.loc 1 708 3 view .LVU688
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2389              		.loc 1 715 3 view .LVU689
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2390              		.loc 1 715 17 is_stmt 0 view .LVU690
 2391 000c 614B     		ldr	r3, .L183
 2392 000e 1B68     		ldr	r3, [r3]
 2393 0010 03F00703 		and	r3, r3, #7
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2394              		.loc 1 715 5 view .LVU691
 2395 0014 8B42     		cmp	r3, r1
 2396 0016 0BD2     		bcs	.L153
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2397              		.loc 1 718 5 is_stmt 1 view .LVU692
 2398 0018 5E4A     		ldr	r2, .L183
 2399 001a 1368     		ldr	r3, [r2]
 2400 001c 23F00703 		bic	r3, r3, #7
 2401 0020 0B43     		orrs	r3, r3, r1
 2402 0022 1360     		str	r3, [r2]
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2403              		.loc 1 722 5 view .LVU693
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2404              		.loc 1 722 8 is_stmt 0 view .LVU694
 2405 0024 1368     		ldr	r3, [r2]
 2406 0026 03F00703 		and	r3, r3, #7
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2407              		.loc 1 722 7 view .LVU695
 2408 002a 8B42     		cmp	r3, r1
 2409 002c 40F0AB80 		bne	.L171
 2410              	.L153:
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2411              		.loc 1 729 3 is_stmt 1 view .LVU696
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2412              		.loc 1 729 25 is_stmt 0 view .LVU697
 2413 0030 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccXGDaWS.s 			page 85


 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2414              		.loc 1 729 5 view .LVU698
 2415 0032 13F0020F 		tst	r3, #2
 2416 0036 06D0     		beq	.L154
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2417              		.loc 1 731 5 is_stmt 1 view .LVU699
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2418              		.loc 1 732 5 view .LVU700
 2419 0038 574A     		ldr	r2, .L183+4
 2420 003a 5368     		ldr	r3, [r2, #4]
 2421 003c 23F0F003 		bic	r3, r3, #240
 2422 0040 A168     		ldr	r1, [r4, #8]
 2423              	.LVL181:
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2424              		.loc 1 732 5 is_stmt 0 view .LVU701
 2425 0042 0B43     		orrs	r3, r3, r1
 2426 0044 5360     		str	r3, [r2, #4]
 2427              	.L154:
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2428              		.loc 1 736 3 is_stmt 1 view .LVU702
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2429              		.loc 1 736 25 is_stmt 0 view .LVU703
 2430 0046 2368     		ldr	r3, [r4]
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2431              		.loc 1 736 5 view .LVU704
 2432 0048 13F0010F 		tst	r3, #1
 2433 004c 5AD0     		beq	.L155
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2434              		.loc 1 738 5 is_stmt 1 view .LVU705
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2435              		.loc 1 741 5 view .LVU706
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2436              		.loc 1 741 25 is_stmt 0 view .LVU707
 2437 004e 6368     		ldr	r3, [r4, #4]
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2438              		.loc 1 741 7 view .LVU708
 2439 0050 012B     		cmp	r3, #1
 2440 0052 2DD0     		beq	.L181
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2441              		.loc 1 750 10 is_stmt 1 view .LVU709
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2442              		.loc 1 750 12 is_stmt 0 view .LVU710
 2443 0054 022B     		cmp	r3, #2
 2444 0056 40D0     		beq	.L182
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2445              		.loc 1 762 7 is_stmt 1 view .LVU711
 2446              	.LVL182:
 2447              	.LBB269:
 2448              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2449              		.loc 2 981 31 view .LVU712
 2450              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2451              		.loc 2 983 3 view .LVU713
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2452              		.loc 2 988 4 view .LVU714
 2453 0058 0222     		movs	r2, #2
ARM GAS  /tmp/ccXGDaWS.s 			page 86


 2454              		.syntax unified
 2455              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2456 005a 92FAA2F2 		rbit r2, r2
 2457              	@ 0 "" 2
 2458              		.loc 2 1001 3 view .LVU715
 2459              	.LVL183:
 2460              		.loc 2 1001 3 is_stmt 0 view .LVU716
 2461              		.thumb
 2462              		.syntax unified
 2463              	.LBE270:
 2464              	.LBE269:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2465              		.loc 1 762 10 view .LVU717
 2466 005e 4E4A     		ldr	r2, .L183+4
 2467 0060 1068     		ldr	r0, [r2]
 2468              	.LVL184:
 2469              	.LBB271:
 2470              	.LBI271:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2471              		.loc 2 981 31 is_stmt 1 view .LVU718
 2472              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2473              		.loc 2 983 3 view .LVU719
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2474              		.loc 2 988 4 view .LVU720
 2475 0062 0222     		movs	r2, #2
 2476              		.syntax unified
 2477              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2478 0064 92FAA2F2 		rbit r2, r2
 2479              	@ 0 "" 2
 2480              	.LVL185:
 2481              		.loc 2 1001 3 view .LVU721
 2482              		.loc 2 1001 3 is_stmt 0 view .LVU722
 2483              		.thumb
 2484              		.syntax unified
 2485              	.LBE272:
 2486              	.LBE271:
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2487              		.loc 1 762 10 view .LVU723
 2488 0068 B2FA82F2 		clz	r2, r2
 2489 006c 02F01F02 		and	r2, r2, #31
 2490 0070 0121     		movs	r1, #1
 2491 0072 01FA02F2 		lsl	r2, r1, r2
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2492              		.loc 1 762 9 view .LVU724
 2493 0076 1042     		tst	r0, r2
 2494 0078 00F08780 		beq	.L174
 2495              	.L159:
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2496              		.loc 1 768 5 is_stmt 1 view .LVU725
 2497 007c 4649     		ldr	r1, .L183+4
 2498 007e 4A68     		ldr	r2, [r1, #4]
 2499 0080 22F00302 		bic	r2, r2, #3
 2500 0084 1343     		orrs	r3, r3, r2
 2501 0086 4B60     		str	r3, [r1, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2502              		.loc 1 771 5 view .LVU726
ARM GAS  /tmp/ccXGDaWS.s 			page 87


 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2503              		.loc 1 771 17 is_stmt 0 view .LVU727
 2504 0088 FFF7FEFF 		bl	HAL_GetTick
 2505              	.LVL186:
 2506 008c 0646     		mov	r6, r0
 2507              	.LVL187:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2508              		.loc 1 773 5 is_stmt 1 view .LVU728
 2509              	.L165:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2510              		.loc 1 773 42 view .LVU729
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2511              		.loc 1 773 12 is_stmt 0 view .LVU730
 2512 008e 424B     		ldr	r3, .L183+4
 2513 0090 5B68     		ldr	r3, [r3, #4]
 2514 0092 03F00C03 		and	r3, r3, #12
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2515              		.loc 1 773 63 view .LVU731
 2516 0096 6268     		ldr	r2, [r4, #4]
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2517              		.loc 1 773 42 view .LVU732
 2518 0098 B3EB820F 		cmp	r3, r2, lsl #2
 2519 009c 32D0     		beq	.L155
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2520              		.loc 1 775 7 is_stmt 1 view .LVU733
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2521              		.loc 1 775 12 is_stmt 0 view .LVU734
 2522 009e FFF7FEFF 		bl	HAL_GetTick
 2523              	.LVL188:
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2524              		.loc 1 775 26 view .LVU735
 2525 00a2 801B     		subs	r0, r0, r6
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2526              		.loc 1 775 10 view .LVU736
 2527 00a4 41F28833 		movw	r3, #5000
 2528 00a8 9842     		cmp	r0, r3
 2529 00aa F0D9     		bls	.L165
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2530              		.loc 1 777 16 view .LVU737
 2531 00ac 0320     		movs	r0, #3
 2532 00ae 67E0     		b	.L152
 2533              	.LVL189:
 2534              	.L181:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2535              		.loc 1 744 7 is_stmt 1 view .LVU738
 2536              	.LBB273:
 2537              	.LBI273:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2538              		.loc 2 981 31 view .LVU739
 2539              	.LBB274:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2540              		.loc 2 983 3 view .LVU740
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2541              		.loc 2 988 4 view .LVU741
 2542 00b0 4FF40032 		mov	r2, #131072
 2543              		.syntax unified
 2544              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccXGDaWS.s 			page 88


 2545 00b4 92FAA2F2 		rbit r2, r2
 2546              	@ 0 "" 2
 2547              		.loc 2 1001 3 view .LVU742
 2548              	.LVL190:
 2549              		.loc 2 1001 3 is_stmt 0 view .LVU743
 2550              		.thumb
 2551              		.syntax unified
 2552              	.LBE274:
 2553              	.LBE273:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2554              		.loc 1 744 10 view .LVU744
 2555 00b8 374A     		ldr	r2, .L183+4
 2556 00ba 1068     		ldr	r0, [r2]
 2557              	.LVL191:
 2558              	.LBB275:
 2559              	.LBI275:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2560              		.loc 2 981 31 is_stmt 1 view .LVU745
 2561              	.LBB276:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2562              		.loc 2 983 3 view .LVU746
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2563              		.loc 2 988 4 view .LVU747
 2564 00bc 4FF40032 		mov	r2, #131072
 2565              		.syntax unified
 2566              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2567 00c0 92FAA2F2 		rbit r2, r2
 2568              	@ 0 "" 2
 2569              	.LVL192:
 2570              		.loc 2 1001 3 view .LVU748
 2571              		.loc 2 1001 3 is_stmt 0 view .LVU749
 2572              		.thumb
 2573              		.syntax unified
 2574              	.LBE276:
 2575              	.LBE275:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2576              		.loc 1 744 10 view .LVU750
 2577 00c4 B2FA82F2 		clz	r2, r2
 2578 00c8 02F01F02 		and	r2, r2, #31
 2579 00cc 0121     		movs	r1, #1
 2580 00ce 01FA02F2 		lsl	r2, r1, r2
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2581              		.loc 1 744 9 view .LVU751
 2582 00d2 0242     		tst	r2, r0
 2583 00d4 D2D1     		bne	.L159
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2584              		.loc 1 746 16 view .LVU752
 2585 00d6 0120     		movs	r0, #1
 2586 00d8 52E0     		b	.L152
 2587              	.LVL193:
 2588              	.L182:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2589              		.loc 1 753 7 is_stmt 1 view .LVU753
 2590              	.LBB277:
 2591              	.LBI277:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2592              		.loc 2 981 31 view .LVU754
ARM GAS  /tmp/ccXGDaWS.s 			page 89


 2593              	.LBB278:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2594              		.loc 2 983 3 view .LVU755
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2595              		.loc 2 988 4 view .LVU756
 2596 00da 4FF00072 		mov	r2, #33554432
 2597              		.syntax unified
 2598              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2599 00de 92FAA2F2 		rbit r2, r2
 2600              	@ 0 "" 2
 2601              		.loc 2 1001 3 view .LVU757
 2602              	.LVL194:
 2603              		.loc 2 1001 3 is_stmt 0 view .LVU758
 2604              		.thumb
 2605              		.syntax unified
 2606              	.LBE278:
 2607              	.LBE277:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2608              		.loc 1 753 10 view .LVU759
 2609 00e2 2D4A     		ldr	r2, .L183+4
 2610 00e4 1068     		ldr	r0, [r2]
 2611              	.LVL195:
 2612              	.LBB279:
 2613              	.LBI279:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2614              		.loc 2 981 31 is_stmt 1 view .LVU760
 2615              	.LBB280:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2616              		.loc 2 983 3 view .LVU761
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2617              		.loc 2 988 4 view .LVU762
 2618 00e6 4FF00072 		mov	r2, #33554432
 2619              		.syntax unified
 2620              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2621 00ea 92FAA2F2 		rbit r2, r2
 2622              	@ 0 "" 2
 2623              	.LVL196:
 2624              		.loc 2 1001 3 view .LVU763
 2625              		.loc 2 1001 3 is_stmt 0 view .LVU764
 2626              		.thumb
 2627              		.syntax unified
 2628              	.LBE280:
 2629              	.LBE279:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2630              		.loc 1 753 10 view .LVU765
 2631 00ee B2FA82F2 		clz	r2, r2
 2632 00f2 02F01F02 		and	r2, r2, #31
 2633 00f6 0121     		movs	r1, #1
 2634 00f8 01FA02F2 		lsl	r2, r1, r2
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2635              		.loc 1 753 9 view .LVU766
 2636 00fc 1042     		tst	r0, r2
 2637 00fe BDD1     		bne	.L159
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2638              		.loc 1 755 16 view .LVU767
 2639 0100 0120     		movs	r0, #1
 2640 0102 3DE0     		b	.L152
ARM GAS  /tmp/ccXGDaWS.s 			page 90


 2641              	.LVL197:
 2642              	.L155:
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2643              		.loc 1 782 3 is_stmt 1 view .LVU768
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2644              		.loc 1 782 17 is_stmt 0 view .LVU769
 2645 0104 234B     		ldr	r3, .L183
 2646 0106 1B68     		ldr	r3, [r3]
 2647 0108 03F00703 		and	r3, r3, #7
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2648              		.loc 1 782 5 view .LVU770
 2649 010c AB42     		cmp	r3, r5
 2650 010e 0AD9     		bls	.L167
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2651              		.loc 1 785 5 is_stmt 1 view .LVU771
 2652 0110 204A     		ldr	r2, .L183
 2653 0112 1368     		ldr	r3, [r2]
 2654 0114 23F00703 		bic	r3, r3, #7
 2655 0118 2B43     		orrs	r3, r3, r5
 2656 011a 1360     		str	r3, [r2]
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2657              		.loc 1 789 5 view .LVU772
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2658              		.loc 1 789 8 is_stmt 0 view .LVU773
 2659 011c 1368     		ldr	r3, [r2]
 2660 011e 03F00703 		and	r3, r3, #7
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2661              		.loc 1 789 7 view .LVU774
 2662 0122 AB42     		cmp	r3, r5
 2663 0124 33D1     		bne	.L176
 2664              	.L167:
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2665              		.loc 1 796 3 is_stmt 1 view .LVU775
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2666              		.loc 1 796 25 is_stmt 0 view .LVU776
 2667 0126 2368     		ldr	r3, [r4]
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2668              		.loc 1 796 5 view .LVU777
 2669 0128 13F0040F 		tst	r3, #4
 2670 012c 06D0     		beq	.L168
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2671              		.loc 1 798 5 is_stmt 1 view .LVU778
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2672              		.loc 1 799 5 view .LVU779
 2673 012e 1A4A     		ldr	r2, .L183+4
 2674 0130 5368     		ldr	r3, [r2, #4]
 2675 0132 23F4E063 		bic	r3, r3, #1792
 2676 0136 E168     		ldr	r1, [r4, #12]
 2677 0138 0B43     		orrs	r3, r3, r1
 2678 013a 5360     		str	r3, [r2, #4]
 2679              	.L168:
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2680              		.loc 1 803 3 view .LVU780
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2681              		.loc 1 803 25 is_stmt 0 view .LVU781
 2682 013c 2368     		ldr	r3, [r4]
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccXGDaWS.s 			page 91


 2683              		.loc 1 803 5 view .LVU782
 2684 013e 13F0080F 		tst	r3, #8
 2685 0142 07D0     		beq	.L169
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2686              		.loc 1 805 5 is_stmt 1 view .LVU783
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2687              		.loc 1 806 5 view .LVU784
 2688 0144 144A     		ldr	r2, .L183+4
 2689 0146 5368     		ldr	r3, [r2, #4]
 2690 0148 23F46053 		bic	r3, r3, #14336
 2691 014c 2169     		ldr	r1, [r4, #16]
 2692 014e 43EAC103 		orr	r3, r3, r1, lsl #3
 2693 0152 5360     		str	r3, [r2, #4]
 2694              	.L169:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2695              		.loc 1 810 3 view .LVU785
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2696              		.loc 1 810 21 is_stmt 0 view .LVU786
 2697 0154 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2698              	.LVL198:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2699              		.loc 1 810 68 view .LVU787
 2700 0158 0F4B     		ldr	r3, .L183+4
 2701 015a 5B68     		ldr	r3, [r3, #4]
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2702              		.loc 1 810 75 view .LVU788
 2703 015c 03F0F003 		and	r3, r3, #240
 2704              	.LVL199:
 2705              	.LBB281:
 2706              	.LBI281:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2707              		.loc 2 981 31 is_stmt 1 view .LVU789
 2708              	.LBB282:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2709              		.loc 2 983 3 view .LVU790
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2710              		.loc 2 988 4 view .LVU791
 2711 0160 F022     		movs	r2, #240
 2712              		.syntax unified
 2713              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2714 0162 92FAA2F2 		rbit r2, r2
 2715              	@ 0 "" 2
 2716              	.LVL200:
 2717              		.loc 2 1001 3 view .LVU792
 2718              		.loc 2 1001 3 is_stmt 0 view .LVU793
 2719              		.thumb
 2720              		.syntax unified
 2721              	.LBE282:
 2722              	.LBE281:
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2723              		.loc 1 810 91 view .LVU794
 2724 0166 B2FA82F2 		clz	r2, r2
 2725 016a D340     		lsrs	r3, r3, r2
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2726              		.loc 1 810 63 view .LVU795
 2727 016c 0B4A     		ldr	r2, .L183+8
 2728 016e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccXGDaWS.s 			page 92


 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2729              		.loc 1 810 47 view .LVU796
 2730 0170 D840     		lsrs	r0, r0, r3
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2731              		.loc 1 810 19 view .LVU797
 2732 0172 0B4B     		ldr	r3, .L183+12
 2733 0174 1860     		str	r0, [r3]
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2734              		.loc 1 813 3 is_stmt 1 view .LVU798
 2735 0176 0B4B     		ldr	r3, .L183+16
 2736 0178 1868     		ldr	r0, [r3]
 2737 017a FFF7FEFF 		bl	HAL_InitTick
 2738              	.LVL201:
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2739              		.loc 1 815 3 view .LVU799
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2740              		.loc 1 815 10 is_stmt 0 view .LVU800
 2741 017e 0020     		movs	r0, #0
 2742              	.L152:
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2743              		.loc 1 816 1 view .LVU801
 2744 0180 70BD     		pop	{r4, r5, r6, pc}
 2745              	.LVL202:
 2746              	.L170:
 2747              	.LCFI11:
 2748              		.cfi_def_cfa_offset 0
 2749              		.cfi_restore 4
 2750              		.cfi_restore 5
 2751              		.cfi_restore 6
 2752              		.cfi_restore 14
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2753              		.loc 1 703 12 view .LVU802
 2754 0182 0120     		movs	r0, #1
 2755              	.LVL203:
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2756              		.loc 1 816 1 view .LVU803
 2757 0184 7047     		bx	lr
 2758              	.LVL204:
 2759              	.L171:
 2760              	.LCFI12:
 2761              		.cfi_def_cfa_offset 16
 2762              		.cfi_offset 4, -16
 2763              		.cfi_offset 5, -12
 2764              		.cfi_offset 6, -8
 2765              		.cfi_offset 14, -4
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2766              		.loc 1 724 14 view .LVU804
 2767 0186 0120     		movs	r0, #1
 2768              	.LVL205:
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2769              		.loc 1 724 14 view .LVU805
 2770 0188 FAE7     		b	.L152
 2771              	.LVL206:
 2772              	.L174:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2773              		.loc 1 764 16 view .LVU806
 2774 018a 0120     		movs	r0, #1
ARM GAS  /tmp/ccXGDaWS.s 			page 93


 2775 018c F8E7     		b	.L152
 2776              	.LVL207:
 2777              	.L176:
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2778              		.loc 1 791 14 view .LVU807
 2779 018e 0120     		movs	r0, #1
 2780 0190 F6E7     		b	.L152
 2781              	.L184:
 2782 0192 00BF     		.align	2
 2783              	.L183:
 2784 0194 00200240 		.word	1073881088
 2785 0198 00100240 		.word	1073876992
 2786 019c 00000000 		.word	AHBPrescTable
 2787 01a0 00000000 		.word	SystemCoreClock
 2788 01a4 00000000 		.word	uwTickPrio
 2789              		.cfi_endproc
 2790              	.LFE125:
 2792              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2793              		.align	1
 2794              		.global	HAL_RCC_GetHCLKFreq
 2795              		.syntax unified
 2796              		.thumb
 2797              		.thumb_func
 2799              	HAL_RCC_GetHCLKFreq:
 2800              	.LFB130:
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2801              		.loc 1 1030 1 is_stmt 1 view -0
 2802              		.cfi_startproc
 2803              		@ args = 0, pretend = 0, frame = 0
 2804              		@ frame_needed = 0, uses_anonymous_args = 0
 2805              		@ link register save eliminated.
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2806              		.loc 1 1031 3 view .LVU809
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2807              		.loc 1 1032 1 is_stmt 0 view .LVU810
 2808 0000 014B     		ldr	r3, .L186
 2809 0002 1868     		ldr	r0, [r3]
 2810 0004 7047     		bx	lr
 2811              	.L187:
 2812 0006 00BF     		.align	2
 2813              	.L186:
 2814 0008 00000000 		.word	SystemCoreClock
 2815              		.cfi_endproc
 2816              	.LFE130:
 2818              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2819              		.align	1
ARM GAS  /tmp/ccXGDaWS.s 			page 94


 2820              		.global	HAL_RCC_GetPCLK1Freq
 2821              		.syntax unified
 2822              		.thumb
 2823              		.thumb_func
 2825              	HAL_RCC_GetPCLK1Freq:
 2826              	.LFB131:
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2827              		.loc 1 1041 1 is_stmt 1 view -0
 2828              		.cfi_startproc
 2829              		@ args = 0, pretend = 0, frame = 0
 2830              		@ frame_needed = 0, uses_anonymous_args = 0
 2831 0000 08B5     		push	{r3, lr}
 2832              	.LCFI13:
 2833              		.cfi_def_cfa_offset 8
 2834              		.cfi_offset 3, -8
 2835              		.cfi_offset 14, -4
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2836              		.loc 1 1043 3 view .LVU812
 2837              		.loc 1 1043 11 is_stmt 0 view .LVU813
 2838 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2839              	.LVL208:
 2840              		.loc 1 1043 54 view .LVU814
 2841 0006 074B     		ldr	r3, .L190
 2842 0008 5B68     		ldr	r3, [r3, #4]
 2843              		.loc 1 1043 61 view .LVU815
 2844 000a 03F4E063 		and	r3, r3, #1792
 2845              	.LVL209:
 2846              	.LBB283:
 2847              	.LBI283:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2848              		.loc 2 981 31 is_stmt 1 view .LVU816
 2849              	.LBB284:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2850              		.loc 2 983 3 view .LVU817
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2851              		.loc 2 988 4 view .LVU818
 2852 000e 4FF4E062 		mov	r2, #1792
 2853              		.syntax unified
 2854              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2855 0012 92FAA2F2 		rbit r2, r2
 2856              	@ 0 "" 2
 2857              	.LVL210:
 2858              		.loc 2 1001 3 view .LVU819
 2859              		.loc 2 1001 3 is_stmt 0 view .LVU820
 2860              		.thumb
 2861              		.syntax unified
 2862              	.LBE284:
 2863              	.LBE283:
ARM GAS  /tmp/ccXGDaWS.s 			page 95


 2864              		.loc 1 1043 79 view .LVU821
 2865 0016 B2FA82F2 		clz	r2, r2
 2866 001a D340     		lsrs	r3, r3, r2
 2867              		.loc 1 1043 49 view .LVU822
 2868 001c 024A     		ldr	r2, .L190+4
 2869 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2870              		.loc 1 1044 1 view .LVU823
 2871 0020 D840     		lsrs	r0, r0, r3
 2872 0022 08BD     		pop	{r3, pc}
 2873              	.L191:
 2874              		.align	2
 2875              	.L190:
 2876 0024 00100240 		.word	1073876992
 2877 0028 00000000 		.word	APBPrescTable
 2878              		.cfi_endproc
 2879              	.LFE131:
 2881              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2882              		.align	1
 2883              		.global	HAL_RCC_GetPCLK2Freq
 2884              		.syntax unified
 2885              		.thumb
 2886              		.thumb_func
 2888              	HAL_RCC_GetPCLK2Freq:
 2889              	.LFB132:
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2890              		.loc 1 1053 1 is_stmt 1 view -0
 2891              		.cfi_startproc
 2892              		@ args = 0, pretend = 0, frame = 0
 2893              		@ frame_needed = 0, uses_anonymous_args = 0
 2894 0000 08B5     		push	{r3, lr}
 2895              	.LCFI14:
 2896              		.cfi_def_cfa_offset 8
 2897              		.cfi_offset 3, -8
 2898              		.cfi_offset 14, -4
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2899              		.loc 1 1055 3 view .LVU825
 2900              		.loc 1 1055 11 is_stmt 0 view .LVU826
 2901 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2902              	.LVL211:
 2903              		.loc 1 1055 53 view .LVU827
 2904 0006 074B     		ldr	r3, .L194
 2905 0008 5B68     		ldr	r3, [r3, #4]
 2906              		.loc 1 1055 60 view .LVU828
 2907 000a 03F46053 		and	r3, r3, #14336
 2908              	.LVL212:
 2909              	.LBB285:
 2910              	.LBI285:
ARM GAS  /tmp/ccXGDaWS.s 			page 96


 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2911              		.loc 2 981 31 is_stmt 1 view .LVU829
 2912              	.LBB286:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2913              		.loc 2 983 3 view .LVU830
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2914              		.loc 2 988 4 view .LVU831
 2915 000e 4FF46052 		mov	r2, #14336
 2916              		.syntax unified
 2917              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2918 0012 92FAA2F2 		rbit r2, r2
 2919              	@ 0 "" 2
 2920              	.LVL213:
 2921              		.loc 2 1001 3 view .LVU832
 2922              		.loc 2 1001 3 is_stmt 0 view .LVU833
 2923              		.thumb
 2924              		.syntax unified
 2925              	.LBE286:
 2926              	.LBE285:
 2927              		.loc 1 1055 78 view .LVU834
 2928 0016 B2FA82F2 		clz	r2, r2
 2929 001a D340     		lsrs	r3, r3, r2
 2930              		.loc 1 1055 48 view .LVU835
 2931 001c 024A     		ldr	r2, .L194+4
 2932 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2933              		.loc 1 1056 1 view .LVU836
 2934 0020 D840     		lsrs	r0, r0, r3
 2935 0022 08BD     		pop	{r3, pc}
 2936              	.L195:
 2937              		.align	2
 2938              	.L194:
 2939 0024 00100240 		.word	1073876992
 2940 0028 00000000 		.word	APBPrescTable
 2941              		.cfi_endproc
 2942              	.LFE132:
 2944              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2945              		.align	1
 2946              		.global	HAL_RCC_GetOscConfig
 2947              		.syntax unified
 2948              		.thumb
 2949              		.thumb_func
 2951              	HAL_RCC_GetOscConfig:
 2952              	.LVL214:
 2953              	.LFB133:
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2954              		.loc 1 1066 1 is_stmt 1 view -0
 2955              		.cfi_startproc
ARM GAS  /tmp/ccXGDaWS.s 			page 97


 2956              		@ args = 0, pretend = 0, frame = 0
 2957              		@ frame_needed = 0, uses_anonymous_args = 0
 2958              		@ link register save eliminated.
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 2959              		.loc 1 1068 3 view .LVU838
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2960              		.loc 1 1071 3 view .LVU839
 2961              		.loc 1 1071 37 is_stmt 0 view .LVU840
 2962 0000 0F23     		movs	r3, #15
 2963 0002 0360     		str	r3, [r0]
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2964              		.loc 1 1076 3 is_stmt 1 view .LVU841
 2965              		.loc 1 1076 10 is_stmt 0 view .LVU842
 2966 0004 2D4B     		ldr	r3, .L209
 2967 0006 1B68     		ldr	r3, [r3]
 2968              		.loc 1 1076 5 view .LVU843
 2969 0008 13F4802F 		tst	r3, #262144
 2970 000c 36D0     		beq	.L197
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2971              		.loc 1 1078 5 is_stmt 1 view .LVU844
 2972              		.loc 1 1078 33 is_stmt 0 view .LVU845
 2973 000e 4FF4A023 		mov	r3, #327680
 2974 0012 4360     		str	r3, [r0, #4]
 2975              	.L198:
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 2976              		.loc 1 1089 3 is_stmt 1 view .LVU846
 2977              		.loc 1 1089 39 is_stmt 0 view .LVU847
 2978 0014 294A     		ldr	r2, .L209
 2979 0016 D36A     		ldr	r3, [r2, #44]
 2980 0018 03F00F03 		and	r3, r3, #15
 2981              		.loc 1 1089 37 view .LVU848
 2982 001c 8360     		str	r3, [r0, #8]
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2983              		.loc 1 1093 3 is_stmt 1 view .LVU849
 2984              		.loc 1 1093 10 is_stmt 0 view .LVU850
 2985 001e 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccXGDaWS.s 			page 98


 2986              		.loc 1 1093 5 view .LVU851
 2987 0020 13F0010F 		tst	r3, #1
 2988 0024 36D0     		beq	.L200
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2989              		.loc 1 1095 5 is_stmt 1 view .LVU852
 2990              		.loc 1 1095 33 is_stmt 0 view .LVU853
 2991 0026 0123     		movs	r3, #1
 2992 0028 0361     		str	r3, [r0, #16]
 2993              	.L201:
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 2994              		.loc 1 1102 3 is_stmt 1 view .LVU854
 2995              		.loc 1 1102 59 is_stmt 0 view .LVU855
 2996 002a 2449     		ldr	r1, .L209
 2997 002c 0B68     		ldr	r3, [r1]
 2998              		.loc 1 1102 64 view .LVU856
 2999 002e 03F0F803 		and	r3, r3, #248
 3000              	.LVL215:
 3001              	.LBB287:
 3002              	.LBI287:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3003              		.loc 2 981 31 is_stmt 1 view .LVU857
 3004              	.LBB288:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3005              		.loc 2 983 3 view .LVU858
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3006              		.loc 2 988 4 view .LVU859
 3007 0032 F822     		movs	r2, #248
 3008              		.syntax unified
 3009              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3010 0034 92FAA2F2 		rbit r2, r2
 3011              	@ 0 "" 2
 3012              	.LVL216:
 3013              		.loc 2 1001 3 view .LVU860
 3014              		.loc 2 1001 3 is_stmt 0 view .LVU861
 3015              		.thumb
 3016              		.syntax unified
 3017              	.LBE288:
 3018              	.LBE287:
 3019              		.loc 1 1102 44 view .LVU862
 3020 0038 B2FA82F2 		clz	r2, r2
 3021 003c D340     		lsrs	r3, r3, r2
 3022              		.loc 1 1102 42 view .LVU863
 3023 003e 4361     		str	r3, [r0, #20]
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3024              		.loc 1 1105 3 is_stmt 1 view .LVU864
 3025              		.loc 1 1105 10 is_stmt 0 view .LVU865
 3026 0040 0B6A     		ldr	r3, [r1, #32]
 3027              		.loc 1 1105 5 view .LVU866
ARM GAS  /tmp/ccXGDaWS.s 			page 99


 3028 0042 13F0040F 		tst	r3, #4
 3029 0046 28D0     		beq	.L202
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3030              		.loc 1 1107 5 is_stmt 1 view .LVU867
 3031              		.loc 1 1107 33 is_stmt 0 view .LVU868
 3032 0048 0523     		movs	r3, #5
 3033 004a C360     		str	r3, [r0, #12]
 3034              	.L203:
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3035              		.loc 1 1119 3 is_stmt 1 view .LVU869
 3036              		.loc 1 1119 10 is_stmt 0 view .LVU870
 3037 004c 1B4B     		ldr	r3, .L209
 3038 004e 5B6A     		ldr	r3, [r3, #36]
 3039              		.loc 1 1119 5 view .LVU871
 3040 0050 13F0010F 		tst	r3, #1
 3041 0054 2CD0     		beq	.L205
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3042              		.loc 1 1121 5 is_stmt 1 view .LVU872
 3043              		.loc 1 1121 33 is_stmt 0 view .LVU873
 3044 0056 0123     		movs	r3, #1
 3045 0058 8361     		str	r3, [r0, #24]
 3046              	.L206:
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3047              		.loc 1 1130 3 is_stmt 1 view .LVU874
 3048              		.loc 1 1130 10 is_stmt 0 view .LVU875
 3049 005a 184B     		ldr	r3, .L209
 3050 005c 1B68     		ldr	r3, [r3]
 3051              		.loc 1 1130 5 view .LVU876
 3052 005e 13F0807F 		tst	r3, #16777216
 3053 0062 28D0     		beq	.L207
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3054              		.loc 1 1132 5 is_stmt 1 view .LVU877
 3055              		.loc 1 1132 37 is_stmt 0 view .LVU878
 3056 0064 0223     		movs	r3, #2
 3057 0066 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccXGDaWS.s 			page 100


 3058              	.L208:
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3059              		.loc 1 1138 3 is_stmt 1 view .LVU879
 3060              		.loc 1 1138 52 is_stmt 0 view .LVU880
 3061 0068 144A     		ldr	r2, .L209
 3062 006a 5368     		ldr	r3, [r2, #4]
 3063              		.loc 1 1138 38 view .LVU881
 3064 006c 03F48033 		and	r3, r3, #65536
 3065              		.loc 1 1138 36 view .LVU882
 3066 0070 0362     		str	r3, [r0, #32]
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3067              		.loc 1 1139 3 is_stmt 1 view .LVU883
 3068              		.loc 1 1139 49 is_stmt 0 view .LVU884
 3069 0072 5368     		ldr	r3, [r2, #4]
 3070              		.loc 1 1139 35 view .LVU885
 3071 0074 03F47013 		and	r3, r3, #3932160
 3072              		.loc 1 1139 33 view .LVU886
 3073 0078 4362     		str	r3, [r0, #36]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3074              		.loc 1 1143 1 view .LVU887
 3075 007a 7047     		bx	lr
 3076              	.L197:
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3077              		.loc 1 1080 8 is_stmt 1 view .LVU888
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3078              		.loc 1 1080 15 is_stmt 0 view .LVU889
 3079 007c 0F4B     		ldr	r3, .L209
 3080 007e 1B68     		ldr	r3, [r3]
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3081              		.loc 1 1080 10 view .LVU890
 3082 0080 13F4803F 		tst	r3, #65536
 3083 0084 03D0     		beq	.L199
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3084              		.loc 1 1082 5 is_stmt 1 view .LVU891
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3085              		.loc 1 1082 33 is_stmt 0 view .LVU892
 3086 0086 4FF48033 		mov	r3, #65536
 3087 008a 4360     		str	r3, [r0, #4]
 3088 008c C2E7     		b	.L198
 3089              	.L199:
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3090              		.loc 1 1086 5 is_stmt 1 view .LVU893
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3091              		.loc 1 1086 33 is_stmt 0 view .LVU894
 3092 008e 0023     		movs	r3, #0
 3093 0090 4360     		str	r3, [r0, #4]
 3094 0092 BFE7     		b	.L198
 3095              	.L200:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccXGDaWS.s 			page 101


 3096              		.loc 1 1099 5 is_stmt 1 view .LVU895
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3097              		.loc 1 1099 33 is_stmt 0 view .LVU896
 3098 0094 0023     		movs	r3, #0
 3099 0096 0361     		str	r3, [r0, #16]
 3100 0098 C7E7     		b	.L201
 3101              	.L202:
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3102              		.loc 1 1109 8 is_stmt 1 view .LVU897
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3103              		.loc 1 1109 15 is_stmt 0 view .LVU898
 3104 009a 084B     		ldr	r3, .L209
 3105 009c 1B6A     		ldr	r3, [r3, #32]
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3106              		.loc 1 1109 10 view .LVU899
 3107 009e 13F0010F 		tst	r3, #1
 3108 00a2 02D0     		beq	.L204
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3109              		.loc 1 1111 5 is_stmt 1 view .LVU900
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3110              		.loc 1 1111 33 is_stmt 0 view .LVU901
 3111 00a4 0123     		movs	r3, #1
 3112 00a6 C360     		str	r3, [r0, #12]
 3113 00a8 D0E7     		b	.L203
 3114              	.L204:
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3115              		.loc 1 1115 5 is_stmt 1 view .LVU902
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3116              		.loc 1 1115 33 is_stmt 0 view .LVU903
 3117 00aa 0023     		movs	r3, #0
 3118 00ac C360     		str	r3, [r0, #12]
 3119 00ae CDE7     		b	.L203
 3120              	.L205:
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3121              		.loc 1 1125 5 is_stmt 1 view .LVU904
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3122              		.loc 1 1125 33 is_stmt 0 view .LVU905
 3123 00b0 0023     		movs	r3, #0
 3124 00b2 8361     		str	r3, [r0, #24]
 3125 00b4 D1E7     		b	.L206
 3126              	.L207:
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3127              		.loc 1 1136 5 is_stmt 1 view .LVU906
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3128              		.loc 1 1136 37 is_stmt 0 view .LVU907
 3129 00b6 0123     		movs	r3, #1
 3130 00b8 C361     		str	r3, [r0, #28]
 3131 00ba D5E7     		b	.L208
 3132              	.L210:
 3133              		.align	2
 3134              	.L209:
 3135 00bc 00100240 		.word	1073876992
 3136              		.cfi_endproc
 3137              	.LFE133:
 3139              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3140              		.align	1
 3141              		.global	HAL_RCC_GetClockConfig
ARM GAS  /tmp/ccXGDaWS.s 			page 102


 3142              		.syntax unified
 3143              		.thumb
 3144              		.thumb_func
 3146              	HAL_RCC_GetClockConfig:
 3147              	.LVL217:
 3148              	.LFB134:
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3149              		.loc 1 1154 1 is_stmt 1 view -0
 3150              		.cfi_startproc
 3151              		@ args = 0, pretend = 0, frame = 0
 3152              		@ frame_needed = 0, uses_anonymous_args = 0
 3153              		@ link register save eliminated.
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3154              		.loc 1 1156 3 view .LVU909
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3155              		.loc 1 1157 3 view .LVU910
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3156              		.loc 1 1160 3 view .LVU911
 3157              		.loc 1 1160 32 is_stmt 0 view .LVU912
 3158 0000 0F23     		movs	r3, #15
 3159 0002 0360     		str	r3, [r0]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3160              		.loc 1 1163 3 is_stmt 1 view .LVU913
 3161              		.loc 1 1163 51 is_stmt 0 view .LVU914
 3162 0004 0B4B     		ldr	r3, .L212
 3163 0006 5A68     		ldr	r2, [r3, #4]
 3164              		.loc 1 1163 37 view .LVU915
 3165 0008 02F00302 		and	r2, r2, #3
 3166              		.loc 1 1163 35 view .LVU916
 3167 000c 4260     		str	r2, [r0, #4]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3168              		.loc 1 1166 3 is_stmt 1 view .LVU917
 3169              		.loc 1 1166 52 is_stmt 0 view .LVU918
 3170 000e 5A68     		ldr	r2, [r3, #4]
 3171              		.loc 1 1166 38 view .LVU919
 3172 0010 02F0F002 		and	r2, r2, #240
 3173              		.loc 1 1166 36 view .LVU920
 3174 0014 8260     		str	r2, [r0, #8]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
ARM GAS  /tmp/ccXGDaWS.s 			page 103


1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3175              		.loc 1 1169 3 is_stmt 1 view .LVU921
 3176              		.loc 1 1169 53 is_stmt 0 view .LVU922
 3177 0016 5A68     		ldr	r2, [r3, #4]
 3178              		.loc 1 1169 39 view .LVU923
 3179 0018 02F4E062 		and	r2, r2, #1792
 3180              		.loc 1 1169 37 view .LVU924
 3181 001c C260     		str	r2, [r0, #12]
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3182              		.loc 1 1172 3 is_stmt 1 view .LVU925
 3183              		.loc 1 1172 54 is_stmt 0 view .LVU926
 3184 001e 5B68     		ldr	r3, [r3, #4]
 3185              		.loc 1 1172 39 view .LVU927
 3186 0020 DB08     		lsrs	r3, r3, #3
 3187 0022 03F4E063 		and	r3, r3, #1792
 3188              		.loc 1 1172 37 view .LVU928
 3189 0026 0361     		str	r3, [r0, #16]
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3190              		.loc 1 1175 3 is_stmt 1 view .LVU929
 3191              		.loc 1 1175 32 is_stmt 0 view .LVU930
 3192 0028 034B     		ldr	r3, .L212+4
 3193 002a 1B68     		ldr	r3, [r3]
 3194              		.loc 1 1175 16 view .LVU931
 3195 002c 03F00703 		and	r3, r3, #7
 3196              		.loc 1 1175 14 view .LVU932
 3197 0030 0B60     		str	r3, [r1]
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3198              		.loc 1 1176 1 view .LVU933
 3199 0032 7047     		bx	lr
 3200              	.L213:
 3201              		.align	2
 3202              	.L212:
 3203 0034 00100240 		.word	1073876992
 3204 0038 00200240 		.word	1073881088
 3205              		.cfi_endproc
 3206              	.LFE134:
 3208              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3209              		.align	1
 3210              		.weak	HAL_RCC_CSSCallback
 3211              		.syntax unified
 3212              		.thumb
 3213              		.thumb_func
 3215              	HAL_RCC_CSSCallback:
 3216              	.LFB136:
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
ARM GAS  /tmp/ccXGDaWS.s 			page 104


1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3217              		.loc 1 1201 1 is_stmt 1 view -0
 3218              		.cfi_startproc
 3219              		@ args = 0, pretend = 0, frame = 0
 3220              		@ frame_needed = 0, uses_anonymous_args = 0
 3221              		@ link register save eliminated.
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3222              		.loc 1 1205 1 view .LVU935
 3223 0000 7047     		bx	lr
 3224              		.cfi_endproc
 3225              	.LFE136:
 3227              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3228              		.align	1
 3229              		.global	HAL_RCC_NMI_IRQHandler
 3230              		.syntax unified
 3231              		.thumb
 3232              		.thumb_func
 3234              	HAL_RCC_NMI_IRQHandler:
 3235              	.LFB135:
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3236              		.loc 1 1184 1 view -0
 3237              		.cfi_startproc
 3238              		@ args = 0, pretend = 0, frame = 0
 3239              		@ frame_needed = 0, uses_anonymous_args = 0
 3240 0000 08B5     		push	{r3, lr}
 3241              	.LCFI15:
 3242              		.cfi_def_cfa_offset 8
 3243              		.cfi_offset 3, -8
 3244              		.cfi_offset 14, -4
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3245              		.loc 1 1186 3 view .LVU937
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3246              		.loc 1 1186 6 is_stmt 0 view .LVU938
 3247 0002 064B     		ldr	r3, .L219
 3248 0004 9B68     		ldr	r3, [r3, #8]
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3249              		.loc 1 1186 5 view .LVU939
 3250 0006 13F0800F 		tst	r3, #128
 3251 000a 00D1     		bne	.L218
ARM GAS  /tmp/ccXGDaWS.s 			page 105


 3252              	.L215:
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3253              		.loc 1 1194 1 view .LVU940
 3254 000c 08BD     		pop	{r3, pc}
 3255              	.L218:
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3256              		.loc 1 1189 5 is_stmt 1 view .LVU941
 3257 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3258              	.LVL218:
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3259              		.loc 1 1192 5 view .LVU942
 3260 0012 024B     		ldr	r3, .L219
 3261 0014 8022     		movs	r2, #128
 3262 0016 9A72     		strb	r2, [r3, #10]
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3263              		.loc 1 1194 1 is_stmt 0 view .LVU943
 3264 0018 F8E7     		b	.L215
 3265              	.L220:
 3266 001a 00BF     		.align	2
 3267              	.L219:
 3268 001c 00100240 		.word	1073876992
 3269              		.cfi_endproc
 3270              	.LFE135:
 3272              		.global	aPredivFactorTable
 3273              		.section	.rodata.aPredivFactorTable,"a"
 3274              		.align	2
 3277              	aPredivFactorTable:
 3278 0000 01020304 		.ascii	"\001\002\003\004\005\006\007\010\011\012\013\014\015"
 3278      05060708 
 3278      090A0B0C 
 3278      0D
 3279 000d 0E0F10   		.ascii	"\016\017\020"
 3280              		.global	aPLLMULFactorTable
 3281              		.section	.rodata.aPLLMULFactorTable,"a"
 3282              		.align	2
 3285              	aPLLMULFactorTable:
 3286 0000 02030405 		.ascii	"\002\003\004\005\006\007\010\011\012\013\014\015\016"
 3286      06070809 
 3286      0A0B0C0D 
 3286      0E
 3287 000d 0F1010   		.ascii	"\017\020\020"
 3288              		.text
 3289              	.Letext0:
 3290              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3291              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 3292              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3293              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 3294              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3295              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3296              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3297              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3298              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccXGDaWS.s 			page 106


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccXGDaWS.s:21     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccXGDaWS.s:27     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccXGDaWS.s:229    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccXGDaWS.s:239    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccXGDaWS.s:245    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccXGDaWS.s:1059   .text.HAL_RCC_OscConfig:00000000000002e8 $d
     /tmp/ccXGDaWS.s:1070   .text.HAL_RCC_OscConfig:00000000000002f0 $t
     /tmp/ccXGDaWS.s:1918   .text.HAL_RCC_OscConfig:00000000000005d8 $d
     /tmp/ccXGDaWS.s:1925   .text.HAL_RCC_OscConfig:00000000000005e4 $t
     /tmp/ccXGDaWS.s:2026   .text.HAL_RCC_OscConfig:000000000000062c $d
     /tmp/ccXGDaWS.s:2031   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccXGDaWS.s:2037   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccXGDaWS.s:2126   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccXGDaWS.s:2131   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccXGDaWS.s:2137   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccXGDaWS.s:2178   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccXGDaWS.s:2184   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccXGDaWS.s:2225   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccXGDaWS.s:2231   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccXGDaWS.s:2350   .text.HAL_RCC_GetSysClockFreq:000000000000005c $d
     /tmp/ccXGDaWS.s:3285   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccXGDaWS.s:3277   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/ccXGDaWS.s:2359   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccXGDaWS.s:2365   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccXGDaWS.s:2784   .text.HAL_RCC_ClockConfig:0000000000000194 $d
     /tmp/ccXGDaWS.s:2793   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccXGDaWS.s:2799   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccXGDaWS.s:2814   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccXGDaWS.s:2819   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccXGDaWS.s:2825   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccXGDaWS.s:2876   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccXGDaWS.s:2882   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccXGDaWS.s:2888   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccXGDaWS.s:2939   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccXGDaWS.s:2945   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccXGDaWS.s:2951   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccXGDaWS.s:3135   .text.HAL_RCC_GetOscConfig:00000000000000bc $d
     /tmp/ccXGDaWS.s:3140   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccXGDaWS.s:3146   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccXGDaWS.s:3203   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccXGDaWS.s:3209   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccXGDaWS.s:3215   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccXGDaWS.s:3228   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccXGDaWS.s:3234   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccXGDaWS.s:3268   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
     /tmp/ccXGDaWS.s:3274   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccXGDaWS.s:3282   .rodata.aPLLMULFactorTable:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
AHBPrescTable
ARM GAS  /tmp/ccXGDaWS.s 			page 107


APBPrescTable
