VHDL clock divider works on board but fails in simulation
