#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-643-gb43fcccc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563698612330 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0x56369865ebb0_0 .var "clk", 0 0;
v0x56369865ec70_0 .net "counter_value", 7 0, L_0x56369865f010;  1 drivers
v0x56369865ed40_0 .var "reset", 0 0;
v0x56369865ee40_0 .var "switch3", 0 0;
E_0x56369864b880 .event edge, v0x56369865e880_0;
S_0x5636986124c0 .scope module, "count1" "counter" 2 32, 3 1 0, S_0x563698612330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "switch3";
    .port_info 3 /OUTPUT 8 "outleds";
v0x56369864a870_0 .net *"_s1", 8 0, L_0x56369865ef10;  1 drivers
v0x56369865e6d0_0 .net "clk", 0 0, v0x56369865ebb0_0;  1 drivers
v0x56369865e790_0 .var "leds", 63 0;
v0x56369865e880_0 .net "outleds", 7 0, L_0x56369865f010;  alias, 1 drivers
v0x56369865e960_0 .net "reset", 0 0, v0x56369865ed40_0;  1 drivers
v0x56369865ea70_0 .net "switch3", 0 0, v0x56369865ee40_0;  1 drivers
E_0x56369864b680 .event posedge, v0x56369865e6d0_0;
L_0x56369865ef10 .part v0x56369865e790_0, 55, 9;
L_0x56369865f010 .part L_0x56369865ef10, 0, 8;
    .scope S_0x5636986124c0;
T_0 ;
    %wait E_0x56369864b680;
    %load/vec4 v0x56369865e960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 64;
    %assign/vec4 v0x56369865e790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56369865ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56369865e790_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x56369865e790_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x56369865e790_0;
    %assign/vec4 v0x56369865e790_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563698612330;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56369865ebb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x563698612330;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x56369865ebb0_0;
    %inv;
    %store/vec4 v0x56369865ebb0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x563698612330;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56369865ed40_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56369865ed40_0, 0;
    %delay 1500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 1505000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 1600000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 1605000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 1700000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 1705000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56369865ee40_0, 0;
    %delay 6000000, 0;
    %vpi_call 2 24 "$display", "made it to 6000 @ %t", $time {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563698612330;
T_4 ;
    %wait E_0x56369864b880;
    %vpi_call 2 30 "$display", "counter value is now %x at time %t", v0x56369865ec70_0, $time {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563698612330;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "verilog.dmp" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x563698612330;
T_6 ;
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "counter.v";
