Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Software/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot net_engine_v1_0_tb_1_behav xil_defaultlib.net_engine_v1_0_tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'stage_1_sum_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:120]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'stage_1_sum_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:128]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'stage_2_sum_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:136]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'stage_2_sum_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:144]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'stage_3_sum_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:150]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_data_reg' is not permitted [D:/Vivado/Project/net_engine_ip/net_engine_ip.srcs/sources_1/new/cnn_cell.v:156]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
