

================================================================
== Vitis HLS Report for 'xfMat2AXIvideo_24_16_1080_1920_1_2_Pipeline_loop_col_mat2axi'
================================================================
* Date:           Tue Jan  9 15:42:05 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mem2stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        4|     1923|  40.000 ns|  19.230 us|    4|  1923|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_col_mat2axi  |        2|     1921|         2|          1|          1|  1 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_170_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   1|           1|           1|
    |ap_condition_183                  |       and|   0|  0|   1|           1|           1|
    |axi_last_fu_176_p2                |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln199_fu_164_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          40|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   11|         22|
    |img_data_blk_n                    |   9|          2|    1|          2|
    |j_fu_78                           |   9|          2|   11|         22|
    |sof_2_reg_136                     |   9|          2|    1|          2|
    |vstream_TDATA_blk_n               |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   27|         54|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_reg_203                  |   1|   0|    1|          0|
    |icmp_ln199_reg_199                |   1|   0|    1|          0|
    |j_fu_78                           |  11|   0|   11|          0|
    |sof_2_reg_136                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  xfMat2AXIvideo<24, 16, 1080, 1920, 1, 2>_Pipeline_loop_col_mat2axi|  return value|
|img_data_dout            |   in|   24|     ap_fifo|                                                            img_data|       pointer|
|img_data_num_data_valid  |   in|    2|     ap_fifo|                                                            img_data|       pointer|
|img_data_fifo_cap        |   in|    2|     ap_fifo|                                                            img_data|       pointer|
|img_data_empty_n         |   in|    1|     ap_fifo|                                                            img_data|       pointer|
|img_data_read            |  out|    1|     ap_fifo|                                                            img_data|       pointer|
|vstream_TREADY           |   in|    1|        axis|                                                    vstream_V_data_V|       pointer|
|vstream_TDATA            |  out|   24|        axis|                                                    vstream_V_data_V|       pointer|
|sof                      |   in|    1|     ap_none|                                                                 sof|        scalar|
|cols_cast6               |   in|    8|     ap_none|                                                          cols_cast6|        scalar|
|sub                      |   in|   12|     ap_none|                                                                 sub|        scalar|
|vstream_TVALID           |  out|    1|        axis|                                                    vstream_V_dest_V|       pointer|
|vstream_TDEST            |  out|    1|        axis|                                                    vstream_V_dest_V|       pointer|
|vstream_TKEEP            |  out|    3|        axis|                                                    vstream_V_keep_V|       pointer|
|vstream_TSTRB            |  out|    3|        axis|                                                    vstream_V_strb_V|       pointer|
|vstream_TUSER            |  out|    1|        axis|                                                    vstream_V_user_V|       pointer|
|vstream_TLAST            |  out|    1|        axis|                                                    vstream_V_last_V|       pointer|
|vstream_TID              |  out|    1|        axis|                                                      vstream_V_id_V|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

