-- generated by newgenasym Mon May 30 21:21:18 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \54ac16245_v1\ is
    port (    
	\1a1\:     INOUT  STD_LOGIC;    
	\1a2\:     INOUT  STD_LOGIC;    
	\1a3\:     INOUT  STD_LOGIC;    
	\1a4\:     INOUT  STD_LOGIC;    
	\1a5\:     INOUT  STD_LOGIC;    
	\1a6\:     INOUT  STD_LOGIC;    
	\1a7\:     INOUT  STD_LOGIC;    
	\1a8\:     INOUT  STD_LOGIC;    
	\1b1\:     INOUT  STD_LOGIC;    
	\1b2\:     INOUT  STD_LOGIC;    
	\1b3\:     INOUT  STD_LOGIC;    
	\1b4\:     INOUT  STD_LOGIC;    
	\1b5\:     INOUT  STD_LOGIC;    
	\1b6\:     INOUT  STD_LOGIC;    
	\1b7\:     INOUT  STD_LOGIC;    
	\1b8\:     INOUT  STD_LOGIC;    
	\1dir\:    IN     STD_LOGIC;    
	\1oe*\:    IN     STD_LOGIC;    
	\2a1\:     INOUT  STD_LOGIC;    
	\2a2\:     INOUT  STD_LOGIC;    
	\2a3\:     INOUT  STD_LOGIC;    
	\2a4\:     INOUT  STD_LOGIC;    
	\2a5\:     INOUT  STD_LOGIC;    
	\2a6\:     INOUT  STD_LOGIC;    
	\2a7\:     INOUT  STD_LOGIC;    
	\2a8\:     INOUT  STD_LOGIC;    
	\2b1\:     INOUT  STD_LOGIC;    
	\2b2\:     INOUT  STD_LOGIC;    
	\2b3\:     INOUT  STD_LOGIC;    
	\2b4\:     INOUT  STD_LOGIC;    
	\2b5\:     INOUT  STD_LOGIC;    
	\2b6\:     INOUT  STD_LOGIC;    
	\2b7\:     INOUT  STD_LOGIC;    
	\2b8\:     INOUT  STD_LOGIC;    
	\2dir\:    IN     STD_LOGIC;    
	\2oe*\:    IN     STD_LOGIC;    
	GND10:     IN     STD_LOGIC;    
	GND15:     IN     STD_LOGIC;    
	GND21:     IN     STD_LOGIC;    
	GND28:     IN     STD_LOGIC;    
	GND34:     IN     STD_LOGIC;    
	GND39:     IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND45:     IN     STD_LOGIC;    
	VCCA31:    IN     STD_LOGIC;    
	VCCA42:    IN     STD_LOGIC;    
	VCCB18:    IN     STD_LOGIC;    
	VCCB7:     IN     STD_LOGIC);
end \54ac16245_v1\;
