Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 23 20:27:01 2019
| Host         : DESKTOP-9BOFECK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                61765        0.015        0.000                      0                61765        4.250        0.000                       0                 22242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.296        0.000                      0                52899        0.015        0.000                      0                52899        4.250        0.000                       0                 22242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.779        0.000                      0                 8866        0.946        0.000                      0                 8866  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 8.799ns (84.884%)  route 1.567ns (15.116%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 13.710 - 11.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.731     3.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X64Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/Q
                         net (fo=7, routed)           1.119     4.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/p_1_in_1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/i___783/O
                         net (fo=1, routed)           0.000     4.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_0[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     8.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[3]
                         net (fo=1, routed)           0.438    13.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[255]
    SLICE_X56Y65         LUT4 (Prop_lut4_I2_O)        0.306    13.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[255]_i_2__0/O
                         net (fo=1, routed)           0.000    13.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[255]_i_2__0_n_0
    SLICE_X56Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.531    13.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X56Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    13.825    
                         clock uncertainty           -0.169    13.656    
    SLICE_X56Y65         FDCE (Setup_fdce_C_D)        0.031    13.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.393ns  (logic 8.817ns (84.839%)  route 1.576ns (15.161%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 13.710 - 11.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.731     3.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X64Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/Q
                         net (fo=7, routed)           1.119     4.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/p_1_in_1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/i___783/O
                         net (fo=1, routed)           0.000     4.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_0[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     8.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.668 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[1]
                         net (fo=1, routed)           0.447    13.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[253]
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.303    13.418 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[253]_i_1__0/O
                         net (fo=1, routed)           0.000    13.418    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[253]_i_1__0_n_0
    SLICE_X58Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.531    13.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X58Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/C
                         clock pessimism              0.115    13.825    
                         clock uncertainty           -0.169    13.656    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.079    13.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 3.249ns (31.429%)  route 7.089ns (68.571%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 13.715 - 11.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X69Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDCE (Prop_fdce_C_Q)         0.456     3.484 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         7.088    10.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep_n_0
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.152    10.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/i___457/O
                         net (fo=1, routed)           0.000    10.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_0[0]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    11.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]_i_1__1_n_6
    SLICE_X67Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.536    13.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X67Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]/C
                         clock pessimism              0.115    13.830    
                         clock uncertainty           -0.169    13.661    
    SLICE_X67Y64         FDCE (Setup_fdce_C_D)        0.062    13.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 8.721ns (85.030%)  route 1.535ns (14.970%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 13.711 - 11.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.731     3.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X64Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/Q
                         net (fo=7, routed)           1.119     4.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/p_1_in_1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/i___783/O
                         net (fo=1, routed)           0.000     4.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_0[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     8.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[2]
                         net (fo=1, routed)           0.407    12.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[254]
    SLICE_X59Y64         LUT4 (Prop_lut4_I2_O)        0.302    13.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[254]_i_1__0/O
                         net (fo=1, routed)           0.000    13.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[254]_i_1__0_n_0
    SLICE_X59Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.532    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X59Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/C
                         clock pessimism              0.115    13.826    
                         clock uncertainty           -0.169    13.657    
    SLICE_X59Y64         FDCE (Setup_fdce_C_D)        0.029    13.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 8.685ns (84.641%)  route 1.576ns (15.359%))
  Logic Levels:           65  (CARRY4=63 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 13.715 - 11.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.731     3.025    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X64Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[1]/Q
                         net (fo=7, routed)           1.119     4.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/p_1_in_1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/i___783/O
                         net (fo=1, routed)           0.000     4.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_0[0]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.168 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.624 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.738 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     8.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.966 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X59Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X59Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/O[3]
                         net (fo=1, routed)           0.447    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[251]
    SLICE_X60Y62         LUT4 (Prop_lut4_I2_O)        0.306    13.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[251]_i_1__0/O
                         net (fo=1, routed)           0.000    13.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[251]_i_1__0_n_0
    SLICE_X60Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.536    13.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X60Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]/C
                         clock pessimism              0.115    13.830    
                         clock uncertainty           -0.169    13.661    
    SLICE_X60Y62         FDCE (Setup_fdce_C_D)        0.032    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 3.138ns (30.684%)  route 7.089ns (69.316%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 13.715 - 11.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X69Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDCE (Prop_fdce_C_Q)         0.456     3.484 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         7.088    10.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep_n_0
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.152    10.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/i___457/O
                         net (fo=1, routed)           0.000    10.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_0[0]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    11.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[257]_i_1__1_n_7
    SLICE_X67Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.536    13.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X67Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[256]/C
                         clock pessimism              0.115    13.830    
                         clock uncertainty           -0.169    13.661    
    SLICE_X67Y64         FDCE (Setup_fdce_C_D)        0.062    13.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[256]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.224ns  (logic 3.135ns (30.664%)  route 7.089ns (69.336%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 13.715 - 11.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X69Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDCE (Prop_fdce_C_Q)         0.456     3.484 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         7.088    10.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep_n_0
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.152    10.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/i___457/O
                         net (fo=1, routed)           0.000    10.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_0[0]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    11.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    13.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1_n_6
    SLICE_X67Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.536    13.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X67Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[253]/C
                         clock pessimism              0.115    13.830    
                         clock uncertainty           -0.169    13.661    
    SLICE_X67Y63         FDCE (Setup_fdce_C_D)        0.062    13.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[253]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/P_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 8.690ns (85.153%)  route 1.515ns (14.847%))
  Logic Levels:           66  (CARRY4=65 LUT3=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 13.706 - 11.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.730     3.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X58Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDCE (Prop_fdce_C_Q)         0.518     3.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/P_reg[0]/Q
                         net (fo=257, routed)         1.505     5.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/P_reg[257]_0[0]
    SLICE_X64Y8          LUT3 (Prop_lut3_I1_O)        0.124     5.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q[3]_i_5__0/O
                         net (fo=1, routed)           0.000     5.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q[3]_i_5__0_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.703 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[3]_i_1__0_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.817 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[7]_i_1__0_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.931 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     5.931    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[11]_i_1__0_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[15]_i_1__0_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.159    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[19]_i_1__0_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[23]_i_1__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[27]_i_1__0_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[31]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[31]_i_1__0_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[35]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[35]_i_1__0_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[39]_i_1__0_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[43]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[43]_i_1__0_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[47]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[47]_i_1__0_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[51]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[51]_i_1__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[55]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[55]_i_1__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[59]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[59]_i_1__0_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[63]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[63]_i_1__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[67]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     7.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[67]_i_1__0_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[71]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[71]_i_1__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[75]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[75]_i_1__0_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[79]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[79]_i_1__0_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[83]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[83]_i_1__0_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[87]_i_1__0_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[91]_i_1__0_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[95]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[95]_i_1__0_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[99]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[99]_i_1__0_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[103]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[103]_i_1__0_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[107]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[107]_i_1__0_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[111]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[111]_i_1__0_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[115]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[115]_i_1__0_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[119]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[119]_i_1__0_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[123]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[123]_i_1__0_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[127]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[127]_i_1__0_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[131]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[131]_i_1__0_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[135]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[135]_i_1__0_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[139]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[139]_i_1__0_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[143]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[143]_i_1__0_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[147]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[147]_i_1__0_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[151]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[151]_i_1__0_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[155]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[155]_i_1__0_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[159]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[159]_i_1__0_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[163]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[163]_i_1__0_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[167]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    10.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[167]_i_1__0_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[171]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[171]_i_1__0_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[175]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[175]_i_1__0_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[179]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[179]_i_1__0_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[183]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[183]_i_1__0_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[187]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[187]_i_1__0_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[191]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[191]_i_1__0_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[195]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[195]_i_1__0_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[199]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[199]_i_1__0_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[203]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[203]_i_1__0_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[207]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[207]_i_1__0_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[211]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[211]_i_1__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[215]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[215]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[219]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[219]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[223]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[223]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[227]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[227]_i_1__0_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[231]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[231]_i_1__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[235]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[235]_i_1__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[239]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[239]_i_1__0_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.553 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[243]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[243]_i_1__0_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[247]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[247]_i_1__0_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[251]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[251]_i_1__0_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[255]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[255]_i_1__0_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]_i_1__0_n_6
    SLICE_X64Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.527    13.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X64Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]/C
                         clock pessimism              0.115    13.821    
                         clock uncertainty           -0.169    13.652    
    SLICE_X64Y72         FDCE (Setup_fdce_C_D)        0.062    13.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 3.114ns (30.521%)  route 7.089ns (69.479%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 13.715 - 11.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.734     3.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X69Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y0          FDCE (Prop_fdce_C_Q)         0.456     3.484 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         7.088    10.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_begin_reg_rep_n_0
    SLICE_X67Y47         LUT2 (Prop_lut2_I1_O)        0.152    10.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/i___457/O
                         net (fo=1, routed)           0.000    10.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_0[0]
    SLICE_X67Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[191]_i_1__1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[195]_i_1__1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    11.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[199]_i_1__1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[203]_i_1__1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[207]_i_1__1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[211]_i_1__1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[215]_i_1__1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[219]_i_1__1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[223]_i_1__1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[227]_i_1__1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[231]_i_1__1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[235]_i_1__1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.576 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[239]_i_1__1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[243]_i_1__1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.804 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[247]_i_1__1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[251]_i_1__1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    13.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]_i_1__1_n_4
    SLICE_X67Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.536    13.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X67Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]/C
                         clock pessimism              0.115    13.830    
                         clock uncertainty           -0.169    13.661    
    SLICE_X67Y63         FDCE (Setup_fdce_C_D)        0.062    13.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/Q_reg[255]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 8.517ns (82.899%)  route 1.757ns (17.101%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 13.708 - 11.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.655     2.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X51Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDCE (Prop_fdce_C_Q)         0.456     3.405 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep__0/Q
                         net (fo=777, routed)         1.738     5.143    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[252]_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     5.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[3]_i_5/O
                         net (fo=1, routed)           0.000     5.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[3]_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[3]_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1_n_0
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.772 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.772    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.886 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.570 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.851 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.965 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.079 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.079    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.772 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.772    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.886 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.000    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]_i_2_n_7
    SLICE_X63Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.529    13.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/C
                         clock pessimism              0.115    13.823    
                         clock uncertainty           -0.169    13.654    
    SLICE_X63Y80         FDCE (Setup_fdce_C_D)        0.062    13.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -13.223    
  -------------------------------------------------------------------
                         slack                                  0.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.719%)  route 0.165ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/clk
    SLICE_X49Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.128     1.026 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[7]/Q
                         net (fo=1, routed)           0.165     1.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[255]_0[7]
    SLICE_X52Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/clk
    SLICE_X52Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y1          FDCE (Hold_fdce_C_D)         0.018     1.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/c_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.115%)  route 0.193ns (50.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.590     0.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/clk
    SLICE_X85Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/c_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/c_reg[202]/Q
                         net (fo=2, routed)           0.193     1.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/c[202]
    SLICE_X83Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b[202]_i_1__2/O
                         net (fo=1, routed)           0.000     1.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b[202]_i_1__2_n_0
    SLICE_X83Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/clk
    SLICE_X83Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[202]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.091     1.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.727%)  route 0.214ns (60.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/clk
    SLICE_X49Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/monpro_b_reg[2]/Q
                         net (fo=1, routed)           0.214     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[255]_0[2]
    SLICE_X51Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/clk
    SLICE_X51Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y0          FDCE (Hold_fdce_C_D)         0.070     1.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.742%)  route 0.195ns (48.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X46Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[18]/Q
                         net (fo=1, routed)           0.195     1.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg_n_0_[18]
    SLICE_X50Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.297 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/p_1_in__0[17]
    SLICE_X50Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X50Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y14         FDCE (Hold_fdce_C_D)         0.121     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/a_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.672%)  route 0.173ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.563     0.899    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[127]/Q
                         net (fo=1, routed)           0.173     1.235    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[126]
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][127]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][127]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/c_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.462%)  route 0.206ns (52.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X52Y2          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/c_reg[16]/Q
                         net (fo=2, routed)           0.206     1.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/c[16]
    SLICE_X49Y1          LUT5 (Prop_lut5_I0_O)        0.045     1.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a[16]_i_1/O
                         net (fo=1, routed)           0.000     1.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a[16]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X49Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a_reg[16]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.092     1.253    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_a_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/b_reg_reg[233]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.627%)  route 0.187ns (59.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/clk
    SLICE_X48Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/monpro_b_reg[233]/Q
                         net (fo=1, routed)           0.187     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/b_reg_reg[255]_0[233]
    SLICE_X50Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/b_reg_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.821     1.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/clk
    SLICE_X50Y37         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/b_reg_reg[233]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.022     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[2].uut/uut/b_reg_reg[233]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/n_reg_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.018%)  route 0.220ns (60.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X48Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[2][1]/Q
                         net (fo=5, routed)           0.220     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/n[65]
    SLICE_X53Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/n_reg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/clk
    SLICE_X53Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/n_reg_reg[65]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y20         FDCE (Hold_fdce_C_D)         0.070     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[3].uut/uut/n_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.589     0.925    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.218     1.284    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X30Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.857     1.223    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X30Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.589     0.925    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.218     1.284    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X30Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.857     1.223    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X30Y40         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y40         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.248    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y1     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y1     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X2Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X10Y29    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X12Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X12Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X12Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X12Y30    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y55    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y56    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X38Y56    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[248]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.580ns (6.819%)  route 7.926ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 13.707 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.859    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.528    13.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[248]/C
                         clock pessimism              0.115    13.822    
                         clock uncertainty           -0.169    13.653    
    SLICE_X63Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[248]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[249]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.580ns (6.819%)  route 7.926ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 13.707 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.859    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.528    13.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[249]/C
                         clock pessimism              0.115    13.822    
                         clock uncertainty           -0.169    13.653    
    SLICE_X63Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[249]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.580ns (6.819%)  route 7.926ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 13.707 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.859    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.528    13.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[250]/C
                         clock pessimism              0.115    13.822    
                         clock uncertainty           -0.169    13.653    
    SLICE_X63Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[250]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 0.580ns (6.819%)  route 7.926ns (93.181%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 13.707 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.859    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.528    13.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]/C
                         clock pessimism              0.115    13.822    
                         clock uncertainty           -0.169    13.653    
    SLICE_X63Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.580ns (6.826%)  route 7.917ns (93.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 13.708 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.850    11.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.529    13.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/C
                         clock pessimism              0.115    13.823    
                         clock uncertainty           -0.169    13.654    
    SLICE_X63Y80         FDCE (Recov_fdce_C_CLR)     -0.405    13.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 0.580ns (6.826%)  route 7.917ns (93.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 13.708 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.850    11.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.529    13.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]/C
                         clock pessimism              0.115    13.823    
                         clock uncertainty           -0.169    13.654    
    SLICE_X63Y80         FDCE (Recov_fdce_C_CLR)     -0.405    13.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[236]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.580ns (6.888%)  route 7.840ns (93.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 13.702 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.774    11.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[236]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.523    13.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[236]/C
                         clock pessimism              0.115    13.817    
                         clock uncertainty           -0.169    13.648    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.405    13.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[236]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[237]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.580ns (6.888%)  route 7.840ns (93.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 13.702 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.774    11.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.523    13.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[237]/C
                         clock pessimism              0.115    13.817    
                         clock uncertainty           -0.169    13.648    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.405    13.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[237]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[238]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.580ns (6.888%)  route 7.840ns (93.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 13.702 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.774    11.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[238]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.523    13.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[238]/C
                         clock pessimism              0.115    13.817    
                         clock uncertainty           -0.169    13.648    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.405    13.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[238]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.580ns (6.888%)  route 7.840ns (93.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 13.702 - 11.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.669     2.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.456     3.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         2.067     5.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.610 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        5.774    11.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X63Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       1.523    13.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X63Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]/C
                         clock pessimism              0.115    13.817    
                         clock uncertainty           -0.169    13.648    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.405    13.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.186ns (15.886%)  route 0.985ns (84.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.200     2.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X91Y2          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X91Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[45]/C
                         clock pessimism             -0.035     1.213    
    SLICE_X91Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[47]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[47]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[48]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[48]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[49]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[49]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[50]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[51]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[51]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[52]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[52]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[53]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[75]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.186ns (15.331%)  route 1.027ns (84.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.561     0.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[1]/Q
                         net (fo=516, routed)         0.785     1.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X90Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.868 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/state_i_2__0/O
                         net (fo=2079, routed)        0.242     2.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut_n_1289
    SLICE_X94Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/clk
    SLICE_X94Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[75]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X94Y6          FDCE (Remov_fdce_C_CLR)     -0.067     1.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/result_buf_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/result_buf_reg[45]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.099%)  route 1.046ns (84.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X37Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.849     1.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_1[0]
    SLICE_X94Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.932 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.197     2.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut_n_1289
    SLICE_X93Y2          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/result_buf_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22243, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X93Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/result_buf_reg[45]/C
                         clock pessimism             -0.035     1.214    
    SLICE_X93Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/result_buf_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  1.007    





