// Seed: 3881070664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output tri id_2;
  output wire id_1;
  logic id_5;
  ;
  always id_5 <= 1'd0;
  assign id_2 = id_4;
  assign id_2 = id_4 + 1'b0;
  always begin : LABEL_0
    $clog2(3);
    ;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4
);
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
