{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491003767114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491003767118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 20:42:46 2017 " "Processing started: Fri Mar 31 20:42:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491003767118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491003767118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2c -c mux4to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2c -c mux4to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491003767118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491003767373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra177012/mc613/lab 4/ex 2a/dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra177012/mc613/lab 4/ex 2a/dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-Behavior " "Found design unit 1: dec2to4-Behavior" {  } { { "../ex 2a/dec2to4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2a/dec2to4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767828 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "../ex 2a/dec2to4.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2a/dec2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491003767828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra177012/mc613/lab 4/ex 2b/caixaPontilhada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra177012/mc613/lab 4/ex 2b/caixaPontilhada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caixaPontilhada-Behavior " "Found design unit 1: caixaPontilhada-Behavior" {  } { { "../ex 2b/caixaPontilhada.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2b/caixaPontilhada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767834 ""} { "Info" "ISGN_ENTITY_NAME" "1 caixaPontilhada " "Found entity 1: caixaPontilhada" {  } { { "../ex 2b/caixaPontilhada.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2b/caixaPontilhada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491003767834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_package " "Found design unit 1: mux4to1_package" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767840 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1-Behavior " "Found design unit 2: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491003767840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491003767840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4to1 " "Elaborating entity \"mux4to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491003768006 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768008 "|mux4to1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768028 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768029 "|mux4to1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768042 "|mux4to1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768054 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768066 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768067 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768079 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768079 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768091 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768092 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768104 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768104 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768117 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768129 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768130 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768142 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768156 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768156 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768169 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768169 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768182 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768183 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768195 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768196 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768208 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768209 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768222 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768222 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768234 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768235 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768247 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768248 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768260 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768260 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768273 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768273 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768287 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768300 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768301 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768316 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768329 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768330 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768342 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768343 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768356 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768357 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768370 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768371 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768384 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768384 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768397 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768398 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768411 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768411 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768425 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768426 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768439 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768440 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768453 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768454 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768471 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768471 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768486 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768486 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768501 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768501 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768516 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768531 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768531 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768547 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768561 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768562 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768577 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768578 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768593 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768594 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768609 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768624 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768625 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768639 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768641 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768656 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768657 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768673 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768674 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768691 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768692 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768706 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768707 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768721 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768722 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768737 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768737 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768753 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768768 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768769 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768785 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768786 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768802 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768802 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768818 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768818 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768834 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768835 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768850 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768851 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768867 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768868 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768883 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768884 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768899 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768900 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768916 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768916 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768932 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768933 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768949 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768949 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768965 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768966 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768981 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768982 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003768998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003768999 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769016 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769033 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769034 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769050 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769051 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769068 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769085 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769086 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769103 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769104 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769122 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769123 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769140 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769141 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769159 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769161 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769178 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769179 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769197 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769198 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769216 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769217 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769235 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769237 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769256 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769257 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769275 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769276 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769294 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769295 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769314 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769315 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769334 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769336 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769355 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769356 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769377 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769396 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769397 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769416 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769418 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769439 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769459 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769460 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769481 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769483 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769503 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769505 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769525 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769526 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769546 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769547 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769569 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769570 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769591 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769592 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769613 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769614 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769635 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769636 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769659 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\|mux4to1:dec1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769681 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DecOut mux4to1.vhd(36) " "VHDL Signal Declaration warning at mux4to1.vhd(36): used implicit default value for signal \"DecOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491003769682 "|mux4to1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1|mux4to1:dec1"}
{ "Error" "ESGN_PROJECT_TOO_COMPLEX" "" "Project too complex: hierarchy path is too long" { { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""} { "Error" "ESGN_RECURSION_PATH" "mux4to1 mux4to1 " "Entity \"mux4to1\" is instantiated by entity \"mux4to1\"" {  } { { "mux4to1.vhd" "dec1" { Text "/home/ec2015/ra177012/mc613/lab 4/ex 2c/mux4to1.vhd" 41 0 0 } }  } 0 12052 "Entity \"%1!s!\" is instantiated by entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491003769702 ""}  } {  } 0 12051 "Project too complex: hierarchy path is too long" 0 0 "Quartus II" 0 -1 1491003769702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 102 s 103 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 102 errors, 103 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491003770076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 31 20:42:50 2017 " "Processing ended: Fri Mar 31 20:42:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491003770076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491003770076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491003770076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491003770076 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 104 s 103 s " "Quartus II Full Compilation was unsuccessful. 104 errors, 103 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491003770200 ""}
