Timing of Autonomous Driving Software: Problem Analysis and Prospects for Future Solutions.	Miguel Alcon,Hamid Tabani,Leonidas Kosmidis,Enrico Mezzetti,Jaume Abella 0001,Francisco J. Cazorla	10.1109/RTAS48715.2020.000-1
CARSS: Client-Aware Resource Sharing and Scheduling for Heterogeneous Applications.	Iljoo Baek,Matthew Harding,Akshit Kanda,Kyung Ryeol Choi,Soheil Samii,Ragunathan Raj Rajkumar	10.1109/RTAS48715.2020.00008
Co-Optimizing Performance and Memory Footprint Via Integrated CPU/GPU Memory Management, an Implementation on Autonomous Driving Platform.	Soroush Bateni,Zhendong Wang,Yuankun Zhu,Yang Hu 0001,Cong Liu 0005	10.1109/RTAS48715.2020.00007
A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs.	Alan Burns 0001,Leandro Soares Indrusiak,N. Smirnov,J. Harrison	10.1109/RTAS48715.2020.00-11
A Holistic Memory Contention Analysis for Parallel Real-Time Tasks under Partitioned Scheduling.	Daniel Casini,Alessandro Biondi 0001,Geoffrey Nelissen,Giorgio C. Buttazzo	10.1109/RTAS48715.2020.000-3
Time-Triggered Traffic Planning for Data Networks with Conflict Graphs.	Jonathan Falk,Frank Dürr,Kurt Rothermel	10.1109/RTAS48715.2020.00-12
BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors.	Farzad Farshchi,Qijing Huang 0001,Heechul Yun	10.1109/RTAS48715.2020.00011
Slite: OS Support for Near Zero-Cost, Configurable Scheduling *.	Phani Kishore Gadepalli,Runyu Pan,Gabriel Parmer	10.1109/RTAS48715.2020.000-9
Bounded-time recovery for distributed real-time systems.	Neeraj Gandhi,Edo Roth,Robert Gifford,Linh Thi Xuan Phan,Andreas Haeberlen	10.1109/RTAS48715.2020.00-13
Debugging FPGA-accelerated Real-time Systems.	Martin Geier 0001,Marian Brändle,Dominik Faller,Samarjit Chakraborty	10.1109/RTAS48715.2020.00010
Modeling Contention Interference in Crossbar-based Systems via Sequence-Aware Pairing (SeAP).	Jeremy Giesen,Pedro Benedicte,Enrico Mezzetti,Jaume Abella 0001,Francisco J. Cazorla	10.1109/RTAS48715.2020.000-2
Boomerang: Real-Time I/O Meets Legacy Systems.	Ahmad Golchin,Soham Sinha,Richard West	10.1109/RTAS48715.2020.00013
Real-Time Replica Consistency over Ethernet with Reliability Bounds.	Arpan Gujarati,Sergey Bozhko,Björn B. Brandenburg	10.1109/RTAS48715.2020.00012
Real-Time Object Detection System with Multi-Path Neural Networks.	Seonyeong Heo,Sungjun Cho,Youngsok Kim,Hanjun Kim 0001	10.1109/RTAS48715.2020.000-8
Sharing-aware Data Acquisition Scheduling for Multiple Rules in the IoT.	Seonyeong Heo,Seungbin Song,Bongjun Kim,Hanjun Kim 0001	10.1109/RTAS48715.2020.00-18
On Dynamic Thermal Conditions in Mixed-Criticality Systems.	Seyedmehdi Hosseinimotlagh,Ali Ghahremannezhad,Hyoseung Kim 0001	10.1109/RTAS48715.2020.00009
Slow and Steady: Measuring and Tuning Multicore Interference.	Dan Iorga,Tyler Sorensen 0001,John Wickerson,Alastair F. Donaldson	10.1109/RTAS48715.2020.000-6
Scheduling Computational and Energy Harvesting Tasks in Deadline-Aware Intermittent Systems.	Bashima Islam,Shahriar Nirjon	10.1109/RTAS48715.2020.00-14
SubFlow: A Dynamic Induced-Subgraph Strategy Toward Real-Time DNN Inference and Training.	Seulki Lee,Shahriar Nirjon	10.1109/RTAS48715.2020.00-20
Cache-aware response time analysis for real-time tasks with fixed preemption points.	Filip Markovic,Jan Carlson,Radu Dobrin	10.1109/RTAS48715.2020.00-19
Enforcing Deadlines for Skeleton-based Parallel Programming.	Paul Metzger,Murray Cole,Christian Fensch,Marco Aldinucci,Enrico Bini	10.1109/RTAS48715.2020.000-7
DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining.	Reza Mirosanlou,Mohamed Hassan 0002,Rodolfo Pellizzoni	10.1109/RTAS48715.2020.00-15
Dissecting the CUDA scheduling hierarchy: a Performance and Predictability Perspective.	Ignacio Sanudo Olmedo,Nicola Capodieci,Jorge Luis Martinez 0003,Andrea Marongiu,Marko Bertogna	10.1109/RTAS48715.2020.000-5
Interference-Aware Memory Allocation for Real-Time Multi-Core Systems.	Simon Reder,Jürgen Becker 0001	10.1109/RTAS48715.2020.00-10
The Potential of Programmable Logic in the Middle: Cache Bleaching.	Shahin Roozkhosh,Renato Mancuso 0001	10.1109/RTAS48715.2020.00006
Real-Time Scheduling upon a Host-Centric Acceleration Architecture with Data Offloading.	Jinghao Sun,Jing Li 0025,Zhishan Guo,An Zou,Xuan Zhang 0001,Kunal Agrawal,Sanjoy K. Baruah	10.1109/RTAS48715.2020.00-17
Bringing Inter-Thread Cache Benefits to Federated Scheduling.	Corey Tessler,Venkata P. Modekurthy,Nathan Fisher,Abusayeed Saifullah	10.1109/RTAS48715.2020.00005
Latency-Aware Generation of Single-Rate DAGs from Multi-Rate Task Sets.	Micaela Verucchi,Mirco Theile,Marco Caccamo,Marko Bertogna	10.1109/RTAS48715.2020.000-4
Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects.	Haitong Wang,Neil C. Audsley,Wanli Chang 0001	10.1109/RTAS48715.2020.00-16
IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2020, Sydney, Australia, April 21-24, 2020		
