<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p107" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_107{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.1px;}
#t2_107{left:820px;bottom:48px;letter-spacing:0.08px;}
#t3_107{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_107{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_107{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.33px;}
#t6_107{left:96px;bottom:999px;letter-spacing:0.12px;}
#t7_107{left:157px;bottom:999px;letter-spacing:0.18px;word-spacing:0.05px;}
#t8_107{left:96px;bottom:963px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t9_107{left:96px;bottom:942px;letter-spacing:0.13px;word-spacing:-0.39px;}
#ta_107{left:96px;bottom:921px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tb_107{left:96px;bottom:890px;}
#tc_107{left:124px;bottom:890px;letter-spacing:0.19px;word-spacing:-0.55px;}
#td_107{left:96px;bottom:863px;}
#te_107{left:124px;bottom:863px;letter-spacing:0.18px;word-spacing:-0.55px;}
#tf_107{left:96px;bottom:835px;}
#tg_107{left:124px;bottom:835px;letter-spacing:0.19px;word-spacing:-0.55px;}
#th_107{left:96px;bottom:808px;}
#ti_107{left:124px;bottom:808px;letter-spacing:0.21px;}
#tj_107{left:215px;bottom:808px;letter-spacing:0.17px;}
#tk_107{left:250px;bottom:808px;letter-spacing:0.14px;word-spacing:-0.55px;}
#tl_107{left:486px;bottom:808px;letter-spacing:0.17px;}
#tm_107{left:96px;bottom:780px;}
#tn_107{left:124px;bottom:780px;letter-spacing:0.16px;word-spacing:-0.42px;}
#to_107{left:96px;bottom:753px;}
#tp_107{left:124px;bottom:753px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tq_107{left:96px;bottom:725px;}
#tr_107{left:124px;bottom:725px;letter-spacing:0.15px;word-spacing:-0.36px;}
#ts_107{left:96px;bottom:698px;}
#tt_107{left:124px;bottom:698px;letter-spacing:0.07px;word-spacing:-0.64px;}
#tu_107{left:96px;bottom:662px;letter-spacing:0.16px;word-spacing:-0.53px;}
#tv_107{left:96px;bottom:641px;letter-spacing:0.15px;word-spacing:-0.54px;}
#tw_107{left:96px;bottom:620px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tx_107{left:96px;bottom:598px;letter-spacing:0.12px;word-spacing:-0.39px;}
#ty_107{left:96px;bottom:577px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tz_107{left:96px;bottom:555px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t10_107{left:96px;bottom:534px;letter-spacing:0.13px;word-spacing:-0.38px;}
#t11_107{left:96px;bottom:499px;letter-spacing:0.2px;word-spacing:-0.56px;}
#t12_107{left:220px;bottom:499px;letter-spacing:0.17px;}
#t13_107{left:255px;bottom:499px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t14_107{left:96px;bottom:478px;letter-spacing:0.16px;word-spacing:-0.56px;}
#t15_107{left:346px;bottom:478px;letter-spacing:0.17px;}
#t16_107{left:385px;bottom:478px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t17_107{left:96px;bottom:456px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t18_107{left:96px;bottom:435px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t19_107{left:96px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.76px;}
#t1a_107{left:639px;bottom:413px;letter-spacing:0.15px;}
#t1b_107{left:703px;bottom:413px;letter-spacing:0.1px;word-spacing:-0.78px;}
#t1c_107{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.38px;}
#t1d_107{left:96px;bottom:371px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1e_107{left:96px;bottom:349px;letter-spacing:0.1px;word-spacing:-0.57px;}
#t1f_107{left:96px;bottom:314px;letter-spacing:0.12px;word-spacing:-0.36px;}
#t1g_107{left:96px;bottom:293px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1h_107{left:96px;bottom:271px;letter-spacing:0.14px;word-spacing:-0.75px;}
#t1i_107{left:96px;bottom:250px;letter-spacing:0.13px;word-spacing:-0.76px;}
#t1j_107{left:96px;bottom:228px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1k_107{left:96px;bottom:207px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t1l_107{left:96px;bottom:172px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t1m_107{left:96px;bottom:150px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t1n_107{left:96px;bottom:129px;letter-spacing:0.14px;word-spacing:-0.5px;}
#t1o_107{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_107{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_107{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_107{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_107{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_107{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_107{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts107" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg107Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg107" style="-webkit-user-select: none;"><object width="935" height="1210" data="107/107.svg" type="image/svg+xml" id="pdf107" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_107" class="t s1_107">General-Purpose Programming </span><span id="t2_107" class="t s1_107">71 </span>
<span id="t3_107" class="t s1_107">24592—Rev. 3.23—October 2020 </span><span id="t4_107" class="t s1_107">AMD64 Technology </span>
<span id="t5_107" class="t s2_107">See Section 3.6, “Feature Detection,” on page 79 for details about using the CPUID instruction. </span>
<span id="t6_107" class="t s3_107">3.3.17 </span><span id="t7_107" class="t s3_107">Cache and Memory Management </span>
<span id="t8_107" class="t s2_107">Applications can use the cache and memory-management instructions to control memory reads and </span>
<span id="t9_107" class="t s2_107">writes to influence the caching of read/write data. “Memory Optimization” on page 98 describes how </span>
<span id="ta_107" class="t s2_107">these instructions interact with the memory subsystem. </span>
<span id="tb_107" class="t s4_107">• </span><span id="tc_107" class="t s2_107">LFENCE—Load Fence </span>
<span id="td_107" class="t s4_107">• </span><span id="te_107" class="t s2_107">SFENCE—Store Fence </span>
<span id="tf_107" class="t s4_107">• </span><span id="tg_107" class="t s2_107">MFENCE—Memory Fence </span>
<span id="th_107" class="t s4_107">• </span><span id="ti_107" class="t s2_107">PREFETCH</span><span id="tj_107" class="t s5_107">level</span><span id="tk_107" class="t s2_107">—Prefetch Data to Cache Level </span><span id="tl_107" class="t s5_107">level </span>
<span id="tm_107" class="t s4_107">• </span><span id="tn_107" class="t s2_107">PREFETCH—Prefetch L1 Data-Cache Line </span>
<span id="to_107" class="t s4_107">• </span><span id="tp_107" class="t s2_107">PREFETCHW—Prefetch L1 Data-Cache Line for Write </span>
<span id="tq_107" class="t s4_107">• </span><span id="tr_107" class="t s2_107">CLFLUSH—Cache Line Invalidate </span>
<span id="ts_107" class="t s4_107">• </span><span id="tt_107" class="t s2_107">CLWB—Cache Line Writeback </span>
<span id="tu_107" class="t s2_107">The LFENCE, SFENCE, and MFENCE instructions can be used to force ordering on memory </span>
<span id="tv_107" class="t s2_107">accesses. The order of memory accesses can be important when the reads and writes are to a memory- </span>
<span id="tw_107" class="t s2_107">mapped I/O device, and in multiprocessor environments where memory synchronization is required. </span>
<span id="tx_107" class="t s2_107">LFENCE affects ordering on memory reads, but not writes. SFENCE affects ordering on memory </span>
<span id="ty_107" class="t s2_107">writes, but not reads. MFENCE orders both memory reads and writes. These instructions do not take </span>
<span id="tz_107" class="t s2_107">operands. They are simply inserted between the memory references that are to be ordered. For details </span>
<span id="t10_107" class="t s2_107">about the fence instructions, see “Forcing Memory Order” on page 100. </span>
<span id="t11_107" class="t s2_107">The PREFETCH</span><span id="t12_107" class="t s5_107">level</span><span id="t13_107" class="t s2_107">, PREFETCH, and PREFETCHW instructions load data from memory into one </span>
<span id="t14_107" class="t s2_107">or more cache levels. PREFETCH</span><span id="t15_107" class="t s5_107">level </span><span id="t16_107" class="t s2_107">loads a memory block into a specified level in the data-cache </span>
<span id="t17_107" class="t s2_107">hierarchy (including a non-temporal caching level). The size of the memory block is implementation </span>
<span id="t18_107" class="t s2_107">dependent. PREFETCH loads a cache line into the L1 data cache. PREFETCHW loads a cache line </span>
<span id="t19_107" class="t s2_107">into the L1 data cache and sets the cache line’s memory-coherency state to </span><span id="t1a_107" class="t s5_107">modified</span><span id="t1b_107" class="t s2_107">, in anticipation of </span>
<span id="t1c_107" class="t s2_107">subsequent data writes to that line. (Both PREFETCH and PREFETCHW are 3DNow!™ </span>
<span id="t1d_107" class="t s2_107">instructions.) For details about the prefetch instructions, see “Cache-Control Instructions” on </span>
<span id="t1e_107" class="t s2_107">page 105. For a description of MOESI memory-coherency states, see “Memory System” in Volume 2. </span>
<span id="t1f_107" class="t s2_107">The CLFLUSH instruction writes unsaved data back to memory for the specified cache line from all </span>
<span id="t1g_107" class="t s2_107">processor caches, invalidates the specified cache, and causes the processor to send a bus cycle which </span>
<span id="t1h_107" class="t s2_107">signals external caching devices to write back and invalidate their copies of the cache line. CLFLUSH </span>
<span id="t1i_107" class="t s2_107">provides a finer-grained mechanism than the WBINVD instruction, which writes back and invalidates </span>
<span id="t1j_107" class="t s2_107">all cache lines. Moreover, CLFLUSH can be used at all privilege levels, unlike WBINVD which can </span>
<span id="t1k_107" class="t s2_107">be used only by system software running at privilege level 0. </span>
<span id="t1l_107" class="t s2_107">Similarly, the unprivileged CLWB instruction can be used to force individual modified cache lines to </span>
<span id="t1m_107" class="t s2_107">be written to memory without invalidating them in the cache (leaving them in non-modified state), </span>
<span id="t1n_107" class="t s2_107">whereas the privileged WBNOINVD instruction operates on entire caches. </span>
<span id="t1o_107" class="t s6_107">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
