<module name="ASRC_0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ASRC_PID" acronym="ASRC_PID" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x64000900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="ASRC_SYSCONFIG" acronym="ASRC_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="DATA_FORMAT_DISABLE" width="1" begin="1" end="1" resetval="0x0" description="If this bit is enabled, data formatting needs to be done outside" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Write 1'b1 for reset assertion and 1'b1 for reset deassertion." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_IRQEOI" acronym="ASRC_IRQEOI" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="Number associated with the ipgenericirq for intr output. Write 0x0: Write to input_intr Write 0x1: Write to output_intr Write 0x2: Write to ingroup_intr Write 0x3: Write to outgroup_intr Write 0x4: Write to error_intr Any other write value is ignored. Always read as 0." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_IFIRQRAW" acronym="ASRC_IFIRQRAW" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_IFIRQENSTS" acronym="ASRC_IFIRQENSTS" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Input FIFO for this Channel is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect" range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_IFIRQENSET" acronym="ASRC_IFIRQENSET" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect" range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_IFIRQENCLR" acronym="ASRC_IFIRQENCLR" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect" range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_OFIRQRAW" acronym="ASRC_OFIRQRAW" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect" range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_OFIRQENSTS" acronym="ASRC_OFIRQENSTS" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when the Output FIFO for this Channel is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_OFIRQENSET" acronym="ASRC_OFIRQENSET" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_OFIRQENCLR" acronym="ASRC_OFIRQENCLR" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_IGIRQRAW" acronym="ASRC_IGIRQRAW" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_2_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_1_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_0_INPUT_FIFO_THRESHOLD_RAW" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Input FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_IGIRQENSTS" acronym="ASRC_IGIRQENSTS" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_2_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_1_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_0_INPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Input FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Input FIFOs for this Group is below the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_IGIRQENSET" acronym="ASRC_IGIRQENSET" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_IGIRQENCLR" acronym="ASRC_IGIRQENCLR" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_2_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_1_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_0_INPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Input FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_OGIRQRAW" acronym="ASRC_OGIRQRAW" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_2_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_1_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_0_OUTPUT_FIFO_THRESHOLD_RAW" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Output FIFO Threshold Interrupt. Read indicates raw status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will set status. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_OGIRQENSTS" acronym="ASRC_OGIRQENSTS" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Output FIFO Threshold Interrupt. Read indicates enabled status. This fires when all the Output FIFOs for this Group is above the level set in the Configuration register. 0 = inactive. 1 = active. Writing 1 will clear status. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_OGIRQENSET" acronym="ASRC_OGIRQENSET" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
    <bitfield id="GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will set enable. Writing 0 has no effect." range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_OGIRQENCLR" acronym="ASRC_OGIRQENCLR" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="GROUP_3_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Group 3 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_2_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Group 2 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_1_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Group 1 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
    <bitfield id="GROUP_0_OUTPUT_FIFO_THRESHOLD_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Group 0 Output FIFO Threshold Interrupt. Read indicates interrupt enable. 0 = inactive. 1 = active. Writing 1 will clear enable. Writing 0 has no effect." range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_ERIRQRAW" acronym="ASRC_ERIRQRAW" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_ERROR_RAW" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_ERROR_RAW" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_ERROR_RAW" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_ERROR_RAW" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_ERROR_RAW" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_ERROR_RAW" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_ERROR_RAW" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_ERROR_RAW" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_ERROR_RAW" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_ERROR_RAW" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_ERROR_RAW" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_ERROR_RAW" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_ERROR_RAW" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_ERROR_RAW" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_ERROR_RAW" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_ERROR_RAW" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 FIFOs Error Interrupt Read indicates raw status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_ERIRQENSTS" acronym="ASRC_ERIRQENSTS" offset="0x68" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_ERROR_ENABLED" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_ERROR_ENABLED" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_ERROR_ENABLED" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_ERROR_ENABLED" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_ERROR_ENABLED" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_ERROR_ENABLED" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_ERROR_ENABLED" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_ERROR_ENABLED" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_ERROR_ENABLED" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_ERROR_ENABLED" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_ERROR_ENABLED" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_ERROR_ENABLED" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_ERROR_ENABLED" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_ERROR_ENABLED" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_ERROR_ENABLED" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_ERROR_ENABLED" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 FIFOs Error Interrupt Read indicates enabled status. This fires when the FIFOs for this Channel isUnderflowed/Overflowed 0 = inactive 1 = active Writing 1 will clear status Writing 0 has no effect" range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_ERIRQENSET" acronym="ASRC_ERIRQENSET" offset="0x6C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_ERROR_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_14_ERROR_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_13_ERROR_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_12_ERROR_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_11_ERROR_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_10_ERROR_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_9_ERROR_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_8_ERROR_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_7_ERROR_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_6_ERROR_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_5_ERROR_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_4_ERROR_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_3_ERROR_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_2_ERROR_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_1_ERROR_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
    <bitfield id="CHANNEL_0_ERROR_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Channel 10 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will set enable Writing 0 has no effect" range="" rwaccess="RW1S"/>
  </register>
  <register id="ASRC_ERIRQENCLR" acronym="ASRC_ERIRQENCLR" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_ERROR_ENABLE_CLEAR" width="1" begin="15" end="15" resetval="0x0" description="Channel 15 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_14_ERROR_ENABLE_CLEAR" width="1" begin="14" end="14" resetval="0x0" description="Channel 14 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_13_ERROR_ENABLE_CLEAR" width="1" begin="13" end="13" resetval="0x0" description="Channel 13 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_12_ERROR_ENABLE_CLEAR" width="1" begin="12" end="12" resetval="0x0" description="Channel 12 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_11_ERROR_ENABLE_CLEAR" width="1" begin="11" end="11" resetval="0x0" description="Channel 11 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_10_ERROR_ENABLE_CLEAR" width="1" begin="10" end="10" resetval="0x0" description="Channel 10 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_9_ERROR_ENABLE_CLEAR" width="1" begin="9" end="9" resetval="0x0" description="Channel 9 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_8_ERROR_ENABLE_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Channel 8 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_7_ERROR_ENABLE_CLEAR" width="1" begin="7" end="7" resetval="0x0" description="Channel 7 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_6_ERROR_ENABLE_CLEAR" width="1" begin="6" end="6" resetval="0x0" description="Channel 6 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_5_ERROR_ENABLE_CLEAR" width="1" begin="5" end="5" resetval="0x0" description="Channel 5 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_4_ERROR_ENABLE_CLEAR" width="1" begin="4" end="4" resetval="0x0" description="Channel 4 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_3_ERROR_ENABLE_CLEAR" width="1" begin="3" end="3" resetval="0x0" description="Channel 3 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_2_ERROR_ENABLE_CLEAR" width="1" begin="2" end="2" resetval="0x0" description="Channel 2 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_1_ERROR_ENABLE_CLEAR" width="1" begin="1" end="1" resetval="0x0" description="Channel 1 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
    <bitfield id="CHANNEL_0_ERROR_ENABLE_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Channel 0 FIFOs Error Interrupt Read indicates interrupt enable. 0 = inactive 1 = active Writing 1 will clear enable Writing 0 has no effect" range="" rwaccess="RW1C"/>
  </register>
  <register id="ASRC_IGRPSEL_0" acronym="ASRC_IGRPSEL_0" offset="0x74" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Input Channel 15 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Input Channel 14 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Input Channel 13 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Input Channel 12 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Input Channel 11 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Input Channel 10 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Input Channel 9 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Input Channel 8 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Input Channel 7 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Input Channel 6 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Input Channel 5 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Input Channel 4 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Input Channel 3 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Input Channel 2 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Input Channel 1 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Input Channel 0 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_IGRPSEL_1" acronym="ASRC_IGRPSEL_1" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Input Channel 15 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Input Channel 14 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Input Channel 13 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Input Channel 12 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Input Channel 11 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Input Channel 10 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Input Channel 9 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Input Channel 8 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Input Channel 7 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Input Channel 6 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Input Channel 5 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Input Channel 4 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Input Channel 3 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Input Channel 2 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Input Channel 1 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Input Channel 0 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_IGRPSEL_2" acronym="ASRC_IGRPSEL_2" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Input Channel 15 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Input Channel 14 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Input Channel 13 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Input Channel 12 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Input Channel 11 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Input Channel 10 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Input Channel 9 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Input Channel 8 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Input Channel 7 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Input Channel 6 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Input Channel 5 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Input Channel 4 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Input Channel 3 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Input Channel 2 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Input Channel 1 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Input Channel 0 Group Enable indicates if the Input Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Input Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OGRPSEL_0" acronym="ASRC_OGRPSEL_0" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Output Channel 15 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Output Channel 14 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Output Channel 13 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Output Channel 12 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Output Channel 11 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Output Channel 10 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Output Channel 9 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Output Channel 8 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Output Channel 7 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Output Channel 6 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Output Channel 5 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Output Channel 4 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Output Channel 3 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Output Channel 2 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Output Channel 1 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Output Channel 0 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OGRPSEL_1" acronym="ASRC_OGRPSEL_1" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Output Channel 15 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Output Channel 14 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Output Channel 13 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Output Channel 12 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Output Channel 11 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Output Channel 10 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Output Channel 9 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Output Channel 8 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Output Channel 7 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Output Channel 6 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Output Channel 5 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Output Channel 4 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Output Channel 3 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Output Channel 2 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Output Channel 1 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Output Channel 0 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OGRPSEL_2" acronym="ASRC_OGRPSEL_2" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CHANNEL_15_GROUP_ENABLE" width="1" begin="15" end="15" resetval="0x0" description="Output Channel 15 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_14_GROUP_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Output Channel 14 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_13_GROUP_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Output Channel 13 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_12_GROUP_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Output Channel 12 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_11_GROUP_ENABLE" width="1" begin="11" end="11" resetval="0x0" description="Output Channel 11 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_10_GROUP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Output Channel 10 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_9_GROUP_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Output Channel 9 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_8_GROUP_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Output Channel 8 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_7_GROUP_ENABLE" width="1" begin="7" end="7" resetval="0x0" description="Output Channel 7 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_6_GROUP_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Output Channel 6 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_5_GROUP_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Output Channel 5 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_4_GROUP_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Output Channel 4 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_3_GROUP_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Output Channel 3 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_2_GROUP_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Output Channel 2 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_1_GROUP_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Output Channel 1 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_0_GROUP_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Output Channel 0 Group Enable indicates if the Output Channel is part of the group0 for the group settings and interrupt event generation. If this bit is set then the group event and interrupt will not fire until the threshold condition for this Output Channel is met. 0 = inactive 1 = active Writing 1 will enable Writing 0 will disable" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_SRCFFCTRL_0" acronym="ASRC_SRCFFCTRL_0" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_OUTFIFO_UNDERFLOW" width="1" begin="27" end="27" resetval="0x0" description="This signal is set to 1 when Right Channel OUTFIFO for SRC0 is underflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_OUTFIFO_UNDERFLOW" width="1" begin="26" end="26" resetval="0x0" description="This signal is set to 1 when Left Channel OUTFIFO for SRC0 is underflowed" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_OUTFIFO_OVERFLOW" width="1" begin="25" end="25" resetval="0x0" description="This signal is set to 1 when Right Channel OUTFIFO for SRC0 is overflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_OUTFIFO_OVERFLOW" width="1" begin="24" end="24" resetval="0x0" description="This signal is set to 1 when Left Channel OUTFIFO for SRC0 is overflowed" range="" rwaccess="R"/>
    <bitfield id="OUTFIFO_THRESHOLD" width="8" begin="23" end="16" resetval="0x1" description="This is the number of samples that must be available for the interrupt and SRC0 OUTFIFOs event to fire. 1-32: 1-32 samples" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_INFIFO_UNDERFLOW" width="1" begin="11" end="11" resetval="0x0" description="This signal is set to 1 when Right Channel INFIFO for SRC0 is underflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_INFIFO_UNDERFLOW" width="1" begin="10" end="10" resetval="0x0" description="This signal is set to 1 when Left Channel INFIFO for SRC0 is underflowed" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_INFIFO_OVERFLOW" width="1" begin="9" end="9" resetval="0x0" description="This signal is set to 1 when Right Channel INFIFO for SRC0 is overflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_INFIFO_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description="This signal is set to 1 when Left Channel INFIFO for SRC0 is overflowed" range="" rwaccess="R"/>
    <bitfield id="INFIFO_THRESHOLD" width="8" begin="7" end="0" resetval="0x1" description="This is the number of samples that must be available for the interrupt and SRC0 INFIFOs event to fire. 1-32: 1-32 samples" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_SRCCTRL_0" acronym="ASRC_SRCCTRL_0" offset="0x104" width="32" description="">
    <bitfield id="CHANNEL_ENABLE" width="2" begin="31" end="30" resetval="0x0" description="Setting this enables the Channels of SRC0. The output FIFOs for the stream must be enabled before the input FIFOs. 00: No channel enabled 01: Only Right Channel enabled 10: Only Left Channel enabled 11: Both channels enabled Clearing this register will clear the data path." range="" rwaccess="RW"/>
    <bitfield id="OUTPUT_WORD_LENGTH" width="2" begin="29" end="28" resetval="0x0" description="These bits select the word length for the SRC0 output data. The word length reduction is performed by utilizing triangular PDF dithering. 0: 24 Bits (Default) 1: 20 Bits 2: 18 Bits 3: 16 Bits" range="" rwaccess="RW"/>
    <bitfield id="GROUP_DELAY" width="2" begin="27" end="26" resetval="0x0" description="These bits select the interpolation filter group delay by configuring the number of samples which are pre-buffered prior to the re-sampler function. 0: 64 Samples (Default) 1: 32 Samples 2: 16 Samples 3: 8 Samples" range="" rwaccess="RW"/>
    <bitfield id="DE_EMPHASIS_MODE" width="2" begin="25" end="24" resetval="0x0" description="These bits are utilized to enable or disable the digital de-emphasis filter manually. The de-emphasis filter is intended to process 50/15 s pre-emphasized audio material at the following input sampling rates. 0: De-Emphasis Disabled (Default) 1: De-Emphasis Enabled for fS = 48kHz 2: De-Emphasis Enabled for fS = 44.1kHz 3: De-Emphasis Enabled for fS = 32kHz" range="" rwaccess="RW"/>
    <bitfield id="ATTENUATION" width="8" begin="23" end="16" resetval="0x0" description="These bits are utilized to configure the SRC digital output attenuation for the stream Output Attenuation (dB) = N 0.5, where N = Attenuation[7:0]DEC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="DIRECT_DOWN_SAMPLE" width="1" begin="10" end="10" resetval="0x0" description="This bit selects the mode of the decimation function, either true decimation filter or direct down-sampling without filtering. DDN Decimation Function 0 Decimation Filter (Default) 1 Direct Down Sampling Note: Direct down-sampling should only be used when the output sampling rate is higher than the input sampling rate. When the output sampling rate is equal to or lower than the input sampling rate, the Decimation Filter must be used in order to avoid aliasing." range="" rwaccess="RW"/>
    <bitfield id="MUTE" width="1" begin="9" end="9" resetval="0x0" description="This bit enables or disables the SRC output soft mute function. 0: Mute Disabled (Default) 1: Mute enabled; output data set to all zeros." range="" rwaccess="RW"/>
    <bitfield id="DITHER_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="This bit enables or disables the SRC filter s dithering. 0: Dithering Disabled (Default) 1: Dithering enabled" range="" rwaccess="RW"/>
    <bitfield id="INPUT_WORD_LENGTH" width="2" begin="7" end="6" resetval="0x0" description="These bits select the word length for the SRC0 input data. 0: 24 Bits (Default) 1: 20 Bits 2: 18 Bits 3: 16 Bits" range="" rwaccess="RW"/>
    <bitfield id="OUTPUT_CLOCK_ZONE_SELECT" width="3" begin="5" end="3" resetval="0x0" description="This selects the output clock zone for the stream0. It can select between the 4 external audio clock zones. Based on this number rate and stamp is passed to the Stream0 Sample rate converter from respective clock recovery loop. 00: This selects the Clock Recovery loop 0. 01: This selects the Clock Recovery loop 1. 10: This selects the Clock Recovery loop 2. 11: This selects the Clock Recovery loop 3. In this SoC other values are not valid." range="" rwaccess="RW"/>
    <bitfield id="INPUT_CLOCK_ZONE_SELECT" width="3" begin="2" end="0" resetval="0x0" description="This selects the input clock zone for the stream0. It can select between the 4 external audio clock zones. Based on this number rate and stamp is passed to the Stream0 Sample rate converter from respective clock recovery loop. 000: This selects the Clock Recovery loop 0. 001: This selects the Clock Recovery loop 1. 010: This selects the Clock Recovery loop 2. 011: This selects the Clock Recovery loop 3. In this SoC other values are not valid." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_SRCSTS_0" acronym="ASRC_SRCSTS_0" offset="0x108" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="UPSAMPLE" width="1" begin="16" end="16" resetval="0x0" description="This signal becomes high when Output sampling rate is greater than Input sampling ratio" range="" rwaccess="R"/>
    <bitfield id="RATE_RATIO" width="16" begin="15" end="0" resetval="0x0" description="Input to Output sampling ratio for SRC0" range="" rwaccess="R"/>
  </register>
  <register id="ASRC_GFFCTRL_0" acronym="ASRC_GFFCTRL_0" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_OUTFIFO_UNDERFLOW" width="1" begin="27" end="27" resetval="0x0" description="This signal is set to 1 when any of the Right Channel OUTFIFO for Group0 SRCs is underflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_OUTFIFO_UNDERFLOW" width="1" begin="26" end="26" resetval="0x0" description="This signal is set to 1 when any of the Left Channel OUTFIFO for Group0 SRCs is underflowed" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_OUTFIFO_OVERFLOW" width="1" begin="25" end="25" resetval="0x0" description="This signal is set to 1 when any of the Right Channel OUTFIFO for Group0 SRCs is overflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_OUTFIFO_OVERFLOW" width="1" begin="24" end="24" resetval="0x0" description="This signal is set to 1 when any of the Left Channel OUTFIFO for Group0 SRCs is overflowed" range="" rwaccess="R"/>
    <bitfield id="OUTFIFO_THRESHOLD" width="8" begin="23" end="16" resetval="0x1" description="This is the number of samples that must be available for the interrupt and Group0 SRCs OUTFIFOs event to fire." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_INFIFO_UNDERFLOW" width="1" begin="11" end="11" resetval="0x0" description="This signal is set to 1 when any of the Right Channel INFIFO for Group0 SRCs is underflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_INFIFO_UNDERFLOW" width="1" begin="10" end="10" resetval="0x0" description="This signal is set to 1 when any of the Left Channel INFIFO for Group0 SRCs is underflowed" range="" rwaccess="R"/>
    <bitfield id="R_CHANNEL_INFIFO_OVERFLOW" width="1" begin="9" end="9" resetval="0x0" description="This signal is set to 1 when any of the Right Channel INFIFO for Group0 SRCs is overflowed" range="" rwaccess="R"/>
    <bitfield id="L_CHANNEL_INFIFO_OVERFLOW" width="1" begin="8" end="8" resetval="0x0" description="This signal is set to 1 when any of the Left Channel INFIFO for Group0 SRCs is overflowed" range="" rwaccess="R"/>
    <bitfield id="INFIFO_THRESHOLD" width="8" begin="7" end="0" resetval="0x1" description="This is the number of samples that must be available for the interrupt and Group0 SRCs INFIFOs event to fire." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_GSRCCTRL_0" acronym="ASRC_GSRCCTRL_0" offset="0x184" width="32" description="">
    <bitfield id="CHANNEL_ENABLE" width="2" begin="31" end="30" resetval="0x0" description="Setting this enables the Channels of Group0 SRCs. The output FIFOs for the stream must be enabled before the input FIFOs. 00: No channel enabled 01: Only Right Channel enabled 10: Only Left Channel enabled 11: Both channels enabled Clearing this register will clear the data path" range="" rwaccess="RW"/>
    <bitfield id="OUTPUT_WORD_LENGTH" width="2" begin="29" end="28" resetval="0x0" description="These bits select the word length for the Group0 SRC output data. The word length reduction is performed by utilizing triangular PDF dithering. 0: 24 Bits (Default) 1: 20 Bits 2: 18 Bits 3: 16 Bits" range="" rwaccess="RW"/>
    <bitfield id="GROUP_DELAY" width="2" begin="27" end="26" resetval="0x0" description="These bits select the interpolation filter group delay by configuring the number of samples which are pre-buffered prior to the re-sampler function. 0: 64 Samples (Default) 1: 32 Samples 2: 16 Samples 3: 8 Samples" range="" rwaccess="RW"/>
    <bitfield id="DE_EMPHASIS_MODE" width="2" begin="25" end="24" resetval="0x0" description="These bits are utilized to enable or disable the digital de-emphasis filter manually. The de-emphasis filter is intended to process 50/15 s pre-emphasized audio material at the following input sampling rates. 0: De-Emphasis Disabled (Default) 1: De-Emphasis Enabled for fS = 48kHz 2: De-Emphasis Enabled for fS = 44.1kHz 3: De-Emphasis Enabled for fS = 32kHz" range="" rwaccess="RW"/>
    <bitfield id="ATTENUATION" width="8" begin="23" end="16" resetval="0x0" description="These bits are utilized to configure the Group0 SRC digital output attenuation for the stream Output Attenuation (dB) = N 0.5, where N = Attenuation[7:0]DEC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="DIRECT_DOWN_SAMPLE" width="1" begin="10" end="10" resetval="0x0" description="This bit selects the mode of the decimation function, either true decimation filter or direct down-sampling without filtering. DDN Decimation Function 0 Decimation Filter (Default) 1 Direct Down Sampling Note: Direct down-sampling should only be used when the output sampling rate is higher than the input sampling rate. When the output sampling rate is equal to or lower than the input sampling rate, the Decimation Filter must be used in order to avoid aliasing." range="" rwaccess="RW"/>
    <bitfield id="MUTE" width="1" begin="9" end="9" resetval="0x0" description="This bit enables or disables the Group0 SRC output soft mute function. 0: Mute Disabled (Default) 1: Mute enabled; output data set to all zeros." range="" rwaccess="RW"/>
    <bitfield id="DITHER_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="This bit enables or disables the Group0 SRC filter s dithering. 0: Dithering Disabled (Default) 1: Dithering enabled;" range="" rwaccess="RW"/>
    <bitfield id="INPUT_WORD_LENGTH" width="2" begin="7" end="6" resetval="0x0" description="These bits select the word length for the SRC0 input data. 0: 24 Bits (Default) 1: 20 Bits 2: 18 Bits 3: 16 Bits" range="" rwaccess="RW"/>
    <bitfield id="OUTPUT_CLOCK_ZONE_SELECT" width="3" begin="5" end="3" resetval="0x0" description="This selects the output clock zone for the Group0 SRCs. It can select between the 4 external audio clock zones. Based on this number rate and stamp is passed to the Stream0 Sample rate converter from respective clock recovery loop. 00: This selects the Clock Recovery loop 0. 01: This selects the Clock Recovery loop 1. 10: This selects the Clock Recovery loop 2. 11: This selects the Clock Recovery loop 3. In this SoC other values are not valid." range="" rwaccess="RW"/>
    <bitfield id="INPUT_CLOCK_ZONE_SELECT" width="3" begin="2" end="0" resetval="0x0" description="This selects the input clock zone for the Group0 SRCs. It can select between the 4 external audio clock zones. Based on this number rate and stamp is passed to the Stream0 Sample rate converter from respective clock recovery loop. 000: This selects the Clock Recovery loop 0. 001: This selects the Clock Recovery loop 1. 010: This selects the Clock Recovery loop 2. 011: This selects the Clock Recovery loop 3. In this SoC other values are not valid." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKGENSTL_0" acronym="ASRC_ICKGENSTL_0" offset="0x200" width="32" description="">
    <bitfield id="STAMP_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKGENSTH_0" acronym="ASRC_ICKGENSTH_0" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="STAMP_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKGENRTL_0" acronym="ASRC_ICKGENRTL_0" offset="0x208" width="32" description="">
    <bitfield id="RATE_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the clock source. This register will be added with the Clock Generator Stamp to update the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the clock source." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKGENRTH_0" acronym="ASRC_ICKGENRTH_0" offset="0x20C" width="32" description="">
    <bitfield id="INPUT_CLK_GEN_EN" width="1" begin="31" end="31" resetval="0x0" description="This signal enables the Input Clock Generator 0 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the clock source. This register will be added with the Clock Generator Stamp to update the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKLPRTL_0" acronym="ASRC_ICKLPRTL_0" offset="0x210" width="32" description="">
    <bitfield id="_0" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the intput clock recovery loop 0." range="" rwaccess="R"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the intput clock recovery loop 0" range="" rwaccess="R"/>
  </register>
  <register id="ASRC_ICKPRTH_0" acronym="ASRC_ICKPRTH_0" offset="0x214" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the rate for the intput clock recovery loop 0." range="" rwaccess="R"/>
  </register>
  <register id="ASRC_ICKZCNT_0" acronym="ASRC_ICKZCNT_0" offset="0x218" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="INPUT_CLOCK_ZONE_COUNT" width="24" begin="23" end="0" resetval="0x0" description="This gives the value of free running counter at every posedge of sync signal." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKZCTRL_0" acronym="ASRC_ICKZCTRL_0" offset="0x21C" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_SETTLE_VALUE" width="1" begin="18" end="18" resetval="0x0" description="Value written to this field will be used as settle if override settle signal is set." range="" rwaccess="RW"/>
    <bitfield id="OVERRIDE_SETTLE" width="1" begin="17" end="17" resetval="0x0" description="This signal override the settle of input clock zone 0 clock recovery loop. 1'b1: value written to override settle value will be used. 1'b0: settle from clock recovery will be used." range="" rwaccess="RW"/>
    <bitfield id="LOOP_SETUP" width="8" begin="16" end="9" resetval="0x0" description="This is the setting for input clock recovery loop for zone 0 8 h00: Slow loop 8 h40: Medium1 loop 8 h80: Medium2 loop 8 hC0: Slow loop" range="" rwaccess="RW"/>
    <bitfield id="SETTLE" width="1" begin="8" end="8" resetval="0x0" description="This signals sets to 1 when clock recovery loop is settled" range="" rwaccess="R"/>
    <bitfield id="LOOP_STATE" width="4" begin="7" end="4" resetval="0x0" description="Loop debug State" range="" rwaccess="R"/>
    <bitfield id="INPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT" width="4" begin="3" end="0" resetval="0x0" description="This selects the 8x1 and 2x1 mux structure for input clock zone 0. 1xxx: Clock comes from output clock gen 0 0000-0111: Selects rxsync signal from 0-7" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKGENSTL_0" acronym="ASRC_OCKGENSTL_0" offset="0x220" width="32" description="">
    <bitfield id="STAMP_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKGENSTH_0" acronym="ASRC_OCKGENSTH_0" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="STAMP_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the next timestamp for the clock source. This register will be updated by adding the Clock Generator Rate to the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKGENRTL_0" acronym="ASRC_OCKGENRTL_0" offset="0x228" width="32" description="">
    <bitfield id="RATE_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the clock source. This register will be added with the Clock Generator Stamp to update the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the clock source." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKGENRTH_0" acronym="ASRC_OCKGENRTH_0" offset="0x22C" width="32" description="">
    <bitfield id="OUTPUT_CLOCK_GEN_EN" width="1" begin="31" end="31" resetval="0x0" description="This signal enables the Output Clock Generator 0 1: Enable 0: Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the clock source. This register will be added with the Clock Generator Stamp to update the Stamp value whenever the Free Running Counter passes the Stamp value." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKLPRTL_0" acronym="ASRC_OCKLPRTL_0" offset="0x230" width="32" description="">
    <bitfield id="RATE_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the outtput clock recovery loop 0." range="" rwaccess="R"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the outtput clock recovery loop 0." range="" rwaccess="R"/>
  </register>
  <register id="ASRC_OCKLPRTH_0" acronym="ASRC_OCKLPRTH_0" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the Upper 16 bits of the integer multiple of the rate for the outtput clock recovery loop 0." range="" rwaccess="R"/>
  </register>
  <register id="ASRC_OCKLPSTL_0" acronym="ASRC_OCKLPSTL_0" offset="0x238" width="32" description="">
    <bitfield id="STAMP_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the next timestamp for the clock source. This register will be updated when output fifo event occurs" range="" rwaccess="R"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the next timestamp for the clock source. This register will be updated when output fifo event occurs" range="" rwaccess="R"/>
  </register>
  <register id="ASRC_OCKLPSTH_0" acronym="ASRC_OCKLPSTH_0" offset="0x23C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="STAMP_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the next timestamp for the clock recovery loop. This register will be updated when output fifo event occurs" range="" rwaccess="R"/>
  </register>
  <register id="ASRC_OCKZCNT_0" acronym="ASRC_OCKZCNT_0" offset="0x240" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="OUTPUT_CLOCK_ZONE_COUNT" width="24" begin="23" end="0" resetval="0x0" description="This gives the value of free running counter at every posedge of sync signal" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKZCTRL_0" acronym="ASRC_OCKZCTRL_0" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_SETTLE_VALUE" width="1" begin="18" end="18" resetval="0x0" description="Value written to this field will be used as settle if override settle signal is set." range="" rwaccess="RW"/>
    <bitfield id="OVERRIDE_SETTLE" width="1" begin="17" end="17" resetval="0x0" description="This signal override the settle of output clock zone 0 clock recovery loop. 1'b1: value written to override settle value will be used. 1'b0: settle from clock recovery will be used." range="" rwaccess="RW"/>
    <bitfield id="LOOP_SETUP" width="8" begin="16" end="9" resetval="0x0" description="This is the setting for input clock recovery loop for zone 0 8 h00: Slow loop 8 h40: Medium1 loop 8 h80: Medium2 loop 8 hC0: Slow loop" range="" rwaccess="RW"/>
    <bitfield id="SETTLE" width="1" begin="8" end="8" resetval="0x0" description="This signals sets to 1 when clock recovery loop is settled" range="" rwaccess="R"/>
    <bitfield id="LOOP_STATE" width="4" begin="7" end="4" resetval="0x0" description="Loop debug state" range="" rwaccess="R"/>
    <bitfield id="OUTPUT_CLOCK_ZONE_CLOCK_SOURCE_SELECT" width="4" begin="3" end="0" resetval="0x0" description="This selects the 8x1 and 2x1 mux structure for output clock zone 0. 1xxx: Clock comes from output clock gen 0 0000-0111: Selects txsync signal from 0-7" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKLPORTL_0" acronym="ASRC_ICKLPORTL_0" offset="0x248" width="32" description="">
    <bitfield id="RATE_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the override clock recovery loop 0." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the override clock recovery loop 0." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKLPORTH_0" acronym="ASRC_ICKLPORTH_0" offset="0x24C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_RATE" width="1" begin="16" end="16" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the rate for the override clock recovery loop 0." range="" rwaccess="RW"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the rate for the override clock recovery loop 0." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKLPORTL_0" acronym="ASRC_OCKLPORTL_0" offset="0x250" width="32" description="">
    <bitfield id="RATE_INT_LO" width="8" begin="31" end="24" resetval="0x0" description="This is the lower 8 bits of the integer multiple of the rate for the output override clock recovery loop 0." range="" rwaccess="RW"/>
    <bitfield id="FRACTIONAL_STAMP" width="24" begin="23" end="0" resetval="0x0" description="This is the fractional portion of the rate for the output override clock recovery loop 0." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKLPORTH_0" acronym="ASRC_OCKLPORTH_0" offset="0x254" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="OVERRIDE_RATE" width="1" begin="16" end="16" resetval="0x0" description="This is the upper 16 bits of the integer multiple of the rate for the output override clock recovery loop 0." range="" rwaccess="RW"/>
    <bitfield id="RATE_INT_HI" width="16" begin="15" end="0" resetval="0x0" description="This is the Upper 16 bits of the integer multiple of the rate for the output override clock recovery loop 0." range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_ICKDIV" acronym="ASRC_ICKDIV" offset="0x400" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CLOCK_ZONE1_DIVIDE_EN" width="1" begin="30" end="30" resetval="0x0" description="Clock zone 1 divider enable. 1'b1:Divider logic enable. 1'b0:Divider logic disable." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_ZONE1_DIVIDE" width="14" begin="29" end="16" resetval="0x1" description="This is the setting for input clock zone1 sync signal division value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CLOCK_ZONE0_DIVIDE_EN" width="1" begin="14" end="14" resetval="0x0" description="Clock zone 0 divider enable. 1'b1:Divider logic enable. 1'b0:Divider logic disable." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_ZONE0_DIVIDE" width="14" begin="13" end="0" resetval="0x1" description="This is the setting for input clock zone0 sync signal division value" range="" rwaccess="RW"/>
  </register>
  <register id="ASRC_OCKDIV" acronym="ASRC_OCKDIV" offset="0x404" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CLOCK_ZONE1_DIVIDE_EN" width="1" begin="30" end="30" resetval="0x0" description="Clock zone 1 divider enable. 1'b1:Divider logic enable. 1'b0:Divider logic disable." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_ZONE1_DIVIDE" width="14" begin="29" end="16" resetval="0x1" description="This is the setting for output clock zone1 sync signal division value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Always read as 0" range="" rwaccess="R"/>
    <bitfield id="CLOCK_ZONE0_DIVIDE_EN" width="1" begin="14" end="14" resetval="0x0" description="Clock zone 0 divider enable. 1'b1:Divider logic enable. 1'b0:Divider logic disable." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_ZONE0_DIVIDE" width="14" begin="13" end="0" resetval="0x1" description="This is the setting for output clock zone0 sync signal division value" range="" rwaccess="RW"/>
  </register>
</module>
