// Seed: 461592975
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_0 = 0;
  assign id_1.id_1 = (id_1 - id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  generate
    logic id_5;
  endgenerate
endmodule
module module_2 (
    input supply0 id_0[1 : -1],
    input tri0 id_1,
    output tri id_2,
    input tri id_3
);
  assign id_2 = 1'h0 + -1;
  module_0 modCall_1 ();
endmodule
