Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 37fd109b609d49cfb97f45bdce1df4bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_VHDL -L blk_mem_gen_v8_4_2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_3 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_dsp48_acc_v3_0_5 -L xbip_accum_v3_0_5 -L c_accum_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VU_wrapper_behav xil_defaultlib.VU_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package lib_vhdl.type_pkg
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_5.xbip_accum_v3_0_5_pkg
Compiling package c_accum_v12_0_12.c_accum_v12_0_12_pkg
Compiling package xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_v3_0_5_viv_comp
Compiling package xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="spa...
Compiling module xil_defaultlib.RAM_4096_8bit
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e_wrapper_v3_0 [\xbip_dsp48e_wrapper_v3_0(creg=1...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_synth [\xbip_dsp48_acc_synth(c_xdevicef...]
Compiling architecture synth of entity xbip_dsp48_acc_v3_0_5.xbip_dsp48_acc_v3_0_5_viv [\xbip_dsp48_acc_v3_0_5_viv(c_xde...]
Compiling architecture synth of entity xbip_accum_v3_0_5.xbip_accum_v3_0_5_viv [\xbip_accum_v3_0_5_viv(c_xdevice...]
Compiling architecture synth of entity c_accum_v12_0_12.c_accum_v12_0_12_viv [\c_accum_v12_0_12_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_12.c_accum_v12_0_12 [\c_accum_v12_0_12(c_xdevicefamil...]
Compiling architecture accu_u20_arch of entity xil_defaultlib.Accu_u20 [accu_u20_default]
Compiling architecture rtl of entity xil_defaultlib.VU_stage [vu_stage_default]
Compiling architecture rtl of entity lib_vhdl.VU_metre [vu_metre_default]
Compiling architecture a of entity xil_defaultlib.vu_wrapper
Built simulation snapshot VU_wrapper_behav
