Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 86fd0226eeae44a58d47c433b2451512 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_Fulladder_onebit_behav xil_defaultlib.Testbench_Fulladder_onebit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.One_Bit_Half_Adder
Compiling module xil_defaultlib.One_Bit_Full_Adder
Compiling module xil_defaultlib.Testbench_Fulladder_onebit
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_Fulladder_onebit_behav
