# do Firstproj.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:57 on Feb 05,2019
# vlog -work work Firstproj.vo 
# -- Compiling module Firstproj
# 
# Top level modules:
# 	Firstproj
# End time: 10:42:57 on Feb 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:57 on Feb 05,2019
# vlog -work work Firstproj.vwf.vt 
# -- Compiling module Firstproj_vlg_vec_tst
# 
# Top level modules:
# 	Firstproj_vlg_vec_tst
# End time: 10:42:57 on Feb 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Firstproj_vlg_vec_tst 
# Start time: 10:42:58 on Feb 05,2019
# Loading work.Firstproj_vlg_vec_tst
# Loading work.Firstproj
# after#23
# ** Note: $finish    : Firstproj.vwf.vt(47)
#    Time: 200 ns  Iteration: 0  Instance: /Firstproj_vlg_vec_tst
# End time: 10:42:58 on Feb 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
