<stg><name>main_process_Pipeline_reset_loop</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:10 %store_ln28 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body:0 %i_3 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body:1 %icmp_ln28 = icmp_eq  i15 %i_3, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body:2 %i_4 = add i15 %i_3, i15 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln28 = br i1 %icmp_ln28, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:3 %n = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %i_3, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="15">
<![CDATA[
for.body.split:4 %m = trunc i15 %i_3

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body.split:5 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %m, i7 %n

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="14">
<![CDATA[
for.body.split:6 %zext_ln37 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:7 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:9 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:10 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:13 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:15 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:16 %store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:17 %store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:18 %store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:19 %store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:20 %store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:21 %store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:22 %store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:23 %store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:24 %store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18">
<![CDATA[
for.body.split:25 %call_ln40 = call void @zbuffer, i7 %m, i7 %n, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:26 %store_ln28 = store i15 %i_4, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:27 %br_ln28 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
