# Define Device, Package, And Speed Grade
################============================================= if    Version 0 =========================================================
### Version0 ### CONFIG PART = XC2V2000-FG676-4 ;
################============================================= elsif Version 1 =========================================================
CONFIG PART = XC2V2000-FG676-6 ;
################============================================= elsif Version 2 =========================================================
### Version2 ### CONFIG PART = XC2V3000-FG676-6 ;
################============================================= endif ===================================================================

#####################################################################################################################################################
#####################################################################################################################################################
####                                                                                                                                             ####
####                                       I / O   P I N   L O C A T I O N   C O N S T R A I N T S                                               ####
####                                                                                                                                             ####
#####################################################################################################################################################
#####################################################################################################################################################

       #    Name of the            #  Location           #    Name of           # Name of the          # ... and its   #  Location     # Name of the
       #    signal port            # pin number          #  the corres-         # remote item          #  reference    # pin number    # signal port
       # in the Top-Level          #   on the            # ponding signal       #  connected           #  number on    #   on the      #   on the
       #    RTL design             #    FPGA             #  on the PCB          # on the PCB...        #  the board    # remote item   # remote item

#####################################################################################################################################################
# Bank 0
#####################################################################################################################################################
NET    "pci_clk"                   LOC = "F13"   ;       # PCLK                 # CON_PCMCIA F         # J4            # 19            # CLK (CardBus 48)
NET    "cm1_rf0(8)"                LOC = "B8"    ;       # Not used (disconnected on PCB)
NET    "cm1_rf1(8)"                LOC = "C8"    ;       # Not used (disconnected on PCB)
# CON_IOs 0 to 4 (continuing in Bank 1)
NET    "cm1_rf_spi_le(1)"          LOC = "F10"   ;       # CON_IO_0             # IdromelRF's Spi bus LATCH1
NET    "cm1_rf_spi_le(2)"          LOC = "G10"   ;       # CON_IO_1             # IdromelRF's Spi bus LATCH2
################============================================= if    Version 0 =========================================================
### Version0 ### NET    "cm1_rf_spi_clk"             LOC = "H12"   ;       # CON_IO_2             # IdromelRF's Spi bus CLK
### Version0 ### NET    "cm1_rf_spi_data"            LOC = "E13"   ;       # CON_IO_3             # IdromelRF's Spi bus DATA
### Version0 ### NET    "cm1_rf_swt_lo_f"            LOC = "D13"   ;       # CON_IO_4             # IdromelRF's switch TX
################============================================= elsif Version 1 =========================================================
NET    "cm1_rf_spi_clk"             LOC = "E10"   ;       # CON_IO_2             # IdromelRF's Spi bus CLK
NET    "cm1_rf_spi_data"            LOC = "H12"   ;       # CON_IO_3             # IdromelRF's Spi bus DATA
NET    "cm1_rf_swt_lo_f"            LOC = "F12"   ;       # CON_IO_4             # IdromelRF's switch TX
################============================================= elsif Version 2 =========================================================
### Version2 ### NET    "cm1_rf_spi_clk"             LOC = "E10"   ;       # CON_IO_2             # IdromelRF's Spi bus CLK
### Version2 ### NET    "cm1_rf_spi_data"            LOC = "H12"   ;       # CON_IO_3             # IdromelRF's Spi bus DATA
### Version2 ### NET    "cm1_rf_swt_lo_f"            LOC = "F12"   ;       # CON_IO_4             # IdromelRF's switch TX
################============================================= endif ===================================================================
#####################################################################################################################################################
# Bank 1
#####################################################################################################################################################
NET    "clk"                       LOC = "H14"   ;       # 26MHz_FPGA           # MC74VHC1GT50         # U38           # 4             # OUT
# ADC/DAC-1
NET    "cm1_wdns_spi_clk(0)"       LOC = "H15"   ;       # SCLK_AD1             # AD9862BST            # U1            # 54            # SCLK
# ADC/DAC-2
NET    "cm1_wdns_spi_clk(1)"       LOC = "G14"   ;       # SCLK_AD2             # AD9862BST            # U2            # 54            # SCLK
# Transmitter-1
NET    "cm1_idle_tx_0"             LOC = "B24"   ;       # IDLE*_TX1            # MAX2395EGI           # U13           # 8             # IDLE*
NET    "cm1_rf0(9)"                LOC = "B23"   ;       # SHDN*_TX1            # MAX2395EGI           # U13           # 9             # SHDN*
NET    "cm1_wdns_spi_en(2)"        LOC = "A24"   ;       # CS*_TX1              # MAX2395EGI           # U13           # 26            # CS*
NET    "cm1_wdns_spi_data(2)"      LOC = "D20"   ;       # SDATA_TX1            # MAX2395EGI           # U13           # 27            # SDATA
NET    "cm1_wdns_spi_clk(2)"       LOC = "C20"   ;       # SCLK_TX1             # MAX2395EGI           # U13           # 28            # SCLK
NET    "cm1_sw1_tx1"               LOC = "A23"   ;       # SW1_TX1              # HMC174MS8            # U15           # 1             # A
NET    "cm1_sw2_tx1"               LOC = "A22"   ;       # SW2_TX1              # HMC174MS8            # U15           # 2             # B
# Transmitter-2
NET    "cm1_idle_tx_1"             LOC = "B22"   ;       # IDLE*_TX2            # MAX2395EGI           # U17           # 8             # IDLE*
NET    "cm1_rf1(9)"                LOC = "B21"   ;       # SHDN*_TX2            # MAX2395EGI           # U17           # 9             # SHDN*
NET    "cm1_wdns_spi_en(3)"        LOC = "E20"   ;       # CS*_TX2              # MAX2395EGI           # U17           # 26            # CS*
NET    "cm1_wdns_spi_data(3)"      LOC = "A21"   ;       # SDATA_TX2            # MAX2395EGI           # U17           # 27            # SDATA 
NET    "cm1_wdns_spi_clk(3)"       LOC = "A20"   ;       # SCLK_TX2             # MAX2395EGI           # U17           # 28            # SCLK
NET    "cm1_sw1_tx2"               LOC = "C19"   ;       # SW1_TX2              # HMC174MS8            # U19           # 1             # A
NET    "cm1_sw2_tx2"               LOC = "B19"   ;       # SW2_TX2              # HMC174MS8            # U19           # 2             # B
# Receiver-1
NET    "cm1_rf0(13)"               LOC = "C18"   ;       # G_LNA_RX1            # MAX2393EGI           # U10           # 6             # G_LNA
NET    "cm1_wdns_spi_clk(4)"       LOC = "B18"   ;       # SCLK_RX1             # MAX2393EGI           # U10           # 28            # SCLK
NET    "cm1_wdns_spi_data(4)"      LOC = "D18"   ;       # SDATA_RX1            # MAX2393EGI           # U10           # 27            # SDATA
NET    "cm1_rf0(16)"               LOC = "E18"   ;       # G_MXR_RX1            # MAX2393EGI           # U10           # 26            # G_MXR
NET    "cm1_wdns_spi_en(4)"        LOC = "A19"   ;       # CS*_RX1              # MAX2393EGI           # U10           # 25            # CS*
NET    "cm1_rf0(18)"               LOC = "A18"   ;       # SHDN*_RX1            # MAX2393EGI           # U10           # 18            # SHDN*
# Receiver-2
NET    "cm1_rf1(13)"               LOC = "E17"   ;       # G_LNA_RX2            # MAX2393EGI           # U11           # 6             # G_LNA
NET    "cm1_wdns_spi_clk(5)"       LOC = "G17"   ;       # SCLK_RX2             # MAX2393EGI           # U11           # 28            # SCLK
NET    "cm1_wdns_spi_data(5)"      LOC = "H16"   ;       # SDATA_RX2            # MAX2393EGI           # U11           # 27            # SDATA
NET    "cm1_rf1(16)"               LOC = "D17"   ;       # GMXR_1               # MAX2393EGI           # U11           # 26            # G_MXR
NET    "cm1_wdns_spi_en(5)"             LOC = "C17"   ;       # CS*_RX2              # MAX2393EGI           # U11           # 25            # CS*
NET    "cm1_rf1(18)"               LOC = "E16"   ;       # SHDN_1               # MAX2393EGI           # U11           # 18            # SHDN*
# CON_IOs 5 to 15 (0 to 4 are in Bank 0)
NET    "cm1_rf_swt_rx_tx"          LOC = "F14"   ;       # CON_IO_5                                                                    # IdromelRF's switch ANT
NET    "cm1_rf_swt_reset_lfsw"     LOC = "E14"   ;       # CON_IO_6                                                                    # IdromelRF's switch RXIN
NET    "cm1_rf_swt_tx3_1"          LOC = "D14"   ;       # CON_IO_7                                                                    # IdromelRF's switch RXDC2G
NET    "cm1_rf_swt_pwrdwn_adf"     LOC = "A12"   ;       # CON_IO_8                                                                    # IdromelRF's switch RX27G
NET    "cm1_rf_swt_tx3_2"          LOC = "A13"   ;       # CON_IO_9                                                                    # IdromelRF's switch RXOUT
NET    "cm1_rf_spi_le(3)"          LOC = "A14"   ;       # CON_IO_10                                                                   # IdromelRF's Spi bus LATCH3
NET    "cm1_rf_spi_le(4)"          LOC = "A15"   ;       # CON_IO_11                                                                   # IdromelRF's Spi bus LATCH4
NET    "cm1_rf_swt_tx3_3"          LOC = "C15"   ;       # CON_IO_13                                                                   # IdromelRF's switch RXDC4G (MSB)
NET    "cm1_rf_swt_lo1"            LOC = "D15"   ;       # CON_IO_14                                                                   # IdromelRF's switch LO     (LSB)
NET    "cm1_rf_swt_lo2"            LOC = "E15"   ;       # CON_IO_15                                                                   # IdromelRF's switch LO     (MSB)
################============================================= if    Version 0 =========================================================
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_16
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_17
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_18
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_19
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_20
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_21
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_22
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_23
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_24
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_25
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_26
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_27
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_28
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_29
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_30
### Version0 ### #NET   ""                          LOC = ""      ;       # CON_IO_31
################============================================= elsif Version 1 =========================================================
# On board v1, there are only CON_IOs 0 to 15 (no 16 to 31)
################============================================= elsif Version 2 =========================================================
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_16
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_17
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_18
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_19
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_20
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_21
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_22
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_23
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_24
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_25
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_26
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_27
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_28
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_29
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_30
### Version2 ### #NET   ""                          LOC = ""      ;       # CON_IO_31
################============================================= endif ===================================================================
#####################################################################################################################################################
# Bank 2
#####################################################################################################################################################
# ADC/DAC-1
NET    "cm1_rf0(7)"                LOC = "F25"   ;       # TxBLANK_AD1          # AD9862BST            # U1            # 62            # MODE/TxBLANK
# ADC/DAC-2
NET    "cm1_rf1(7)"                LOC = "F23"   ;       # TxBLANK_AD2          # AD9862BST            # U2            # 62            # MODE/TxBLANK
# ADC/DAC-1 Transmission (Tx) data bus
NET    "cm1_tx_sync_out_0"         LOC = "N23"   ;       # TxSYNC_1             # AD9862BST            # U1            # 51            # TxSYNC
NET    "cm1_dac0data(15)"          LOC = "M19"   ;       # TxDATA_1_13          # AD9862BST            # U1            # 37            # Tx11/13(MSB)
NET    "cm1_dac0data(14)"          LOC = "L23"   ;       # TxDATA_1_12          # AD9862BST            # U1            # 38            # Tx10/12
NET    "cm1_dac0data(13)"          LOC = "L24"   ;       # TxDATA_1_11          # AD9862BST            # U1            # 39            # Tx9/11
NET    "cm1_dac0data(12)"          LOC = "M22"   ;       # TxDATA_1_10          # AD9862BST            # U1            # 40            # Tx8/10
NET    "cm1_dac0data(11)"          LOC = "M21"   ;       # TxDATA_1_9           # AD9862BST            # U1            # 41            # Tx7/9
NET    "cm1_dac0data(10)"          LOC = "M23"   ;       # TxDATA_1_8           # AD9862BST            # U1            # 42            # Tx6/8
NET    "cm1_dac0data(9)"           LOC = "M24"   ;       # TxDATA_1_7           # AD9862BST            # U1            # 43            # Tx5/7
NET    "cm1_dac0data(8)"           LOC = "M25"   ;       # TxDATA_1_6           # AD9862BST            # U1            # 44            # Tx4/6
NET    "cm1_dac0data(7)"           LOC = "M26"   ;       # TxDATA_1_5           # AD9862BST            # U1            # 45            # Tx3/5
NET    "cm1_dac0data(6)"           LOC = "M20"   ;       # TxDATA_1_4           # AD9862BST            # U1            # 46            # Tx2/4
NET    "cm1_dac0data(5)"           LOC = "N20"   ;       # TxDATA_1_3           # AD9862BST            # U1            # 47            # Tx1/3
NET    "cm1_dac0data(4)"           LOC = "N22"   ;       # TxDATA_1_2           # AD9862BST            # U1            # 48            # Tx0/2
NET    "cm1_dac0data(3)"           LOC = "N21"   ;       # TxDATA_1_1           # AD9862BST            # U1            # 49            # NC/Tx1
NET    "cm1_dac0data(2)"           LOC = "N24"   ;       # TxDATA_1_0           # AD9862BST            # U1            # 50            # NC/Tx0
# ADC/DAC-1 Reception (Rx) data bus
NET    "cm1_adc0data(27)"          LOC = "G26"   ;       # RxDATA_1_23          # AD9862BST            # U1            # 91            # D9/D11B(MSB) (Q Channel MSB)
NET    "cm1_adc0data(26)"          LOC = "H23"   ;       # RxDATA_1_22          # AD9862BST            # U1            # 90            # D8/D10B
NET    "cm1_adc0data(25)"          LOC = "H24"   ;       # RxDATA_1_21          # AD9862BST            # U1            # 89            # D7/D9B
NET    "cm1_adc0data(24)"          LOC = "J21"   ;       # RxDATA_1_20          # AD9862BST            # U1            # 88            # D6/D8B
NET    "cm1_adc0data(23)"          LOC = "J20"   ;       # RxDATA_1_19          # AD9862BST            # U1            # 87            # D5/D7B
NET    "cm1_adc0data(22)"          LOC = "H25"   ;       # RxDATA_1_18          # AD9862BST            # U1            # 86            # D4/D6B
NET    "cm1_adc0data(21)"          LOC = "H26"   ;       # RxDATA_1_17          # AD9862BST            # U1            # 85            # D3/D5B
NET    "cm1_adc0data(20)"          LOC = "J22"   ;       # RxDATA_1_16          # AD9862BST            # U1            # 84            # D2/D4B
NET    "cm1_adc0data(19)"          LOC = "J23"   ;       # RxDATA_1_15          # AD9862BST            # U1            # 83            # D1/D3B
NET    "cm1_adc0data(18)"          LOC = "K21"   ;       # RxDATA_1_14          # AD9862BST            # U1            # 82            # D0/D2B
NET    "cm1_adc0data(17)"          LOC = "K22"   ;       # RxDATA_1_13          # AD9862BST            # U1            # 81            # NC/D1B
NET    "cm1_adc0data(16)"          LOC = "K20"   ;       # RxDATA_1_12          # AD9862BST            # U1            # 80            # NC/D0B       (Q Channel LSB)
NET    "cm1_adc0data(11)"          LOC = "L20"   ;       # RxDATA_1_11          # AD9862BST            # U1            # 79            # D9/D11A(MSB) (I Channel MSB)
NET    "cm1_adc0data(10)"          LOC = "J24"   ;       # RxDATA_1_10          # AD9862BST            # U1            # 78            # D8/10DA
NET    "cm1_adc0data(9)"           LOC = "J25"   ;       # RxDATA_1_9           # AD9862BST            # U1            # 77            # D7/D9A
NET    "cm1_adc0data(8)"           LOC = "K23"   ;       # RxDATA_1_8           # AD9862BST            # U1            # 76            # D6/D8A
NET    "cm1_adc0data(7)"           LOC = "K24"   ;       # RxDATA_1_7           # AD9862BST            # U1            # 75            # D5/D7A
NET    "cm1_adc0data(6)"           LOC = "J26"   ;       # RxDATA_1_6           # AD9862BST            # U1            # 74            # D4/D6A
NET    "cm1_adc0data(5)"           LOC = "K26"   ;       # RxDATA_1_5           # AD9862BST            # U1            # 73            # D3/D5A
NET    "cm1_adc0data(4)"           LOC = "L22"   ;       # RxDATA_1_4           # AD9862BST            # U1            # 72            # D2/D4A
NET    "cm1_adc0data(3)"           LOC = "L21"   ;       # RxDATA_1_3           # AD9862BST            # U1            # 71            # D1/D3A
NET    "cm1_adc0data(2)"           LOC = "L25"   ;       # RxDATA_1_2           # AD9862BST            # U1            # 70            # D0/D2A
NET    "cm1_adc0data(1)"           LOC = "L26"   ;       # RxDATA_1_1           # AD9862BST            # U1            # 69            # NC/D1A
NET    "cm1_adc0data(0)"           LOC = "L19"   ;       # RxDATA_1_0           # AD9862BST            # U1            # 68            # NC/D0A       (I Channel LSB)
# ADC/DAC-1
################============================================= if    Version 0 =========================================================
### Version0 ### NET    "cm1_clk_15_36mhz"           LOC = "H22"  ;       # CLKOUT2_AD1          # AD9862BST            # U1            # 64            # CLKOUT2
################============================================= endif ===================================================================
#####################################################################################################################################################
# Bank 3
#####################################################################################################################################################
# ADC/DAC-1
NET    "cm1_rf0(0)"                LOC = "AA22"  ;       # AUX_SPI_do_AD1       # AD9862BST            # U1            # 95            # AUX_SPI_do
NET    "cm1_rf0(1)"                LOC = "Y22"   ;       # AUX_SPI_csb_AD1      # AD9862BST            # U1            # 97            # AUX_SPI_csb
NET    "cm1_rf0(6)"                LOC = "AA24"  ;       # RESETB_AD1           # AD9862BST            # U1            # 63            # RESETB
NET    "cm1_wdns_spi_data(0)"      LOC = "AB24"  ;       # SDIO_AD1             # AD9862BST            # U1            # 56            # SDIO
NET    "cm1_wdns_spi_en(0)"        LOC = "AA23"  ;       # SEN_AD1              # AD9862BST            # U1            # 57            # SEN
NET    "cm1_dac0data(1)"           LOC = "R25"   ;       # Not used (disconnected on PCB)
NET    "cm1_dac0data(0)"           LOC = "R26"   ;       # Not used (disconnected on PCB)
# ADC/DAC-2
NET    "cm1_rf1(0)"                LOC = "AD25"  ;       # AUX_SPI_do_AD2       # AD9862BST            # U2            # 95            # AUX_SPI_do
NET    "cm1_rf1(1)"                LOC = "AD26"  ;       # AUX_SPI_csb_AD2      # AD9862BST            # U2            # 97            # AUX_SPI_csb
NET    "cm1_rf1(6)"                LOC = "AB26"  ;       # RESETB_AD2           # AD9862BST            # U2            # 63            # RESETB
NET    "cm1_wdns_spi_data(1)"      LOC = "AC26"  ;       # SDIO_AD2             # AD9862BST            # U2            # 56            # SDIO
NET    "cm1_wdns_spi_en(1)"        LOC = "AB25"  ;       # SEN_AD2              # AD9862BST            # U2            # 57            # SEN
NET    "cm1_tx_sync_out_1"         LOC = "R20"   ;       # TxSYNC_2             # AD9862BST            # U2            # 51            # TxSYNC
# ADC/DAC-2 Transmission (Tx) data bus
NET    "cm1_dac1data(15)"          LOC = "U26"   ;       # TxDATA_2_13          # AD9862BST            # U2            # 37            # Tx11/13(MSB)
NET    "cm1_dac1data(14)"          LOC = "T21"   ;       # TxDATA_2_12          # AD9862BST            # U2            # 38            # Tx10/12
NET    "cm1_dac1data(13)"          LOC = "T22"   ;       # TxDATA_2_11          # AD9862BST            # U2            # 39            # Tx9/11
NET    "cm1_dac1data(12)"          LOC = "T23"   ;       # TxDATA_2_10          # AD9862BST            # U2            # 40            # Tx8/10
NET    "cm1_dac1data(11)"          LOC = "T24"   ;       # TxDATA_2_9           # AD9862BST            # U2            # 41            # Tx7/9
NET    "cm1_dac1data(10)"          LOC = "T19"   ;       # TxDATA_2_8           # AD9862BST            # U2            # 42            # Tx6/8
NET    "cm1_dac1data(9)"           LOC = "T20"   ;       # TxDATA_2_7           # AD9862BST            # U2            # 43            # Tx5/7
NET    "cm1_dac1data(8)"           LOC = "T25"   ;       # TxDATA_2_6           # AD9862BST            # U2            # 44            # Tx4/6
NET    "cm1_dac1data(7)"           LOC = "T26"   ;       # TxDATA_2_5           # AD9862BST            # U2            # 45            # Tx3/5
NET    "cm1_dac1data(6)"           LOC = "R21"   ;       # TxDATA_2_4           # AD9862BST            # U2            # 46            # Tx2/4
NET    "cm1_dac1data(5)"           LOC = "R22"   ;       # TxDATA_2_3           # AD9862BST            # U2            # 47            # Tx1/3
NET    "cm1_dac1data(4)"           LOC = "R23"   ;       # TxDATA_2_2           # AD9862BST            # U2            # 48            # Tx0/2
NET    "cm1_dac1data(3)"           LOC = "R24"   ;       # TxDATA_2_1           # AD9862BST            # U2            # 49            # NC/Tx1
NET    "cm1_dac1data(2)"           LOC = "R19"   ;       # TxDATA_2_0           # AD9862BST            # U2            # 50            # NC/Tx0
NET    "cm1_dac1data(1)"           LOC = "P20"   ;       # Not used (disconnected on PCB)
NET    "cm1_dac1data(0)"           LOC = "P21"   ;       # Not used (disconnected on PCB)
# ADC/DAC-2 Reception (Rx) data bus
NET    "cm1_adc1data(27)"          LOC = "W22"   ;       # RxDATA_2_23          # AD9862BST            # U2            # 91            # D9/D11B(MSB)
NET    "cm1_adc1data(26)"          LOC = "Y23"   ;       # RxDATA_2_22          # AD9862BST            # U2            # 90            # D8/D10B
NET    "cm1_adc1data(25)"          LOC = "Y24"   ;       # RxDATA_2_21          # AD9862BST            # U2            # 89            # D7/D9B
NET    "cm1_adc1data(24)"          LOC = "AA25"  ;       # RxDATA_2_20          # AD9862BST            # U2            # 88            # D6/D8B
NET    "cm1_adc1data(23)"          LOC = "AA26"  ;       # RxDATA_2_19          # AD9862BST            # U2            # 87            # D5/D7B
NET    "cm1_adc1data(22)"          LOC = "W24"   ;       # RxDATA_2_18          # AD9862BST            # U2            # 86            # D4/D6B
NET    "cm1_adc1data(21)"          LOC = "W25"   ;       # RxDATA_2_17          # AD9862BST            # U2            # 85            # D3/D5B
NET    "cm1_adc1data(20)"          LOC = "V20"   ;       # RxDATA_2_16          # AD9862BST            # U2            # 84            # D2/D4B
NET    "cm1_adc1data(19)"          LOC = "U20"   ;       # RxDATA_2_15          # AD9862BST            # U2            # 83            # D1/D3B
NET    "cm1_adc1data(18)"          LOC = "Y26"   ;       # RxDATA_2_14          # AD9862BST            # U2            # 82            # D0/D2B
NET    "cm1_adc1data(17)"          LOC = "W26"   ;       # RxDATA_2_13          # AD9862BST            # U2            # 81            # NC/D1B
NET    "cm1_adc1data(16)"          LOC = "V22"   ;       # RxDATA_2_12          # AD9862BST            # U2            # 80            # NC/D0B
NET    "cm1_adc1data(11)"          LOC = "V23"   ;       # RxDATA_2_11          # AD9862BST            # U2            # 79            # D9/D11A(MSB)
NET    "cm1_adc1data(10)"          LOC = "V24"   ;       # RxDATA_2_10          # AD9862BST            # U2            # 78            # D8/D10A
NET    "cm1_adc1data(9)"           LOC = "V25"   ;       # RxDATA_2_9           # AD9862BST            # U2            # 77            # D7/D9A
NET    "cm1_adc1data(8)"           LOC = "U21"   ;       # RxDATA_2_8           # AD9862BST            # U2            # 76            # D6/D8A
NET    "cm1_adc1data(7)"           LOC = "U22"   ;       # RxDATA_2_7           # AD9862BST            # U2            # 75            # D5/D7A
NET    "cm1_adc1data(6)"           LOC = "U23"   ;       # RxDATA_2_6           # AD9862BST            # U2            # 74            # D4/D6A
NET    "cm1_adc1data(5)"           LOC = "U24"   ;       # RxDATA_2_5           # AD9862BST            # U2            # 73            # D3/D5A
NET    "cm1_adc1data(4)"           LOC = "V26"   ;       # RxDATA_2_4           # AD9862BST            # U2            # 72            # D2/D4A
NET    "cm1_adc1data(3)"           LOC = "N26"   ;       # RxDATA_2_3           # AD9862BST            # U2            # 71            # D1/D3A
NET    "cm1_adc1data(2)"           LOC = "P26"   ;       # RxDATA_2_2           # AD9862BST            # U2            # 70            # D0/D2A
NET    "cm1_adc1data(1)"           LOC = "P23"   ;       # RxDATA_2_1           # AD9862BST            # U2            # 69            # NC/D1A
NET    "cm1_adc1data(0)"           LOC = "P22"   ;       # RxDATA_2_0           # AD9862BST            # U2            # 69            # NC/D0A
#####################################################################################################################################################
# Bank 4
#####################################################################################################################################################
# Sdram address bus
#    (note that bits 14 & 13 are used to address the four internal banks of SDRAM chips,
#     that is, they are connected to BA1 & BA0.
#     Also note that sa(12) is not connected, because the Sdram chips on board have 4096 rows,
#     so only 12 bits are required to index them).
NET    "sa(14)"                    LOC = "AF12"  ;       # DR_BA1               # MT48LC8M16LFF4-8IT   # U7, U8        # G8            # BA1
NET    "sa(13)"                    LOC = "AE12"  ;       # DR_BA0               # MT48LC8M16LFF4-8IT   # U7, U8        # G7            # BA0
NET    "sa(11)"                    LOC = "AC17"  ;       # DR_Addr_11           # MT48LC8M16LFF4-8IT   # U7, U8        # G2            # A11
NET    "sa(10)"                    LOC = "AB17"  ;       # DR_Addr_10           # MT48LC8M16LFF4-8IT   # U7, U8        # H9            # A10
NET    "sa(9)"                     LOC = "AA17"  ;       # DR_Addr_9            # MT48LC8M16LFF4-8IT   # U7, U8        # G3            # A9
NET    "sa(8)"                     LOC = "AF18"  ;       # DR_Addr_8            # MT48LC8M16LFF4-8IT   # U7, U8        # H1            # A8
NET    "sa(7)"                     LOC = "AE18"  ;       # DR_Addr_7            # MT48LC8M16LFF4-8IT   # U7, U8        # H2            # A7
NET    "sa(6)"                     LOC = "AD18"  ;       # DR_Addr_6            # MT48LC8M16LFF4-8IT   # U7, U8        # H3            # A6
NET    "sa(5)"                     LOC = "AC18"  ;       # DR_Addr_5            # MT48LC8M16LFF4-8IT   # U7, U8        # J2            # A5
NET    "sa(4)"                     LOC = "Y17"   ;       # DR_Addr_4            # MT48LC8M16LFF4-8IT   # U7, U8        # J3            # A4
NET    "sa(3)"                     LOC = "Y18"   ;       # DR_Addr_3            # MT48LC8M16LFF4-8IT   # U7, U8        # J7            # A3
NET    "sa(2)"                     LOC = "AB18"  ;       # DR_Addr_2            # MT48LC8M16LFF4-8IT   # U7, U8        # J8            # A2
NET    "sa(1)"                     LOC = "AA18"  ;       # DR_Addr_1            # MT48LC8M16LFF4-8IT   # U7, U8        # H8            # A1
NET    "sa(0)"                     LOC = "AF19"  ;       # DR_Addr_0            # MT48LC8M16LFF4-8IT   # U7, U8        # H7            # A0
# Sdram data bus, bits 15 downto 0 (bits 31 downto 16 are on bank 5)
NET    "sd(15)"                    LOC = "AD15"  ;       # DR_DATA_15           # MT48LC8M16LFF4-8IT   # U7            # A2            # DQ15
NET    "sd(14)"                    LOC = "AC15"  ;       # DR_DATA_14           # MT48LC8M16LFF4-8IT   # U7            # B1            # DQ14
NET    "sd(13)"                    LOC = "AB15"  ;       # DR_DATA_13           # MT48LC8M16LFF4-8IT   # U7            # B2            # DQ13
NET    "sd(12)"                    LOC = "W16"   ;       # DR_DATA_12           # MT48LC8M16LFF4-8IT   # U7            # C1            # DQ12
NET    "sd(11)"                    LOC = "W15"   ;       # DR_DATA_11           # MT48LC8M16LFF4-8IT   # U7            # C2            # DQ11
NET    "sd(10)"                    LOC = "AA15"  ;       # DR_DATA_10           # MT48LC8M16LFF4-8IT   # U7            # D1            # DQ10
NET    "sd(9)"                     LOC = "Y15"   ;       # DR_DATA_9            # MT48LC8M16LFF4-8IT   # U7            # D2            # DQ9
NET    "sd(8)"                     LOC = "AE16"  ;       # DR_DATA_8            # MT48LC8M16LFF4-8IT   # U7            # E1            # DQ8
NET    "sd(7)"                     LOC = "AD16"  ;       # DR_DATA_7            # MT48LC8M16LFF4-8IT   # U7            # E9            # DQ7
NET    "sd(6)"                     LOC = "Y16"   ;       # DR_DATA_6            # MT48LC8M16LFF4-8IT   # U7            # D8            # DQ6
NET    "sd(5)"                     LOC = "AA16"  ;       # DR_DATA_5            # MT48LC8M16LFF4-8IT   # U7            # D9            # DQ5
NET    "sd(4)"                     LOC = "AC16"  ;       # DR_DATA_4            # MT48LC8M16LFF4-8IT   # U7            # C8            # DQ4
NET    "sd(3)"                     LOC = "AB16"  ;       # DR_DATA_3            # MT48LC8M16LFF4-8IT   # U7            # C9            # DQ3
NET    "sd(2)"                     LOC = "AF16"  ;       # DR_DATA_2            # MT48LC8M16LFF4-8IT   # U7            # B8            # DQ2
NET    "sd(1)"                     LOC = "AF17"  ;       # DR_DATA_1            # MT48LC8M16LFF4-8IT   # U7            # A9            # DQ1
NET    "sd(0)"                     LOC = "AD17"  ;       # DR_DATA_0            # MT48LC8M16LFF4-8IT   # U7            # A8            # DQ0
# LEDs
NET    "errorn"                    LOC = "AE21"  ;       # led 7: IU error mode
NET    "dsuact"                    LOC = "AE26"  ;       # led 6: IU debug mode
# RF1 (leds 5 downto 4)
NET    "cm1_rf1(20)"               LOC = "AF25"  ;       # led 5: register rf1(20) of cmimo1 module
NET    "cm1_rf1(19)"               LOC = "W20"   ;       # led 4: register rf1(19) of cmimo1 module
# RF0 (leds 3 downto 0)
NET    "cm1_rf0(22)"               LOC = "Y21"   ;       # led 3: register rf0(22) of cmimo1 module
NET    "cm1_rf0(21)"               LOC = "AE24"  ;       # led 2: register rf0(21) of cmimo1 module
NET    "cm1_rf0(20)"               LOC = "AF24"  ;       # led 1: register rf0(20) of cmimo1 module
NET    "cm1_rf0(19)"               LOC = "AE23"  ;       # led 0: register rf0(19) of cmimo1 module
# ADC/DAC-1 Input clock base
NET    "cm1_osc1_0"                LOC = "AC14"  ;       # OSC1_AD1             # AD9862BST            # U1            # 14            # OSC1
# ADC/DAC-2 Input clock base
NET    "cm1_osc1_1"                LOC = "AA14"  ;       # OSC1_AD2             # AD9862BST            # U2            # 14            # OSC1
# ADC/DAC-1 Reception (Rx) data bus
NET    "cm1_adc0data(14)"          LOC = "Y14"   ;       # Not used (disconnected on PCB)
# ADC/DAC-2 Reception (Rx) data bus
NET    "cm1_adc1data(30)"          LOC = "W14"   ;       # Not used (disconnected on PCB)
#####################################################################################################################################################
# Bank 5
#####################################################################################################################################################
# Sdram control signals
NET    "sdcsn(0)"                  LOC = "AD12"  ;       # DR_CS*               # MT48LC8M16LFF4-8IT   # U7, U8        # G9            # CS*
NET    "sdrasn"                    LOC = "AC12"  ;       # DR_RAS*              # MT48LC8M16LFF4-8IT   # U7, U8        # F8            # RAS*
NET    "sdcasn"                    LOC = "AB12"  ;       # DR_CAS*              # MT48LC8M16LFF4-8IT   # U7, U8        # F7            # CAS*
NET    "sdwen"                     LOC = "AA12"  ;       # DR_WE*               # MT48LC8M16LFF4-8IT   # U7, U8        # F9            # WE*
NET    "sdclk"                     LOC = "AC13"  ;       # DR_CLK               # MT48LC8M16LFF4-8IT   # U7, U8        # F2            # CLK
NET    "pllref"                    LOC = "AB13"  ;       # DR_CLK_FBK           # Direct feedback from DR_CLK
NET    "sdcke(0)"                  LOC = "AF13"  ;       # DR_CKE               # MT48LC8M16LFF4-8IT   # U7, U8        # F3            # CKE
NET    "sddqm(3)"                  LOC = "AF14"  ;       # DR_UDQM_1            # MT48LC8M16LFF4-8IT   # U8            # F1            # UDQM
NET    "sddqm(1)"                  LOC = "AF11"  ;       # DR_LDQM_1            # MT48LC8M16LFF4-8IT   # U8            # E8            # LDQM
NET    "sddqm(2)"                  LOC = "AF15"  ;       # DR_UDQM_0            # MT48LC8M16LFF4-8IT   # U7            # F1            # UDQM
NET    "sddqm(0)"                  LOC = "Y12"   ;       # DR_LDQM_0            # MT48LC8M16LFF4-8IT   # U7            # E8            # LDQM
# Sdram data bus, bits 31 downto 16 (bits 15 downto 0 are on bank 4)
NET    "sd(31)"                    LOC = "AE8"   ;       # DR_DATA_31           # MT48LC8M16LFF4-8IT   # U8            # A2            # DQ15
NET    "sd(30)"                    LOC = "AF7"   ;       # DR_DATA_30           # MT48LC8M16LFF4-8IT   # U8            # B1            # DQ14
NET    "sd(29)"                    LOC = "AF6"   ;       # DR_DATA_29           # MT48LC8M16LFF4-8IT   # U8            # B2            # DQ13
NET    "sd(28)"                    LOC = "AE6"   ;       # DR_DATA_28           # MT48LC8M16LFF4-8IT   # U8            # C1            # DQ12
NET    "sd(27)"                    LOC = "AB8"   ;       # DR_DATA_27           # MT48LC8M16LFF4-8IT   # U8            # C2            # DQ11
NET    "sd(26)"                    LOC = "AA8"   ;       # DR_DATA_26           # MT48LC8M16LFF4-8IT   # U8            # D1            # DQ10
NET    "sd(25)"                    LOC = "AC7"   ;       # DR_DATA_25           # MT48LC8M16LFF4-8IT   # U8            # D2            # DQ9
NET    "sd(24)"                    LOC = "AD7"   ;       # DR_DATA_24           # MT48LC8M16LFF4-8IT   # U8            # E1            # DQ8
NET    "sd(23)"                    LOC = "AF5"   ;       # DR_DATA_23           # MT48LC8M16LFF4-8IT   # U8            # E9            # DQ7
NET    "sd(22)"                    LOC = "AE5"   ;       # DR_DATA_22           # MT48LC8M16LFF4-8IT   # U8            # D8            # DQ6
NET    "sd(21)"                    LOC = "AF4"   ;       # DR_DATA_21           # MT48LC8M16LFF4-8IT   # U8            # D9            # DQ5
NET    "sd(20)"                    LOC = "AE4"   ;       # DR_DATA_20           # MT48LC8M16LFF4-8IT   # U8            # C8            # DQ4
NET    "sd(19)"                    LOC = "AF3"   ;       # DR_DATA_19           # MT48LC8M16LFF4-8IT   # U8            # C9            # DQ3
NET    "sd(18)"                    LOC = "AE3"   ;       # DR_DATA_18           # MT48LC8M16LFF4-8IT   # U8            # B8            # DQ2
NET    "sd(17)"                    LOC = "Y8"    ;       # DR_DATA_17           # MT48LC8M16LFF4-8IT   # U8            # B9            # DQ1
NET    "sd(16)"                    LOC = "Y7"    ;       # DR_DATA_16           # MT48LC8M16LFF4-8IT   # U8            # A8            # DQ0
# ADC/DAC-1
NET    "cm1_rf0(2)"                LOC = "AA11"  ;       # AUX_SPI_clk_AD1      # AD9862BST            # U1            # 96            # AUX_SPI_clk
NET    "cm1_clksel_0"              LOC = "W13"   ;       # CLKSEL_AD1           # AD9862BST            # U1            # 17            # CLKSEL
################============================================= if    Version 1 =========================================================
NET    "cm1_clk_15_36mhz"          LOC = "AA13"  ;       # CLKOUT2_AD1          # AD9862BST            # U1            # 64            # CLKOUT2
################============================================= elsif Version 2 =========================================================
### Version2 ### NET    "cm1_clk_15_36mhz"          LOC = "AA13"  ;       # CLKOUT2_AD1          # AD9862BST            # U1            # 64            # CLKOUT2
################============================================= endif ===================================================================
# ADC/DAC-1 Reception (Rx) data bus
NET    "cm1_adc0data(31)"          LOC = "AF10"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(30)"          LOC = "AE11"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(29)"          LOC = "AD11"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(28)"          LOC = "AC11"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(15)"          LOC = "AB11"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(13)"          LOC = "Y10"   ;       # Not used (disconnected on PCB)
NET    "cm1_adc0data(12)"          LOC = "Y11"   ;       # Not used (disconnected on PCB)
# ADC/DAC-2
NET    "cm1_rf1(2)"                LOC = "AF9"   ;       # AUX_SPI_clk_AD2      # AD9862BST            # U2            # 96            # AUX_SPI_clk
NET    "cm1_clksel_1"              LOC = "W12"   ;       # CLKSEL_AD2           # AD9862BST            # U2            # 17            # CLKSEL
# ADC/DAC-2 Reception (Rx) data bus
NET    "cm1_adc1data(31)"          LOC = "AC10"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(29)"          LOC = "AF8"   ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(28)"          LOC = "AE9"   ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(15)"          LOC = "AD9"   ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(14)"          LOC = "AB10"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(13)"          LOC = "AA10"  ;       # Not used (disconnected on PCB)
NET    "cm1_adc1data(12)"          LOC = "AD10"  ;       # Not used (disconnected on PCB)
#####################################################################################################################################################
# Bank 6
#####################################################################################################################################################
# CardBus/PCI signals
NET    "pci_trdy"                  LOC = "P3"    ;       # TRDY_IO              # CON_PCMCIA F         # J4            # 53            # TRDY#   (CardBus 41)
NET    "pci_frame"                 LOC = "P4"    ;       # FRAME_IO             # CON_PCMCIA F         # J4            # 54            # FRAME#  (CardBus 42)
NET    "pci_int"                   LOC = "P5"    ;       # INTA_O               # CON_PCMCIA F         # J4            # 16            # INT#    (CardBus 43)
NET    "pci_serr"                  LOC = "P6"    ;       # SERR_IO              # CON_PCMCIA F         # J4            # 59            # SERR#   (CardBus 44)
NET    "pci_cbe(3)"                LOC = "P7"    ;       # CBE_IO<3>            # CON_PCMCIA F         # J4            # 61            # CC/BE3# (CardBus 32)
NET    "pci_cbe(2)"                LOC = "R7"    ;       # CBE_IO<2>            # CON_PCMCIA F         # J4            # 21            # CC/BE2# (CardBus 33)
NET    "pci_cbe(1)"                LOC = "R1"    ;       # CBE_IO<1>            # CON_PCMCIA F         # J4            # 12            # CC/BE1# (CardBus 34)
NET    "pci_cbe(0)"                LOC = "R2"    ;       # CBE_IO<0>            # CON_PCMCIA F         # J4            # 7             # CC/BE0# (CardBus 35)
NET    "pci_perr"                  LOC = "R3"    ;       # PERR_IO              # CON_PCMCIA F         # J4            # 14            # PERR#   (CardBus 45)
NET    "pci_par"                   LOC = "R4"    ;       # PAR_IO               # CON_PCMCIA F         # J4            # 13            # PAR     (CardBus 46)
NET    "pci_ad(11)"                LOC = "R5"    ;       # AD_IO<11>            # CON_PCMCIA F         # J4            # 9             # AD11    (CardBus 11)
NET    "pci_ad(10)"                LOC = "R6"    ;       # AD_IO<10>            # CON_PCMCIA F         # J4            # 42            # AD10    (CardBus 10)
NET    "pci_ad(9)"                 LOC = "T3"    ;       # AD_IO<9>             # CON_PCMCIA F         # J4            # 8             # AD9     (CardBus 9)
NET    "pci_ad(8)"                 LOC = "T4"    ;       # AD_IO<8>             # CON_PCMCIA F         # J4            # 41            # AD8     (CardBus 8)
NET    "pci_ad(7)"                 LOC = "T1"    ;       # AD_IO<7>             # CON_PCMCIA F         # J4            # 6             # AD7     (CardBus 7)
NET    "pci_ad(6)"                 LOC = "T2"    ;       # AD_IO<6>             # CON_PCMCIA F         # J4            # 39            # AD6     (CardBus 6)
NET    "pci_ad(5)"                 LOC = "R8"    ;       # AD_IO<5>             # CON_PCMCIA F         # J4            # 5             # AD5     (CardBus 5)
NET    "pci_ad(4)"                 LOC = "T8"    ;       # AD_IO<4>             # CON_PCMCIA F         # J4            # 38            # AD4     (CardBus 4)
NET    "pci_ad(3)"                 LOC = "T6"    ;       # AD_IO<3>             # CON_PCMCIA F         # J4            # 4             # AD3     (CardBus 3)
NET    "pci_ad(2)"                 LOC = "T5"    ;       # AD_IO<2>             # CON_PCMCIA F         # J4            # 37            # AD2     (CardBus 2)
NET    "pci_ad(1)"                 LOC = "U5"    ;       # AD_IO<1>             # CON_PCMCIA F         # J4            # 3             # AD1     (CardBus 1)
NET    "pci_ad(0)"                 LOC = "U6"    ;       # AD_IO<0>             # CON_PCMCIA F         # J4            # 2             # AD0     (CardBus 0)
#####################################################################################################################################################
# Bank 7
#####################################################################################################################################################
NET    "resetn"                    LOC = "K5"    ;       # RST_I                # CON_PCMCIA F         # J4            # 58            # RST# (CardBus 47)
# CardBus/PCI signals (continued)
NET    "pci_ad(31)"                LOC = "K4"    ;       # AD_IO<31>            # CON_PCMCIA F         # J4            # 66            # AD31     (CardBus 31)
NET    "pci_ad(30)"                LOC = "K3"    ;       # AD_IO<30>            # CON_PCMCIA F         # J4            # 65            # AD30     (CardBus 30)
NET    "pci_ad(29)"                LOC = "J1"    ;       # AD_IO<29>            # CON_PCMCIA F         # J4            # 31            # AD29     (CardBus 29)
NET    "pci_ad(28)"                LOC = "K1"    ;       # AD_IO<28>            # CON_PCMCIA F         # J4            # 64            # AD28     (CardBus 28)
NET    "pci_ad(27)"                LOC = "L4"    ;       # AD_IO<27>            # CON_PCMCIA F         # J4            # 30            # AD27     (CardBus 27)
NET    "pci_ad(26)"                LOC = "L3"    ;       # AD_IO<26>            # CON_PCMCIA F         # J4            # 29            # AD26     (CardBus 26)
NET    "pci_ad(25)"                LOC = "L6"    ;       # AD_IO<25>            # CON_PCMCIA F         # J4            # 28            # AD25     (CardBus 25)
NET    "pci_ad(24)"                LOC = "L5"    ;       # AD_IO<24>            # CON_PCMCIA F         # J4            # 27            # AD24     (CardBus 24)
NET    "pci_ad(23)"                LOC = "L2"    ;       # AD_IO<23>            # CON_PCMCIA F         # J4            # 26            # AD23     (CardBus 23)
NET    "pci_ad(22)"                LOC = "L1"    ;       # AD_IO<22>            # CON_PCMCIA F         # J4            # 25            # AD22     (CardBus 22)
NET    "pci_ad(21)"                LOC = "M8"    ;       # AD_IO<21>            # CON_PCMCIA F         # J4            # 24            # AD21     (CardBus 21)
NET    "pci_ad(20)"                LOC = "M7"    ;       # AD_IO<20>            # CON_PCMCIA F         # J4            # 23            # AD20     (CardBus 20)
NET    "pci_ad(19)"                LOC = "M4"    ;       # AD_IO<19>            # CON_PCMCIA F         # J4            # 56            # AD19     (CardBus 19)
NET    "pci_ad(18)"                LOC = "M3"    ;       # AD_IO<18>            # CON_PCMCIA F         # J4            # 22            # AD18     (CardBus 18)
NET    "pci_ad(17)"                LOC = "M6"    ;       # AD_IO<17>            # CON_PCMCIA F         # J4            # 55            # AD17     (CardBus 17)
NET    "pci_ad(16)"                LOC = "M5"    ;       # AD_IO<16>            # CON_PCMCIA F         # J4            # 46            # AD16     (CardBus 16)
NET    "pci_ad(15)"                LOC = "M2"    ;       # AD_IO<15>            # CON_PCMCIA F         # J4            # 45            # AD15     (CardBus 15)
NET    "pci_ad(14)"                LOC = "M1"    ;       # AD_IO<14>            # CON_PCMCIA F         # J4            # 11            # AD14     (CardBus 14)
NET    "pci_ad(13)"                LOC = "N8"    ;       # AD_IO<13>            # CON_PCMCIA F         # J4            # 44            # AD13     (CardBus 13)
NET    "pci_ad(12)"                LOC = "P8"    ;       # AD_IO<12>            # CON_PCMCIA F         # J4            # 10            # AD12     (CardBus 12)
NET    "pci_req"                   LOC = "N7"    ;       # REQ_O                # CON_PCMCIA F         # J4            # 60            # REQ#     (CardBus 36)
NET    "pci_idsel"                 LOC = "N6"    ;       # IDSEL_I              # 3V3_FPGA through 10 kOhm (that is, tied to a logic one)
NET    "pci_devsel"                LOC = "N5"    ;       # DEVSEL_IO            # CON_PCMCIA F         # J4            # 50            # DEVSEL#  (CardBus 37)
NET    "pci_gnt"                   LOC = "N4"    ;       # GNT_I                # CON_PCMCIA F         # J4            # 15            # GNT#     (CardBus 38)
NET    "pci_stop"                  LOC = "N1"    ;       # STOP_IO              # CON_PCMCIA F         # J4            # 49            # STOP#    (CardBus 39)
NET    "pci_irdy"                  LOC = "P1"    ;       # IRDY_IO              # CON_PCMCIA F         # J4            # 20            # IRDY#    (CardBus 40)
################============================================= if    Version 2 =========================================================
### Version2 ### NET    "s1_switch"                 LOC = "F4"    ;       # RESET                # N/A                  # S1            # N/A           # N/A
################============================================= endif ===================================================================

#####################################################################################################################################################
#####################################################################################################################################################
##                                                                                                                                                 ##
##                                                     T I M I N G   c o n s t r a i n t s                                                         ##
##                                                                                                                                                 ##
#####################################################################################################################################################
#####################################################################################################################################################

#####################################################################################################################################################
#                                              M a i n   C l o c k      &      I  /  O    d e l a y s                                               #
#####################################################################################################################################################
# The clk PERIOD constraint below depends on the version (0, 1 or 2) of Cardbus-MIMO-1 board.
# Note that synthesizer & place-route automatically derivate timing constraint for any clock which is generated through DCM with a clock already
# constrainted. So here we constraint the top level signal 'clk' (which is a board level clock, input to the FPGA), so that the constraint shall be
# forwarded as a secondary constraint over 'clkm' (the clock of the Leon SoC RTL main clock domain).
# Moreoever, we set the PERIOD constraint a bit higher than it is actually needed, in order to make better chances to
# achieve the desired frequency for clkm, which is for v2:         57.7  MHz =  3    x    19.2 MHz,
#                                       and for v0 and v1:         52.0  MHz =  2    x    26.0 MHz.
# Indeed, the PERIOD constraint only concerns timing performace driving, it DOES NOT influence the generation itself of the clock that is constrained.
# Therefore, instead of asking the tools to reach 57.7 MHz and 52.0 MHz (respectively for v2 and v0-v1), we ask them to reach 70 and 60.
# As a result of this, the PERIOD constraint set on clk is for v2: 70 / 3 = 23.33 MHz (rather than 19.2 MHz)
#                                               and for v0 and v1: 60 / 2 = 30.0  MHz (rather than 26.0 MHz).
# (Period/Frequency equivalences: 23.33 MHz <=> 42.857 ns
#                                 30.0  MHz <=> 33.333 ns)
################============================================= if    Version 0 =========================================================
### Version0 ### NET clk PERIOD = 33.333 ns ;
################============================================= elsif Version 1 =========================================================
NET clk PERIOD = 33.333 ns ;
################============================================= elsif Version 2 =========================================================
### Version2 ### NET clk PERIOD = 42.857 ns ;
################============================================= endif ===================================================================
OFFSET =   OUT   :   7.000   :   AFTER  clk   ;
OFFSET =   IN    :   7.000   :   BEFORE clk   ;
#####################################################################################################################################################
#                                                 S e c o n d a r y   C l o c k s     &     D C M s                                                 #
#####################################################################################################################################################
NET    "cm1_clk_15_36mhz"        PERIOD = 65.104 ns ; # 65.104 ns = 1 / 15.36 MHz
# For Precision ## INST "cm.cm1_0/dcm0" CLKIN_PERIOD=38.46153;
# For Precision ## INST "cm.cm1_0/dcm1" CLKIN_PERIOD=65.104167;
# For Precision ## NET "cm.cm1_0/clk0_0" BUFG=CLK;
# For Precision ## NET "cm.cm1_0/clk0_1" BUFG=CLK;
#INST "cm.cm1_0/dcm0" CLKIN_PERIOD=38.46153;
#INST "cm.cm1_0/dcm1" CLKIN_PERIOD=65.104167;
#NET "cm.cm1_0/clk0_0" BUFG=CLK;
#NET "cm.cm1_0/clk0_1" BUFG=CLK;
#NET "osc1_01" BUFG=CLK;
#NET "cm.cm1_0/adac_clk" BUFG=CLK;
#NET "cm.cm1_0/adac_clkx4" BUFG=CLK;
# NET "cm.cm1_0/clk_7_68mhz" PERIOD = 130.208 ns ; # 130.208 ns = 1 / 7.68 MHz
#####################################################################################################################################################
#                                                                    S D R A M                                                                      #
#####################################################################################################################################################
# Timing constraints for Sdram
# Data as inputs
TIMEGRP    "SDRAM_DQS"    OFFSET = IN      8.000 ns    AFTER     "clk"  ;  # This is constraint tAC from Sdram data sheet
TIMEGRP    "SDRAM_DQS"    OFFSET = IN     11.231 ns    BEFORE    "clk"  ;  # 11.231 = 19.231 - 8
# Data as outputs
TIMEGRP    "SDRAM_DQS"    OFFSET = OUT     2.500 ns    BEFORE    "clk"  ;  # This is constraint tDS from Sdram data sheet
TIMEGRP    "SDRAM_DQS"    OFFSET = OUT    16.731 ns    AFTER     "clk"  ;  # 16.731 = 19.231 - 2.5
# Address bus (outputs)
TIMEGRP    "SDRAM_ADR"    OFFSET = OUT     2.500 ns    BEFORE    "clk"  ;  # This is constraint tAS from Sdram data sheet
TIMEGRP    "SDRAM_ADR"    OFFSET = OUT    16.731 ns    AFTER     "clk"  ;  # 16.731 = 19.231 - 2.5
# Control signals: CSn, RASn, CASn, WEn, DQM (outputs)
TIMEGRP    "SDRAM_CTRL"   OFFSET = OUT     2.500 ns    BEFORE    "clk"  ;  # This is constraint tCMS from Sdram data sheet
TIMEGRP    "SDRAM_CTRL"   OFFSET = OUT    16.731 ns    AFTER     "clk"  ;  # 16.731 = 19.231 - 2.5
# Applying constraints
NET    "sdcsn(0)"         TNM = PADS:SDRAM_CTRL  ;
NET    "sdrasn"           TNM = PADS:SDRAM_CTRL  ;
NET    "sdcasn"           TNM = PADS:SDRAM_CTRL  ;
NET    "sdwen"            TNM = PADS:SDRAM_CTRL  ;
NET    "sddqm(3)"         TNM = PADS:SDRAM_CTRL  ;
NET    "sddqm(2)"         TNM = PADS:SDRAM_CTRL  ;
NET    "sddqm(1)"         TNM = PADS:SDRAM_CTRL  ;
NET    "sddqm(0)"         TNM = PADS:SDRAM_CTRL  ;
# Removing Timing-constraint on SDRAM_CKE, because this bit signal
# is tied to 1 from the RTL description (this avoids filthy, unuseful, warnings).
 #NET "sdcke(0)"  TNM = PADS:SDRAM_CKE  ;
NET    "sd(31)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(30)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(29)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(28)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(27)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(26)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(25)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(24)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(23)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(22)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(21)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(20)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(19)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(18)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(17)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(16)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(15)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(14)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(13)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(12)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(11)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(10)"           TNM = PADS:SDRAM_DQS   ;
NET    "sd(9)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(8)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(7)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(6)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(5)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(4)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(3)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(2)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(1)"            TNM = PADS:SDRAM_DQS   ;
NET    "sd(0)"            TNM = PADS:SDRAM_DQS   ;
NET    "sa(14)"           TNM = PADS:SDRAM_ADR   ;
NET    "sa(13)"           TNM = PADS:SDRAM_ADR   ;
NET    "sa(11)"           TNM = PADS:SDRAM_ADR   ;
NET    "sa(10)"           TNM = PADS:SDRAM_ADR   ;
NET    "sa(9)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(8)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(7)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(6)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(5)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(4)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(3)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(2)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(1)"            TNM = PADS:SDRAM_ADR   ;
NET    "sa(0)"            TNM = PADS:SDRAM_ADR   ;
#####################################################################################################################################################
#                                                                     P  C  I                                                                       #
#####################################################################################################################################################
# PCI, definition of timing constraints groups:
# Note:  Timespecs are derived from the PCI Bus Specification.  Use of
# offset constraints allows the timing tools to automatically include
# the clock delay estimates.  These constraints are for 33 MHz operation.
TIMEGRP    "PCI_PADS_D"   OFFSET = IN   7.000 ns    BEFORE    "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_B"   OFFSET = IN   7.000 ns    BEFORE    "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_P"   OFFSET = IN   7.000 ns    BEFORE    "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_C"   OFFSET = IN   7.000 ns    BEFORE    "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_G"   OFFSET = IN  10.000 ns    BEFORE    "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_D"   OFFSET = OUT 11.000 ns    AFTER     "pci_clk"   ; # TIMEGRP "FAST_FFS" ;
TIMEGRP    "PCI_PADS_B"   OFFSET = OUT 11.000 ns    AFTER     "pci_clk"   ; # TIMEGRP "FAST_FFS" ;
TIMEGRP    "PCI_PADS_P"   OFFSET = OUT 11.000 ns    AFTER     "pci_clk"   ; # TIMEGRP "FAST_FFS" ;
TIMEGRP    "PCI_PADS_C"   OFFSET = OUT 11.000 ns    AFTER     "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
TIMEGRP    "PCI_PADS_G"   OFFSET = OUT 11.000 ns    AFTER     "pci_clk"   ; # TIMEGRP "ALL_FFS"  ;
NET        "pci_serr"     TNM = PADS:PCI_PADS_C  ;
NET        "pci_perr"     TNM = PADS:PCI_PADS_C  ;
NET        "pci_req"      TNM = PADS:PCI_PADS_G  ;
NET        "pci_gnt"      TNM = PADS:PCI_PADS_G  ;
NET        "pci_frame"    TNM = PADS:PCI_PADS_C  ;
NET        "pci_irdy"     TNM = PADS:PCI_PADS_C  ;
NET        "pci_trdy"     TNM = PADS:PCI_PADS_C  ;
NET        "pci_devsel"   TNM = PADS:PCI_PADS_C  ;
NET        "pci_stop"     TNM = PADS:PCI_PADS_C  ;
NET        "pci_cbe(3)"   TNM = PADS:PCI_PADS_B  ;
NET        "pci_cbe(2)"   TNM = PADS:PCI_PADS_B  ;
NET        "pci_cbe(1)"   TNM = PADS:PCI_PADS_B  ;
NET        "pci_cbe(0)"   TNM = PADS:PCI_PADS_B  ;
NET        "pci_par"      TNM = PADS:PCI_PADS_P  ;
NET        "pci_idsel"    TNM = PADS:PCI_PADS_C  ;
#NET       "pci_intr_a"   TNM = PADS:PCI_PADS_X  ;
#NET       "pci_rst"      TNM = PADS:PCI_PADS_X  ; # removed because pci_rst replaced with resetn in top design leon3mp.
NET        "pci_ad(31)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(30)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(29)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(28)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(27)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(26)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(25)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(24)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(23)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(22)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(21)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(20)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(19)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(18)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(17)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(16)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(15)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(14)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(13)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(12)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(11)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(10)"   TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(9)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(8)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(7)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(6)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(5)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(4)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(3)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(2)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(1)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_ad(0)"    TNM = PADS:PCI_PADS_D  ;
NET        "pci_clk"      PERIOD = 30.000 ;

#####################################################################################################################################################
#####################################################################################################################################################
####                                                                                                                                             ####
####                                           P U L L - U P / P U L L - D O W N   c o n s t r a i n t s                                         ####
####                                                                                                                                             ####
#####################################################################################################################################################
#####################################################################################################################################################
NET    "resetn"                      PULLUP      ;
NET    "pci_frame"                   PULLUP      ; # see [CardBus, Mindshare] p76
NET    "pci_int"                     PULLUP      ;
NET    "pci_gnt"                     PULLUP      ; # see [CardBus, Mindshare] p75
NET    "cm1_rf_spi_le(1)"            PULLUP      ; # LATCH1
NET    "cm1_rf_spi_le(2)"            PULLUP      ; # LATCH2
NET    "cm1_rf_spi_le(3)"            PULLUP      ; # LATCH3
NET    "cm1_rf_spi_le(4)"            PULLUP      ; # LATCH4
NET    "cm1_rf0(19)"                 PULLDOWN    ; # led 0 (to light it down by default)
NET    "cm1_rf0(20)"                 PULLDOWN    ; # led 1 (to light it down by default)
NET    "cm1_rf0(21)"                 PULLDOWN    ; # led 2 (to light it down by default)
NET    "cm1_rf0(22)"                 PULLDOWN    ; # led 3 (to light it down by default)
NET    "cm1_rf1(19)"                 PULLDOWN    ; # led 4 (to light it down by default)
NET    "cm1_rf1(20)"                 PULLDOWN    ; # led 5 (to light it down by default)
NET    "cm1_rf1(21)"                 PULLDOWN    ;
NET    "cm1_rf1(22)"                 PULLDOWN    ;
################============================================= if    Version 2 =========================================================
### Version2 ### NET    "s1_switch"                   PULLUP      ; # otherwise the pin may float, and badly propagates on the global reset.
################============================================= endif ===================================================================

#####################################################################################################################################################
#####################################################################################################################################################
####                                                                                                                                             ####
####                                                    P R O H I B I T   n o n   u s e d   p i n s                                              ####
####                                                                                                                                             ####
#####################################################################################################################################################
#####################################################################################################################################################
################============================================= if    Version 1 =========================================================
# Bank 0
CONFIG PROHIBIT = "E13"   ;       # CLKOUT1_AD1          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 1
CONFIG PROHIBIT = "D13"   ;       # CLKOUT1_AD2          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 2
################============================================= elsif Version 2 =========================================================
# Bank 0
### Version2 ### CONFIG PROHIBIT = "E13"   ;       # CLKOUT1_AD1          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 1
### Version2 ### CONFIG PROHIBIT = "D13"   ;       # CLKOUT1_AD2          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 2
################============================================= elsif Version 0 =========================================================
# Bank 1
CONFIG PROHIBIT = "B15"   ;       # CON_IO_12            # because the CON_IO_12 is not used anymore (used to be bit 0 of switch RXDC4G)
# Bank 2
### Version0 ### CONFIG PROHIBIT = "H21"   ;       # CLKOUT1_AD1          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 1
### Version0 ### CONFIG PROHIBIT = "E25"   ;       # CLKOUT1_AD2          # because from PCB this pin receives the CLKOUT1 clock from ADC/DAC 2
### Version0 ### CONFIG PROHIBIT = "F24"   ;       # CLKOUT2_AD2          # because from PCB this pin receives the CLKOUT2 output clock from ADC/DAC 2
### Version0 ###                                                          #   (and we don't use it in the RTL, because it is functionnaly redundant
### Version0 ###                                                          #    with CLKOUT2, the equivalent output clock pin from ADC/DAC 1, which is the
### Version0 ###                                                          #    one we use to clock both ADC/DAC 1 and ADC/DAC 2 interfaces logic in the FPGA).
################============================================= endif ===================================================================
# Bank 4
CONFIG PROHIBIT = "AD14"  ;       # OSC1_AD1_FBK         # because from PCB this pin directly receives a feedback from pin AC14 (OSC1_AD1)
CONFIG PROHIBIT = "AB14"  ;       # OSC1_AD2_FBK         # because from PCB this pin directly receives a feedback from pin AA14 (OSC1_AD2)
################============================================= if Version 1 ============================================================
CONFIG PROHIBIT = "Y13"   ;       # CLKOUT2_AD2          # because from PCB this pin receives the CLKOUT2 output clock from ADC/DAC 2
                                                         #   (and we don't use it in the RTL, because it is functionnaly redundant
                                                         #    with CLKOUT2, the equivalent output clock pin from ADC/DAC 1, which is the
                                                         #    one we use to clock both ADC/DAC 1 and ADC/DAC 2 interfaces logic in the FPGA).
################============================================= elsif Version 2 =========================================================
### Version2 ### CONFIG PROHIBIT = "Y13"   ;       # CLKOUT2_AD2          # because from PCB this pin receives the CLKOUT2 output clock from ADC/DAC 2
### Version2 ###                                                          #   (and we don't use it in the RTL, because it is functionnaly redundant
### Version2 ###                                                          #    with CLKOUT2, the equivalent output clock pin from ADC/DAC 1, which is the
### Version2 ###                                                          #    one we use to clock both ADC/DAC 1 and ADC/DAC 2 interfaces logic in the FPGA).
################============================================= endif ===================================================================
CONFIG PROHIBIT = "E26"   ;       # DLOCK_0              # because from PCB this pin receives the DLL_Lock output pin from ADC/DAC 1
CONFIG PROHIBIT = "D26"   ;       # DLOCK_1              # because from PCB this pin receives the DLL_Lock output pin from ADC/DAC 2
CONFIG PROHIBIT = "C13"   ;       # CLK_REF_FPGA         # because from PCB this pin is a potential output (FPGA_REF_CLCK) to the
                                                         #    analog RF components (this feature is not used anyway, but we shouldn't
                                                         #    drive it for all that)
CONFIG PROHIBIT = "A25"   ;       # LD_TX1               # because from PCB this pin receives the open-drain output LD of Transmitter-1
                                                         #    (inidicates if the PLL lock of this chip is locked)
CONFIG PROHIBIT = "F20"   ;       # LD_TX2               # because from PCB this pin receives the open-drain output LD of Transmitter-2
                                                         #    (inidicates if the PLL lock of this chip is locked)
CONFIG PROHIBIT = "F17"   ;       # RX_LD0               # because from PCB this pin receives the open-drain output LD of Receiver-1
                                                         #    (inidicates if the PLL lock of this chip is locked)
CONFIG PROHIBIT = "D16"   ;       # RX_LD1               # because from PCB this pin receives the open-drain output LD of Receiver-2
                                                         #    (inidicates if the PLL lock of this chip is locked)
CONFIG PROHIBIT = "H13"   ;       # CB_CLKRUN            # (CardBus 49)
CONFIG PROHIBIT = "F26"   ;       # RxSYNC_0             # RxSYNC_0
CONFIG PROHIBIT = "W23"   ;       # RxSYNC_1             # RxSYNC_1
CONFIG PROHIBIT = "H20"   ;       # RF_CNTL_1<26>        # Not used
CONFIG PROHIBIT = "G20"   ;       # RF_CNTL_1<27>        # Not used
CONFIG PROHIBIT = "C26"   ;       # RF_CNTL_1<28>        # Not used
CONFIG PROHIBIT = "B26"   ;       # RF_CNTL_1<29>        # Not used
CONFIG PROHIBIT = "N19"   ;       # RF_CNTL_1<30>        # Not used
CONFIG PROHIBIT = "P19"   ;       # RF_CNTL_1<31>        # Not used
CONFIG PROHIBIT = "G22"   ;       # RF_CNTL_0<26>        # Not used
CONFIG PROHIBIT = "G21"   ;       # RF_CNTL_0<27>        # Not used
CONFIG PROHIBIT = "E24"   ;       # RF_CNTL_0<28>        # Not used
CONFIG PROHIBIT = "E23"   ;       # RF_CNTL_0<29>        # Not used
CONFIG PROHIBIT = "D25"   ;       # RF_CNTL_0<30>        # Not used
CONFIG PROHIBIT = "C25"   ;       # RF_CNTL_0<31>        # Not used
# Avoid Configuration Pins
CONFIG PROHIBIT = "AB6"   ;       #IO_RDWR_B
CONFIG PROHIBIT = "AC5"   ;       #IO_CS_B
CONFIG PROHIBIT = "AD21"  ;       #IO_DOUT
CONFIG PROHIBIT = "Y20"   ;       #IO_D0
CONFIG PROHIBIT = "Y19"   ;       #IO_D1
CONFIG PROHIBIT = "AA20"  ;       #IO_D2
CONFIG PROHIBIT = "AB20"  ;       #IO_D3
CONFIG PROHIBIT = "AB7"   ;       #IO_D4
CONFIG PROHIBIT = "AA7"   ;       #IO_D5
CONFIG PROHIBIT = "AD6"   ;       #IO_D6
CONFIG PROHIBIT = "AC6"   ;       #IO_D7
CONFIG PROHIBIT = "AC21"  ;       #IO_INIT_B
####################################################################################################
# For info: list of top-level port-signals that are not mapped on any pin.
####################################################################################################
# No ethernet:   NET "etx_er" LOC = ""  ;
# No ethernet:   NET "etx_en" LOC = ""  ;
# No ethernet:   NET "etx_clk" LOC = ""  ;
# No ethernet:   NET "etxd(3)" LOC = ""  ;
# No ethernet:   NET "etxd(2)" LOC = ""  ;
# No ethernet:   NET "etxd(1)" LOC = ""  ;
# No ethernet:   NET "etxd(0)" LOC = ""  ;
# No ethernet:   NET "erx_er" LOC = ""  ;
# No ethernet:   NET "erx_dv" LOC = ""  ;
# No ethernet:   NET "erx_crs" LOC = ""  ;
# No ethernet:   NET "erx_col" LOC = ""  ;
# No ethernet:   NET "erx_clk" LOC = ""  ;
# No ethernet:   NET "erxd(3)" LOC = ""  ;
# No ethernet:   NET "erxd(2)" LOC = ""  ;
# No ethernet:   NET "erxd(1)" LOC = ""  ;
# No ethernet:   NET "erxd(0)" LOC = ""  ;
# No ethernet:   NET "emdio" LOC = ""  ;
# No ethernet:   NET "emdc" LOC = ""  ;
# No ext memory: NET "writen" LOC = ""  ;
# No ext memory: NET "rwen(3)" LOC = ""  ;
# No ext memory: NET "rwen(2)" LOC = ""  ;
# No ext memory: NET "rwen(1)" LOC = ""  ;
# No ext memory: NET "rwen(0)" LOC = ""  ;
# No ext memory: NET "romsn(1)" LOC = ""  ;
# No ext memory: NET "romsn(0)" LOC = ""  ;
# No ext memory: NET "resetn" LOC = ""  ;
# No ext memory: NET "read" LOC = ""  ;
# No ext memory: NET "ramsn(4)" LOC = ""  ;
# No ext memory: NET "ramsn(3)" LOC = ""  ;
# No ext memory: NET "ramsn(2)" LOC = ""  ;
# No ext memory: NET "ramsn(1)" LOC = ""  ;
# No ext memory: NET "ramsn(0)" LOC = ""  ;
# No ext memory: NET "ramoen(4)" LOC = ""  ;
# No ext memory: NET "ramoen(3)" LOC = ""  ;
# No ext memory: NET "ramoen(2)" LOC = ""  ;
# No ext memory: NET "ramoen(1)" LOC = ""  ;
# No ext memory: NET "ramoen(0)" LOC = ""  ;
# No ext memory: NET "oen" LOC = ""  ;
# No ext memory: NET "data(31)" LOC = ""  ;
# No ext memory: NET "data(30)" LOC = ""  ;
# No ext memory: NET "data(29)" LOC = ""  ;
# No ext memory: NET "data(28)" LOC = ""  ;
# No ext memory: NET "data(27)" LOC = ""  ;
# No ext memory: NET "data(26)" LOC = ""  ;
# No ext memory: NET "data(25)" LOC = ""  ;
# No ext memory: NET "data(24)" LOC = ""  ;
# No ext memory: NET "data(23)" LOC = ""  ;
# No ext memory: NET "data(22)" LOC = ""  ;
# No ext memory: NET "data(21)" LOC = ""  ;
# No ext memory: NET "data(20)" LOC = ""  ;
# No ext memory: NET "data(19)" LOC = ""  ;
# No ext memory: NET "data(18)" LOC = ""  ;
# No ext memory: NET "data(17)" LOC = ""  ;
# No ext memory: NET "data(16)" LOC = ""  ;
# No ext memory: NET "data(15)" LOC = ""  ;
# No ext memory: NET "data(14)" LOC = ""  ;
# No ext memory: NET "data(13)" LOC = ""  ;
# No ext memory: NET "data(12)" LOC = ""  ;
# No ext memory: NET "data(11)" LOC = ""  ;
# No ext memory: NET "data(10)" LOC = ""  ;
# No ext memory: NET "data(9)" LOC = ""  ;
# No ext memory: NET "data(8)" LOC = ""  ;
# No ext memory: NET "data(7)" LOC = ""  ;
# No ext memory: NET "data(6)" LOC = ""  ;
# No ext memory: NET "data(5)" LOC = ""  ;
# No ext memory: NET "data(4)" LOC = ""  ;
# No ext memory: NET "data(3)" LOC = ""  ;
# No ext memory: NET "data(2)" LOC = ""  ;
# No ext memory: NET "data(1)" LOC = ""  ;
# No ext memory: NET "data(0)" LOC = ""  ;
# No ext memory: NET "brdyn" LOC = ""  ;
# No ext memory: NET "bexcn" LOC = ""  ;
# No ext memory: NET "address(27)" LOC = ""  ;
# No ext memory: NET "address(26)" LOC = ""  ;
# No ext memory: NET "address(25)" LOC = ""  ;
# No ext memory: NET "address(24)" LOC = ""  ;
# No ext memory: NET "address(23)" LOC = ""  ;
# No ext memory: NET "address(22)" LOC = ""  ;
# No ext memory: NET "address(21)" LOC = ""  ;
# No ext memory: NET "address(20)" LOC = ""  ;
# No ext memory: NET "address(19)" LOC = ""  ;
# No ext memory: NET "address(18)" LOC = ""  ;
# No ext memory: NET "address(17)" LOC = ""  ;
# No ext memory: NET "address(16)" LOC = ""  ;
# No ext memory: NET "address(15)" LOC = ""  ;
# No ext memory: NET "address(14)" LOC = ""  ;
# No ext memory: NET "address(13)" LOC = ""  ;
# No ext memory: NET "address(12)" LOC = ""  ;
# No ext memory: NET "address(11)" LOC = ""  ;
# No ext memory: NET "address(10)" LOC = ""  ;
# No ext memory: NET "address(9)" LOC = ""  ;
# No ext memory: NET "address(8)" LOC = ""  ;
# No ext memory: NET "address(7)" LOC = ""  ;
# No ext memory: NET "address(6)" LOC = ""  ;
# No ext memory: NET "address(5)" LOC = ""  ;
# No ext memory: NET "address(4)" LOC = ""  ;
# No ext memory: NET "address(3)" LOC = ""  ;
# No ext memory: NET "address(2)" LOC = ""  ;
# No ext memory: NET "address(1)" LOC = ""  ;
# No ext memory: NET "address(0)" LOC = ""  ;
# No uart:       NET "txd1" LOC = ""  ;
# No uart:       NET "rxd1" LOC = ""  ;
