

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling20be9959047424737a0422e874fccc2e  /home/pars/Documents/sim_9/cc_afforest
Extracting PTX file and ptxas options    1: cc_afforest.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/cc_afforest
self exe links to: /home/pars/Documents/sim_9/cc_afforest
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/cc_afforest
Running md5sum using "md5sum /home/pars/Documents/sim_9/cc_afforest "
self exe links to: /home/pars/Documents/sim_9/cc_afforest
Extracting specific PTX file named cc_afforest.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17afforest_directediiPKmPKiS0_S2_Pii : hostFun 0x0x5587700fa5b6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z8compressiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8afforestiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19afforest_undirectediiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17afforest_directediiPKmPKiS0_S2_Pii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z17afforest_directediiPKmPKiS0_S2_Pii' : regs=16, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: Kernel '_Z19afforest_undirectediiPKmPKiPii' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8afforestiPKmPKiPii' : regs=12, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8compressiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z19afforest_undirectediiPKmPKiPii : hostFun 0x0x5587700fa382, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8afforestiPKmPKiPii : hostFun 0x0x5587700fa19c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compressiPi : hostFun 0x0x5587700f9ff7, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 1565976 redundent edges are removed
|V| 916428 |E| 8644102
This graph is symmetrized
Launching CUDA CC solver (3580 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700fa19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z8afforestiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x120 (cc_afforest.1.sm_75.ptx:82) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x170 (cc_afforest.1.sm_75.ptx:93) @%p2 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d0 (cc_afforest.1.sm_75.ptx:106) @%p3 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x210 (cc_afforest.1.sm_75.ptx:116) @%p4 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (cc_afforest.1.sm_75.ptx:119) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (cc_afforest.1.sm_75.ptx:123) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (cc_afforest.1.sm_75.ptx:135) @%p7 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8afforestiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8afforestiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 1: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 1 
gpu_sim_cycle = 214543
gpu_sim_insn = 38243596
gpu_ipc =     178.2561
gpu_tot_sim_cycle = 214543
gpu_tot_sim_insn = 38243596
gpu_tot_ipc =     178.2561
gpu_tot_issued_cta = 3580
gpu_occupancy = 79.7296% 
gpu_tot_occupancy = 79.7296% 
max_total_param_size = 0
gpu_stall_dramfull = 524927
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.8373
partiton_level_parallism_total  =       9.8373
partiton_level_parallism_util =      10.1380
partiton_level_parallism_util_total  =      10.1380
L2_BW  =     429.6953 GB/Sec
L2_BW_total  =     429.6953 GB/Sec
gpu_total_sim_rate=20353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 77049, Miss = 61344, Miss_rate = 0.796, Pending_hits = 9087, Reservation_fails = 155916
	L1D_cache_core[1]: Access = 77714, Miss = 62038, Miss_rate = 0.798, Pending_hits = 9072, Reservation_fails = 138886
	L1D_cache_core[2]: Access = 77422, Miss = 62630, Miss_rate = 0.809, Pending_hits = 9086, Reservation_fails = 181012
	L1D_cache_core[3]: Access = 77432, Miss = 61607, Miss_rate = 0.796, Pending_hits = 9054, Reservation_fails = 164539
	L1D_cache_core[4]: Access = 76718, Miss = 61529, Miss_rate = 0.802, Pending_hits = 8954, Reservation_fails = 157186
	L1D_cache_core[5]: Access = 77835, Miss = 61642, Miss_rate = 0.792, Pending_hits = 9112, Reservation_fails = 129816
	L1D_cache_core[6]: Access = 77669, Miss = 61913, Miss_rate = 0.797, Pending_hits = 9100, Reservation_fails = 154654
	L1D_cache_core[7]: Access = 76943, Miss = 62310, Miss_rate = 0.810, Pending_hits = 9019, Reservation_fails = 194709
	L1D_cache_core[8]: Access = 76000, Miss = 61053, Miss_rate = 0.803, Pending_hits = 8880, Reservation_fails = 165017
	L1D_cache_core[9]: Access = 77301, Miss = 62090, Miss_rate = 0.803, Pending_hits = 9054, Reservation_fails = 151296
	L1D_cache_core[10]: Access = 76047, Miss = 61410, Miss_rate = 0.808, Pending_hits = 8880, Reservation_fails = 180451
	L1D_cache_core[11]: Access = 77873, Miss = 61973, Miss_rate = 0.796, Pending_hits = 9093, Reservation_fails = 129765
	L1D_cache_core[12]: Access = 77883, Miss = 62111, Miss_rate = 0.797, Pending_hits = 9156, Reservation_fails = 142386
	L1D_cache_core[13]: Access = 76786, Miss = 62209, Miss_rate = 0.810, Pending_hits = 9031, Reservation_fails = 180524
	L1D_cache_core[14]: Access = 79129, Miss = 62862, Miss_rate = 0.794, Pending_hits = 9265, Reservation_fails = 132566
	L1D_cache_core[15]: Access = 79388, Miss = 63020, Miss_rate = 0.794, Pending_hits = 9220, Reservation_fails = 132129
	L1D_cache_core[16]: Access = 80366, Miss = 63650, Miss_rate = 0.792, Pending_hits = 9389, Reservation_fails = 120860
	L1D_cache_core[17]: Access = 78981, Miss = 62846, Miss_rate = 0.796, Pending_hits = 9232, Reservation_fails = 123723
	L1D_cache_core[18]: Access = 77284, Miss = 62457, Miss_rate = 0.808, Pending_hits = 9054, Reservation_fails = 154229
	L1D_cache_core[19]: Access = 75209, Miss = 60746, Miss_rate = 0.808, Pending_hits = 8777, Reservation_fails = 168149
	L1D_cache_core[20]: Access = 77730, Miss = 61643, Miss_rate = 0.793, Pending_hits = 9038, Reservation_fails = 132485
	L1D_cache_core[21]: Access = 73572, Miss = 60132, Miss_rate = 0.817, Pending_hits = 8629, Reservation_fails = 193579
	L1D_cache_core[22]: Access = 76016, Miss = 61257, Miss_rate = 0.806, Pending_hits = 8883, Reservation_fails = 158718
	L1D_cache_core[23]: Access = 77074, Miss = 61477, Miss_rate = 0.798, Pending_hits = 9039, Reservation_fails = 152753
	L1D_cache_core[24]: Access = 77869, Miss = 62469, Miss_rate = 0.802, Pending_hits = 9139, Reservation_fails = 167000
	L1D_cache_core[25]: Access = 77590, Miss = 61732, Miss_rate = 0.796, Pending_hits = 9080, Reservation_fails = 134880
	L1D_cache_core[26]: Access = 78879, Miss = 62470, Miss_rate = 0.792, Pending_hits = 9268, Reservation_fails = 124425
	L1D_cache_core[27]: Access = 79163, Miss = 63282, Miss_rate = 0.799, Pending_hits = 9284, Reservation_fails = 142543
	L1D_cache_core[28]: Access = 76586, Miss = 61441, Miss_rate = 0.802, Pending_hits = 8974, Reservation_fails = 161573
	L1D_cache_core[29]: Access = 77167, Miss = 62096, Miss_rate = 0.805, Pending_hits = 9022, Reservation_fails = 152273
	L1D_total_cache_accesses = 2322675
	L1D_total_cache_misses = 1859439
	L1D_total_cache_miss_rate = 0.8006
	L1D_total_cache_pending_hits = 271871
	L1D_total_cache_reservation_fails = 4578042
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.297
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 271871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1233348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4578042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 626091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 271871
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2322675

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 648905
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3929137
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1527, 1571, 1556, 1629, 1613, 1685, 1600, 1547, 1598, 1567, 1595, 1578, 1506, 1615, 1526, 1470, 1423, 1542, 1474, 1457, 1478, 1586, 1499, 1522, 1547, 1642, 1619, 1514, 1570, 1493, 1590, 1534, 
gpgpu_n_tot_thrd_icount = 47579200
gpgpu_n_tot_w_icount = 1486850
gpgpu_n_stall_shd_mem = 2055985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2110534
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6161458
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4582400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1653724
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 402125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1540698	W0_Idle:214463	W0_Scoreboard:21820001	W1:74793	W2:12706	W3:5416	W4:3517	W5:3191	W6:3157	W7:2559	W8:2151	W9:1391	W10:1266	W11:843	W12:600	W13:350	W14:130	W15:76	W16:36	W17:21	W18:15	W19:62	W20:197	W21:435	W22:1407	W23:3266	W24:8016	W25:14535	W26:27526	W27:45704	W28:74622	W29:108200	W30:151387	W31:166387	W32:772888
single_issue_nums: WS0:371995	WS1:372225	WS2:371301	WS3:371329	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14875512 {8:1859439,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10043800 {40:251095,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74377560 {40:1859439,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10043800 {40:251095,}
maxmflatency = 3142 
max_icnt2mem_latency = 1664 
maxmrqlatency = 2071 
max_icnt2sh_latency = 279 
averagemflatency = 609 
avg_icnt2mem_latency = 131 
avg_mrq_latency = 121 
avg_icnt2sh_latency = 6 
mrq_lat_table:165861 	17095 	27467 	57606 	118817 	182460 	228805 	243142 	148349 	28014 	732 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	369839 	636462 	829053 	270544 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	82434 	51634 	29958 	17441 	885748 	483971 	258930 	200718 	89397 	10303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1384732 	439430 	174950 	61078 	22599 	16977 	10545 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	21 	186 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        41        40        64        64        64        63        63        64        64        64        64        64        64        64 
dram[1]:        64        64        49        42        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        45        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        43        40        64        64        64        64        62        64        64        64        64        64        64        64 
dram[4]:        64        64        40        40        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        40        49        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        40        40        64        64        64        64        63        64        64        64        64        64        64        64 
dram[7]:        64        64        40        40        64        64        64        64        63        64        64        64        64        64        64        64 
dram[8]:        64        64        40        54        64        64        63        61        64        64        64        64        64        64        64        64 
dram[9]:        64        64        40        40        64        64        59        59        64        64        64        64        64        64        64        64 
dram[10]:        64        64        40        43        64        64        57        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        40        40        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6033      5988      6166      6109      6565      6576      6570      6565      5611      5580      5614      5583      5803      5802      5811      5810 
dram[1]:      6003      5970      6068      6240      6488      6546      6520      6574      5641      5642      5645      5645      5804      5804      5813      5811 
dram[2]:      6038      6070      6236      6248      6579      6594      6652      6682      5746      5745      5749      5749      5801      5801      5820      5819 
dram[3]:      6031      6041      6206      6192      6579      6576      6621      6579      5734      5703      5737      5706      5834      5845      5843      5855 
dram[4]:      6036      5991      6148      6088      6576      6570      6577      6574      5611      5580      5614      5583      5803      5802      5811      5810 
dram[5]:      6004      5975      6070      6220      6499      6544      6571      6638      5641      5642      5645      5645      5804      5804      5813      5811 
dram[6]:      6036      6077      6212      6228      6603      6640      6757      6693      5746      5745      5749      5749      5801      5801      5820      5819 
dram[7]:      6027      6027      6200      6186      6504      6579      6574      6590      5734      5703      5737      5706      5833      5845      5841      5855 
dram[8]:      6025      5986      6150      6116      6566      6579      6571      6584      5611      5580      5614      5583      5802      5801      5810      5810 
dram[9]:      5989      5964      6068      6254      6519      6594      6521      6569      5641      5641      5644      5645      5803      5802      5811      5810 
dram[10]:      6043      6061      6224      6227      6673      6665      6628      6634      5745      5744      5748      5747      5801      5799      5820      5817 
dram[11]:      6019      6018      6206      6205      6622      6552      6533      6596      5733      5702      5736      5705      5833      5844      5842      5854 
average row accesses per activate:
dram[0]:  2.909091  3.002883  2.959165  3.013634  2.926874  3.043478  2.874944  3.070058  3.008992  3.136544  3.006187  3.031474  2.978417  3.129825  3.023706  3.066120 
dram[1]:  2.885993  2.982555  2.952048  2.946479  3.042763  2.985343  2.974540  2.933150  3.061051  3.167087  3.199898  3.031369  3.106549  3.120020  3.004255  3.015904 
dram[2]:  3.027333  2.963833  2.930296  2.986033  3.036862  2.995358  2.921839  2.924721  3.126321  3.070905  3.111219  3.110630  2.974678  3.038821  2.979611  3.017045 
dram[3]:  3.044639  2.975226  2.999526  3.043274  2.981105  2.980609  3.014446  2.972998  3.140508  3.073110  3.295966  3.056008  3.076511  3.082086  2.938149  2.980365 
dram[4]:  2.976633  3.004808  2.948835  2.996726  2.916068  2.937900  3.051985  3.035917  3.048348  3.111603  3.048425  3.133433  2.940388  3.087364  2.955108  3.062977 
dram[5]:  3.001930  2.976315  3.012615  3.001397  2.961008  3.031444  3.053186  3.014025  3.131890  3.081384  3.023333  3.191140  2.986321  3.005772  3.063254  3.001418 
dram[6]:  2.969106  2.994272  3.009117  2.988560  2.952493  3.105894  2.925772  3.061445  3.177688  3.086275  3.140087  3.123255  3.023256  2.974516  2.936668  3.096884 
dram[7]:  3.019203  2.958962  3.009953  2.935559  3.054606  3.032999  2.965999  3.006591  3.078125  3.122623  3.103314  3.063401  3.025887  3.139699  3.014306  2.908636 
dram[8]:  2.925247  2.949836  2.963867  3.004241  3.063551  3.012065  2.965278  2.947344  3.089618  3.084942  3.113625  3.099312  3.038041  2.983970  2.902484  3.041972 
dram[9]:  2.940622  3.016795  2.940989  3.018546  3.063097  2.967860  3.053398  3.008776  3.045477  3.194704  3.086872  3.052278  2.957297  3.033981  2.936309  2.941066 
dram[10]:  2.956194  3.031023  2.979257  3.010916  3.037639  3.059217  2.895475  3.138151  3.090863  3.123959  3.056540  3.051700  3.024842  2.992191  3.006211  3.074389 
dram[11]:  2.991296  3.016611  3.104004  3.013176  2.971993  2.989459  3.015253  3.073206  3.077304  3.137601  3.040913  3.081880  3.080950  3.106393  2.952731  3.007572 
average row locality = 1218349/402914 = 3.023844
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5857      5813      5897      5941      5937      5888      6005      5927      5897      5851      5849      5888      5774      5794      5797      5899 
dram[1]:      5753      5869      5866      5809      5978      5879      5846      5916      6009      5837      5831      5928      5901      5873      5877      5808 
dram[2]:      5932      5852      5955      5920      5955      5975      5863      5850      5778      5831      5949      5999      5987      5716      5966      5917 
dram[3]:      5797      5801      5883      5996      5837      5966      5966      6001      5845      5711      5835      5931      5847      5901      5777      5890 
dram[4]:      5779      5803      5961      5912      6008      5961      5991      5958      5900      5883      6027      5878      5883      5815      5954      5929 
dram[5]:      5771      5826      5747      5941      5772      5864      5915      5983      5895      5876      5908      5948      5871      5788      5886      5873 
dram[6]:      5799      5815      5832      5821      5823      6014      5880      6042      5845      5850      6002      6019      5908      5842      5901      5885 
dram[7]:      5822      5814      5879      5882      5931      5902      5895      5914      5846      5797      5909      5937      5843      5799      5848      5920 
dram[8]:      5752      5815      5864      5887      6075      6024      5945      5954      5863      5922      5750      5840      5913      5885      5856      5773 
dram[9]:      5784      5818      5992      5740      5921      5970      5822      6010      5788      5716      5861      5893      5865      5796      5852      5782 
dram[10]:      5808      5780      5731      5861      6046      5942      5928      5905      5707      5909      5930      6060      5767      6044      5823      5724 
dram[11]:      5738      5872      5897      5903      5990      6032      5899      5953      5769      5785      5954      5904      5870      5902      5959      5880 
total dram reads = 1129145
bank skew: 6075/5707 = 1.06
chip skew: 94642/93610 = 1.01
number of total write accesses:
dram[0]:       951       877       948       939       950       981       966       986       975       962       961       962       932       927       930       943 
dram[1]:       880       912       946       946       977       914       958      1000       962       909       934       948       954       938       960       922 
dram[2]:       969       917       960       972       948       972       992       921       927       919       940       941       983       967       955       962 
dram[3]:       952       915       907       950       952       983       989       973       928       909       939       947       977      1001       921       975 
dram[4]:       929       912       975       962       978       965       954       944       963       914       963       913       979       939      1001       976 
dram[5]:       915       920       928       982       938       987       950       957       962       939       944       952       947       960       969       967 
dram[6]:       916       910       896       921       948       960       941       973       939       926       968       973       968       957       990       955 
dram[7]:       924       934       935       911       984       920       958       950       942       921       935       924       979       930       960       983 
dram[8]:       933       941       893       957       968       953       959       976       928       963       917       954       976       949       937       942 
dram[9]:       922       922       962       901       990       964       924       996       921       906       945       982       948       937       946       943 
dram[10]:       941       935       901       969       957       927       972       978       889       956       933       981       919       983       965       892 
dram[11]:       899       969       921       981       958       988       895       992       933       924       909       937       998       979       945       969 
total dram writes = 181978
bank skew: 1001/877 = 1.14
chip skew: 15267/15060 = 1.01
average mf latency per bank:
dram[0]:        875       823      1057       932      1115       947       978       960       986       860       924       861       928       857       927       821
dram[1]:        771       844       958       957       989       933       892       899       889       878       835       833       831       844       791       809
dram[2]:       1733      1118      2027      1305      2183      1221      2040      1334      1902      1181      1990      1244      1810      1170      1750      1097
dram[3]:        845       798       980       912       983       937       881       919       976       871       899       856       830       879       819       848
dram[4]:       1236       999      1359      1205      1395      1157      1418      1072      1291      1029      1275      1061      1353      1009      1251       972
dram[5]:        724       734       840       817       868       883       867       874       815       796       767       854       776       811       764       738
dram[6]:        914       932      1189      1039      1045      1055      1098       985      1004      1059      1040       959       978       960       966       910
dram[7]:        906       799      1025       908      1081       950      1095       962       964       899      1018       867      1043       915       929       805
dram[8]:        847       873      1046       994      1001      1048       982      1035       937       956       911       908       855       915       845       898
dram[9]:        754       801       863      1034       893       902       897       909       817       916       867       834       849       801       752       809
dram[10]:        783       737       914       866       923       969       818       953       817       816       820       852       805       789       832       808
dram[11]:        861       901       970      1053       915      1005       940       951       886       918       841       863       836       868       799       907
maximum mf latency per bank:
dram[0]:       2070      1983      2152      2178      2440      2418      2054      2175      2280      1860      2005      2144      2321      2143      1943      1831
dram[1]:       1807      2030      1812      1906      2002      1930      2148      2218      2106      2071      1932      1925      2241      1775      2113      1944
dram[2]:       2674      2351      3142      2213      3104      2023      2799      1962      2820      2150      2879      2173      2698      2046      2839      2062
dram[3]:       1958      1889      1864      2019      2148      2021      1973      1913      1940      2101      2635      2142      2199      2360      2010      1859
dram[4]:       2138      2087      2365      1963      2567      2208      2449      2070      2508      2129      2382      2039      2223      2079      2390      2165
dram[5]:       2035      1784      2021      2373      2067      1854      2169      1873      2061      1784      2129      1901      1902      2108      1796      2110
dram[6]:       2143      2107      2435      2159      2216      2024      2261      2289      2267      2112      2314      2142      2734      2362      2351      2184
dram[7]:       2067      2082      2157      1987      2783      2015      2271      2020      2265      2147      2875      1945      2143      2068      2286      2097
dram[8]:       2072      2300      2046      2177      2052      2154      1914      1974      2267      2074      1926      2605      1995      1876      1832      1812
dram[9]:       1895      1977      2221      1943      2497      2221      1833      2171      2212      2163      2106      2001      2187      1887      1842      1888
dram[10]:       2100      1858      2098      1975      2273      2327      1971      2016      2064      2184      1892      1992      2181      1976      1904      1972
dram[11]:       1920      2329      1859      1853      2293      2309      2099      2001      2329      1871      1839      1867      2091      1894      2284      2449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381470 n_act=33705 n_pre=33689 n_ref_event=0 n_req=101432 n_rd=94014 n_rd_L2_A=0 n_write=0 n_wr_bk=15190 bw_util=0.7939
n_activity=524586 dram_eff=0.8327
bk0: 5857a 160336i bk1: 5813a 170076i bk2: 5897a 162823i bk3: 5941a 160840i bk4: 5937a 164124i bk5: 5888a 157574i bk6: 6005a 151971i bk7: 5927a 157181i bk8: 5897a 156663i bk9: 5851a 167142i bk10: 5849a 164006i bk11: 5888a 160389i bk12: 5774a 173287i bk13: 5794a 170059i bk14: 5797a 172522i bk15: 5899a 161103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667708
Row_Buffer_Locality_read = 0.703746
Row_Buffer_Locality_write = 0.210973
Bank_Level_Parallism = 12.017323
Bank_Level_Parallism_Col = 8.156219
Bank_Level_Parallism_Ready = 2.827164
write_to_read_ratio_blp_rw_average = 0.413608
GrpLevelPara = 3.706309 

BW Util details:
bwutil = 0.793941 
total_CMD = 550187 
util_bw = 436816 
Wasted_Col = 85732 
Wasted_Row = 1116 
Idle = 26523 

BW Util Bottlenecks: 
RCDc_limit = 115625 
RCDWRc_limit = 14425 
WTRc_limit = 144379 
RTWc_limit = 320992 
CCDLc_limit = 74045 
rwq = 0 
CCDLc_limit_alone = 39265 
WTRc_limit_alone = 136534 
RTWc_limit_alone = 294057 

Commands details: 
total_CMD = 550187 
n_nop = 381470 
Read = 94014 
Write = 0 
L2_Alloc = 0 
L2_WB = 15190 
n_act = 33705 
n_pre = 33689 
n_ref = 0 
n_req = 101432 
total_req = 109204 

Dual Bus Interface Util: 
issued_total_row = 67394 
issued_total_col = 109204 
Row_Bus_Util =  0.122493 
CoL_Bus_Util = 0.198485 
Either_Row_CoL_Bus_Util = 0.306654 
Issued_on_Two_Bus_Simul_Util = 0.014324 
issued_two_Eff = 0.046711 
queue_avg = 56.686028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381803 n_act=33524 n_pre=33508 n_ref_event=0 n_req=101355 n_rd=93980 n_rd_L2_A=0 n_write=0 n_wr_bk=15060 bw_util=0.7927
n_activity=525089 dram_eff=0.8306
bk0: 5753a 177231i bk1: 5869a 156608i bk2: 5866a 157542i bk3: 5809a 154445i bk4: 5978a 147074i bk5: 5879a 163314i bk6: 5846a 161553i bk7: 5916a 142116i bk8: 6009a 161658i bk9: 5837a 185310i bk10: 5831a 178473i bk11: 5928a 167733i bk12: 5901a 174283i bk13: 5873a 162444i bk14: 5877a 150930i bk15: 5808a 173532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669242
Row_Buffer_Locality_read = 0.705373
Row_Buffer_Locality_write = 0.208814
Bank_Level_Parallism = 12.002843
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.845941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.792749 
total_CMD = 550187 
util_bw = 436160 
Wasted_Col = 86533 
Wasted_Row = 1257 
Idle = 26237 

BW Util Bottlenecks: 
RCDc_limit = 116360 
RCDWRc_limit = 13679 
WTRc_limit = 140469 
RTWc_limit = 332859 
CCDLc_limit = 76089 
rwq = 0 
CCDLc_limit_alone = 41501 
WTRc_limit_alone = 133047 
RTWc_limit_alone = 305693 

Commands details: 
total_CMD = 550187 
n_nop = 381803 
Read = 93980 
Write = 0 
L2_Alloc = 0 
L2_WB = 15060 
n_act = 33524 
n_pre = 33508 
n_ref = 0 
n_req = 101355 
total_req = 109040 

Dual Bus Interface Util: 
issued_total_row = 67032 
issued_total_col = 109040 
Row_Bus_Util =  0.121835 
CoL_Bus_Util = 0.198187 
Either_Row_CoL_Bus_Util = 0.306049 
Issued_on_Two_Bus_Simul_Util = 0.013973 
issued_two_Eff = 0.045658 
queue_avg = 56.873886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.8739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=380652 n_act=33838 n_pre=33822 n_ref_event=0 n_req=101919 n_rd=94445 n_rd_L2_A=0 n_write=0 n_wr_bk=15245 bw_util=0.7975
n_activity=524367 dram_eff=0.8367
bk0: 5932a 146890i bk1: 5852a 158424i bk2: 5955a 148123i bk3: 5920a 136214i bk4: 5955a 149226i bk5: 5975a 146510i bk6: 5863a 150522i bk7: 5850a 156674i bk8: 5778a 185897i bk9: 5831a 164549i bk10: 5949a 155815i bk11: 5999a 159743i bk12: 5987a 147112i bk13: 5716a 165476i bk14: 5966a 155213i bk15: 5917a 153046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667991
Row_Buffer_Locality_read = 0.703849
Row_Buffer_Locality_write = 0.214878
Bank_Level_Parallism = 12.276422
Bank_Level_Parallism_Col = 8.364562
Bank_Level_Parallism_Ready = 2.861861
write_to_read_ratio_blp_rw_average = 0.421868
GrpLevelPara = 3.745365 

BW Util details:
bwutil = 0.797474 
total_CMD = 550187 
util_bw = 438760 
Wasted_Col = 83736 
Wasted_Row = 742 
Idle = 26949 

BW Util Bottlenecks: 
RCDc_limit = 112921 
RCDWRc_limit = 13356 
WTRc_limit = 141170 
RTWc_limit = 345933 
CCDLc_limit = 77843 
rwq = 0 
CCDLc_limit_alone = 41529 
WTRc_limit_alone = 133197 
RTWc_limit_alone = 317592 

Commands details: 
total_CMD = 550187 
n_nop = 380652 
Read = 94445 
Write = 0 
L2_Alloc = 0 
L2_WB = 15245 
n_act = 33838 
n_pre = 33822 
n_ref = 0 
n_req = 101919 
total_req = 109690 

Dual Bus Interface Util: 
issued_total_row = 67660 
issued_total_col = 109690 
Row_Bus_Util =  0.122976 
CoL_Bus_Util = 0.199369 
Either_Row_CoL_Bus_Util = 0.308141 
Issued_on_Two_Bus_Simul_Util = 0.014204 
issued_two_Eff = 0.046097 
queue_avg = 59.838631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.8386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381967 n_act=33391 n_pre=33375 n_ref_event=0 n_req=101458 n_rd=93984 n_rd_L2_A=0 n_write=0 n_wr_bk=15218 bw_util=0.7939
n_activity=525221 dram_eff=0.8317
bk0: 5797a 162905i bk1: 5801a 169456i bk2: 5883a 172907i bk3: 5996a 155415i bk4: 5837a 171394i bk5: 5966a 150790i bk6: 5966a 149261i bk7: 6001a 163646i bk8: 5845a 178197i bk9: 5711a 194862i bk10: 5835a 176995i bk11: 5931a 174417i bk12: 5847a 155737i bk13: 5901a 153551i bk14: 5777a 169821i bk15: 5890a 158517i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670888
Row_Buffer_Locality_read = 0.706461
Row_Buffer_Locality_write = 0.223575
Bank_Level_Parallism = 11.915544
Bank_Level_Parallism_Col = 8.148361
Bank_Level_Parallism_Ready = 2.845042
write_to_read_ratio_blp_rw_average = 0.413544
GrpLevelPara = 3.716307 

BW Util details:
bwutil = 0.793926 
total_CMD = 550187 
util_bw = 436808 
Wasted_Col = 85944 
Wasted_Row = 1386 
Idle = 26049 

BW Util Bottlenecks: 
RCDc_limit = 114891 
RCDWRc_limit = 13980 
WTRc_limit = 145506 
RTWc_limit = 325468 
CCDLc_limit = 74329 
rwq = 0 
CCDLc_limit_alone = 39768 
WTRc_limit_alone = 137633 
RTWc_limit_alone = 298780 

Commands details: 
total_CMD = 550187 
n_nop = 381967 
Read = 93984 
Write = 0 
L2_Alloc = 0 
L2_WB = 15218 
n_act = 33391 
n_pre = 33375 
n_ref = 0 
n_req = 101458 
total_req = 109202 

Dual Bus Interface Util: 
issued_total_row = 66766 
issued_total_col = 109202 
Row_Bus_Util =  0.121351 
CoL_Bus_Util = 0.198482 
Either_Row_CoL_Bus_Util = 0.305751 
Issued_on_Two_Bus_Simul_Util = 0.014082 
issued_two_Eff = 0.046059 
queue_avg = 56.720699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.7207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=380454 n_act=33889 n_pre=33873 n_ref_event=0 n_req=102154 n_rd=94642 n_rd_L2_A=0 n_write=0 n_wr_bk=15267 bw_util=0.7991
n_activity=525012 dram_eff=0.8374
bk0: 5779a 159592i bk1: 5803a 163340i bk2: 5961a 139625i bk3: 5912a 146672i bk4: 6008a 141744i bk5: 5961a 154123i bk6: 5991a 155679i bk7: 5958a 155692i bk8: 5900a 166829i bk9: 5883a 169318i bk10: 6027a 156689i bk11: 5878a 166716i bk12: 5883a 154636i bk13: 5815a 166873i bk14: 5954a 147616i bk15: 5929a 143918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668256
Row_Buffer_Locality_read = 0.704328
Row_Buffer_Locality_write = 0.213791
Bank_Level_Parallism = 12.239136
Bank_Level_Parallism_Col = 8.315327
Bank_Level_Parallism_Ready = 2.887320
write_to_read_ratio_blp_rw_average = 0.417328
GrpLevelPara = 3.736576 

BW Util details:
bwutil = 0.799066 
total_CMD = 550187 
util_bw = 439636 
Wasted_Col = 83636 
Wasted_Row = 833 
Idle = 26082 

BW Util Bottlenecks: 
RCDc_limit = 113935 
RCDWRc_limit = 13635 
WTRc_limit = 144448 
RTWc_limit = 330768 
CCDLc_limit = 74088 
rwq = 0 
CCDLc_limit_alone = 39011 
WTRc_limit_alone = 136536 
RTWc_limit_alone = 303603 

Commands details: 
total_CMD = 550187 
n_nop = 380454 
Read = 94642 
Write = 0 
L2_Alloc = 0 
L2_WB = 15267 
n_act = 33889 
n_pre = 33873 
n_ref = 0 
n_req = 102154 
total_req = 109909 

Dual Bus Interface Util: 
issued_total_row = 67762 
issued_total_col = 109909 
Row_Bus_Util =  0.123162 
CoL_Bus_Util = 0.199767 
Either_Row_CoL_Bus_Util = 0.308501 
Issued_on_Two_Bus_Simul_Util = 0.014428 
issued_two_Eff = 0.046768 
queue_avg = 59.827118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.8271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=382214 n_act=33398 n_pre=33382 n_ref_event=0 n_req=101287 n_rd=93864 n_rd_L2_A=0 n_write=0 n_wr_bk=15217 bw_util=0.793
n_activity=524572 dram_eff=0.8318
bk0: 5771a 179053i bk1: 5826a 162397i bk2: 5747a 170574i bk3: 5941a 149365i bk4: 5772a 164609i bk5: 5864a 153256i bk6: 5915a 164145i bk7: 5983a 165516i bk8: 5895a 169581i bk9: 5876a 173505i bk10: 5908a 174318i bk11: 5948a 162062i bk12: 5871a 159510i bk13: 5788a 167443i bk14: 5886a 160879i bk15: 5873a 161994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670264
Row_Buffer_Locality_read = 0.706330
Row_Buffer_Locality_write = 0.214199
Bank_Level_Parallism = 11.962960
Bank_Level_Parallism_Col = 8.195325
Bank_Level_Parallism_Ready = 2.886202
write_to_read_ratio_blp_rw_average = 0.412014
GrpLevelPara = 3.716672 

BW Util details:
bwutil = 0.793047 
total_CMD = 550187 
util_bw = 436324 
Wasted_Col = 86057 
Wasted_Row = 1319 
Idle = 26487 

BW Util Bottlenecks: 
RCDc_limit = 115633 
RCDWRc_limit = 14123 
WTRc_limit = 144798 
RTWc_limit = 329172 
CCDLc_limit = 73691 
rwq = 0 
CCDLc_limit_alone = 39346 
WTRc_limit_alone = 136909 
RTWc_limit_alone = 302716 

Commands details: 
total_CMD = 550187 
n_nop = 382214 
Read = 93864 
Write = 0 
L2_Alloc = 0 
L2_WB = 15217 
n_act = 33398 
n_pre = 33382 
n_ref = 0 
n_req = 101287 
total_req = 109081 

Dual Bus Interface Util: 
issued_total_row = 66780 
issued_total_col = 109081 
Row_Bus_Util =  0.121377 
CoL_Bus_Util = 0.198262 
Either_Row_CoL_Bus_Util = 0.305302 
Issued_on_Two_Bus_Simul_Util = 0.014337 
issued_two_Eff = 0.046960 
queue_avg = 56.190582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381485 n_act=33515 n_pre=33499 n_ref_event=0 n_req=101682 n_rd=94278 n_rd_L2_A=0 n_write=0 n_wr_bk=15141 bw_util=0.7955
n_activity=525288 dram_eff=0.8332
bk0: 5799a 168872i bk1: 5815a 165709i bk2: 5832a 171720i bk3: 5821a 166107i bk4: 5823a 162171i bk5: 6014a 154506i bk6: 5880a 159879i bk7: 6042a 149185i bk8: 5845a 177349i bk9: 5850a 175972i bk10: 6002a 165830i bk11: 6019a 151500i bk12: 5908a 160182i bk13: 5842a 157339i bk14: 5901a 144151i bk15: 5885a 164337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670394
Row_Buffer_Locality_read = 0.705658
Row_Buffer_Locality_write = 0.221367
Bank_Level_Parallism = 12.029740
Bank_Level_Parallism_Col = 8.230783
Bank_Level_Parallism_Ready = 2.868848
write_to_read_ratio_blp_rw_average = 0.412980
GrpLevelPara = 3.723711 

BW Util details:
bwutil = 0.795504 
total_CMD = 550187 
util_bw = 437676 
Wasted_Col = 85723 
Wasted_Row = 980 
Idle = 25808 

BW Util Bottlenecks: 
RCDc_limit = 115359 
RCDWRc_limit = 13951 
WTRc_limit = 147056 
RTWc_limit = 331850 
CCDLc_limit = 75268 
rwq = 0 
CCDLc_limit_alone = 39513 
WTRc_limit_alone = 138796 
RTWc_limit_alone = 304355 

Commands details: 
total_CMD = 550187 
n_nop = 381485 
Read = 94278 
Write = 0 
L2_Alloc = 0 
L2_WB = 15141 
n_act = 33515 
n_pre = 33499 
n_ref = 0 
n_req = 101682 
total_req = 109419 

Dual Bus Interface Util: 
issued_total_row = 67014 
issued_total_col = 109419 
Row_Bus_Util =  0.121802 
CoL_Bus_Util = 0.198876 
Either_Row_CoL_Bus_Util = 0.306627 
Issued_on_Two_Bus_Simul_Util = 0.014052 
issued_two_Eff = 0.045826 
queue_avg = 57.363064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.3631
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381863 n_act=33491 n_pre=33475 n_ref_event=0 n_req=101343 n_rd=93938 n_rd_L2_A=0 n_write=0 n_wr_bk=15090 bw_util=0.7927
n_activity=524533 dram_eff=0.8314
bk0: 5822a 164833i bk1: 5814a 168907i bk2: 5879a 169923i bk3: 5882a 170049i bk4: 5931a 146545i bk5: 5902a 167954i bk6: 5895a 157817i bk7: 5914a 162004i bk8: 5846a 170011i bk9: 5797a 181772i bk10: 5909a 165934i bk11: 5937a 174228i bk12: 5843a 163403i bk13: 5799a 173573i bk14: 5848a 169603i bk15: 5920a 151840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669528
Row_Buffer_Locality_read = 0.705700
Row_Buffer_Locality_write = 0.210668
Bank_Level_Parallism = 11.929444
Bank_Level_Parallism_Col = 8.168858
Bank_Level_Parallism_Ready = 2.886737
write_to_read_ratio_blp_rw_average = 0.412280
GrpLevelPara = 3.708971 

BW Util details:
bwutil = 0.792661 
total_CMD = 550187 
util_bw = 436112 
Wasted_Col = 86049 
Wasted_Row = 1279 
Idle = 26747 

BW Util Bottlenecks: 
RCDc_limit = 114358 
RCDWRc_limit = 14391 
WTRc_limit = 141985 
RTWc_limit = 330905 
CCDLc_limit = 75246 
rwq = 0 
CCDLc_limit_alone = 39881 
WTRc_limit_alone = 134220 
RTWc_limit_alone = 303305 

Commands details: 
total_CMD = 550187 
n_nop = 381863 
Read = 93938 
Write = 0 
L2_Alloc = 0 
L2_WB = 15090 
n_act = 33491 
n_pre = 33475 
n_ref = 0 
n_req = 101343 
total_req = 109028 

Dual Bus Interface Util: 
issued_total_row = 66966 
issued_total_col = 109028 
Row_Bus_Util =  0.121715 
CoL_Bus_Util = 0.198165 
Either_Row_CoL_Bus_Util = 0.305940 
Issued_on_Two_Bus_Simul_Util = 0.013941 
issued_two_Eff = 0.045567 
queue_avg = 56.376816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.3768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381328 n_act=33736 n_pre=33720 n_ref_event=0 n_req=101553 n_rd=94118 n_rd_L2_A=0 n_write=0 n_wr_bk=15146 bw_util=0.7944
n_activity=524949 dram_eff=0.8326
bk0: 5752a 161384i bk1: 5815a 159960i bk2: 5864a 161936i bk3: 5887a 146923i bk4: 6075a 146858i bk5: 6024a 153363i bk6: 5945a 154223i bk7: 5954a 145118i bk8: 5863a 165820i bk9: 5922a 160255i bk10: 5750a 175566i bk11: 5840a 163654i bk12: 5913a 155118i bk13: 5885a 164210i bk14: 5856a 162339i bk15: 5773a 172325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667799
Row_Buffer_Locality_read = 0.704275
Row_Buffer_Locality_write = 0.206052
Bank_Level_Parallism = 12.131324
Bank_Level_Parallism_Col = 8.246580
Bank_Level_Parallism_Ready = 2.863421
write_to_read_ratio_blp_rw_average = 0.412879
GrpLevelPara = 3.718940 

BW Util details:
bwutil = 0.794377 
total_CMD = 550187 
util_bw = 437056 
Wasted_Col = 85632 
Wasted_Row = 1114 
Idle = 26385 

BW Util Bottlenecks: 
RCDc_limit = 115766 
RCDWRc_limit = 14319 
WTRc_limit = 145846 
RTWc_limit = 325346 
CCDLc_limit = 73526 
rwq = 0 
CCDLc_limit_alone = 38714 
WTRc_limit_alone = 137710 
RTWc_limit_alone = 298670 

Commands details: 
total_CMD = 550187 
n_nop = 381328 
Read = 94118 
Write = 0 
L2_Alloc = 0 
L2_WB = 15146 
n_act = 33736 
n_pre = 33720 
n_ref = 0 
n_req = 101553 
total_req = 109264 

Dual Bus Interface Util: 
issued_total_row = 67456 
issued_total_col = 109264 
Row_Bus_Util =  0.122606 
CoL_Bus_Util = 0.198594 
Either_Row_CoL_Bus_Util = 0.306912 
Issued_on_Two_Bus_Simul_Util = 0.014288 
issued_two_Eff = 0.046554 
queue_avg = 58.454693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.4547
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=382118 n_act=33521 n_pre=33505 n_ref_event=0 n_req=101043 n_rd=93610 n_rd_L2_A=0 n_write=0 n_wr_bk=15109 bw_util=0.7904
n_activity=524628 dram_eff=0.8289
bk0: 5784a 173238i bk1: 5818a 159671i bk2: 5992a 153176i bk3: 5740a 175894i bk4: 5921a 158838i bk5: 5970a 148231i bk6: 5822a 168114i bk7: 6010a 149879i bk8: 5788a 179781i bk9: 5716a 182799i bk10: 5861a 168105i bk11: 5893a 153001i bk12: 5865a 175366i bk13: 5796a 180408i bk14: 5852a 159720i bk15: 5782a 164455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668250
Row_Buffer_Locality_read = 0.704871
Row_Buffer_Locality_write = 0.207050
Bank_Level_Parallism = 11.941441
Bank_Level_Parallism_Col = 8.162845
Bank_Level_Parallism_Ready = 2.827996
write_to_read_ratio_blp_rw_average = 0.416463
GrpLevelPara = 3.704325 

BW Util details:
bwutil = 0.790415 
total_CMD = 550187 
util_bw = 434876 
Wasted_Col = 87307 
Wasted_Row = 1467 
Idle = 26537 

BW Util Bottlenecks: 
RCDc_limit = 117169 
RCDWRc_limit = 14181 
WTRc_limit = 145562 
RTWc_limit = 328393 
CCDLc_limit = 74767 
rwq = 0 
CCDLc_limit_alone = 39667 
WTRc_limit_alone = 137590 
RTWc_limit_alone = 301265 

Commands details: 
total_CMD = 550187 
n_nop = 382118 
Read = 93610 
Write = 0 
L2_Alloc = 0 
L2_WB = 15109 
n_act = 33521 
n_pre = 33505 
n_ref = 0 
n_req = 101043 
total_req = 108719 

Dual Bus Interface Util: 
issued_total_row = 67026 
issued_total_col = 108719 
Row_Bus_Util =  0.121824 
CoL_Bus_Util = 0.197604 
Either_Row_CoL_Bus_Util = 0.305476 
Issued_on_Two_Bus_Simul_Util = 0.013952 
issued_two_Eff = 0.045672 
queue_avg = 56.268543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.2685
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=382076 n_act=33438 n_pre=33422 n_ref_event=0 n_req=101378 n_rd=93965 n_rd_L2_A=0 n_write=0 n_wr_bk=15098 bw_util=0.7929
n_activity=524360 dram_eff=0.832
bk0: 5808a 166669i bk1: 5780a 167551i bk2: 5731a 168569i bk3: 5861a 164319i bk4: 6046a 153666i bk5: 5942a 159183i bk6: 5928a 160539i bk7: 5905a 160140i bk8: 5707a 195423i bk9: 5909a 172444i bk10: 5930a 174705i bk11: 6060a 157336i bk12: 5767a 177400i bk13: 6044a 157194i bk14: 5823a 164668i bk15: 5724a 182598i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670165
Row_Buffer_Locality_read = 0.706891
Row_Buffer_Locality_write = 0.204640
Bank_Level_Parallism = 11.886023
Bank_Level_Parallism_Col = 8.106063
Bank_Level_Parallism_Ready = 2.839041
write_to_read_ratio_blp_rw_average = 0.411061
GrpLevelPara = 3.715637 

BW Util details:
bwutil = 0.792916 
total_CMD = 550187 
util_bw = 436252 
Wasted_Col = 85969 
Wasted_Row = 1113 
Idle = 26853 

BW Util Bottlenecks: 
RCDc_limit = 114713 
RCDWRc_limit = 14015 
WTRc_limit = 144515 
RTWc_limit = 324672 
CCDLc_limit = 74587 
rwq = 0 
CCDLc_limit_alone = 39553 
WTRc_limit_alone = 136813 
RTWc_limit_alone = 297340 

Commands details: 
total_CMD = 550187 
n_nop = 382076 
Read = 93965 
Write = 0 
L2_Alloc = 0 
L2_WB = 15098 
n_act = 33438 
n_pre = 33422 
n_ref = 0 
n_req = 101378 
total_req = 109063 

Dual Bus Interface Util: 
issued_total_row = 66860 
issued_total_col = 109063 
Row_Bus_Util =  0.121522 
CoL_Bus_Util = 0.198229 
Either_Row_CoL_Bus_Util = 0.305552 
Issued_on_Two_Bus_Simul_Util = 0.014199 
issued_two_Eff = 0.046469 
queue_avg = 56.167492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=56.1675
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=550187 n_nop=381588 n_act=33468 n_pre=33452 n_ref_event=0 n_req=101745 n_rd=94307 n_rd_L2_A=0 n_write=0 n_wr_bk=15197 bw_util=0.7961
n_activity=525040 dram_eff=0.8343
bk0: 5738a 174113i bk1: 5872a 156421i bk2: 5897a 165606i bk3: 5903a 141131i bk4: 5990a 152712i bk5: 6032a 147228i bk6: 5899a 181279i bk7: 5953a 159727i bk8: 5769a 186365i bk9: 5785a 183708i bk10: 5954a 168989i bk11: 5904a 162704i bk12: 5870a 148489i bk13: 5902a 160715i bk14: 5959a 149212i bk15: 5880a 162888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671060
Row_Buffer_Locality_read = 0.706660
Row_Buffer_Locality_write = 0.219683
Bank_Level_Parallism = 12.033856
Bank_Level_Parallism_Col = 8.244674
Bank_Level_Parallism_Ready = 2.887387
write_to_read_ratio_blp_rw_average = 0.410215
GrpLevelPara = 3.723248 

BW Util details:
bwutil = 0.796122 
total_CMD = 550187 
util_bw = 438016 
Wasted_Col = 84345 
Wasted_Row = 1390 
Idle = 26436 

BW Util Bottlenecks: 
RCDc_limit = 113113 
RCDWRc_limit = 13887 
WTRc_limit = 147418 
RTWc_limit = 320559 
CCDLc_limit = 73474 
rwq = 0 
CCDLc_limit_alone = 38892 
WTRc_limit_alone = 139246 
RTWc_limit_alone = 294149 

Commands details: 
total_CMD = 550187 
n_nop = 381588 
Read = 94307 
Write = 0 
L2_Alloc = 0 
L2_WB = 15197 
n_act = 33468 
n_pre = 33452 
n_ref = 0 
n_req = 101745 
total_req = 109504 

Dual Bus Interface Util: 
issued_total_row = 66920 
issued_total_col = 109504 
Row_Bus_Util =  0.121631 
CoL_Bus_Util = 0.199031 
Either_Row_CoL_Bus_Util = 0.306439 
Issued_on_Two_Bus_Simul_Util = 0.014222 
issued_two_Eff = 0.046412 
queue_avg = 57.521099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.5211

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89821, Miss = 47013, Miss_rate = 0.523, Pending_hits = 1536, Reservation_fails = 703
L2_cache_bank[1]: Access = 86843, Miss = 47001, Miss_rate = 0.541, Pending_hits = 433, Reservation_fails = 0
L2_cache_bank[2]: Access = 87705, Miss = 47061, Miss_rate = 0.537, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[3]: Access = 88920, Miss = 46919, Miss_rate = 0.528, Pending_hits = 440, Reservation_fails = 96
L2_cache_bank[4]: Access = 86183, Miss = 47385, Miss_rate = 0.550, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[5]: Access = 89099, Miss = 47060, Miss_rate = 0.528, Pending_hits = 507, Reservation_fails = 368
L2_cache_bank[6]: Access = 89280, Miss = 46787, Miss_rate = 0.524, Pending_hits = 432, Reservation_fails = 147
L2_cache_bank[7]: Access = 85277, Miss = 47197, Miss_rate = 0.553, Pending_hits = 438, Reservation_fails = 165
L2_cache_bank[8]: Access = 89269, Miss = 47503, Miss_rate = 0.532, Pending_hits = 1671, Reservation_fails = 135
L2_cache_bank[9]: Access = 88311, Miss = 47139, Miss_rate = 0.534, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[10]: Access = 85687, Miss = 46765, Miss_rate = 0.546, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[11]: Access = 85581, Miss = 47099, Miss_rate = 0.550, Pending_hits = 416, Reservation_fails = 180
L2_cache_bank[12]: Access = 90449, Miss = 46990, Miss_rate = 0.520, Pending_hits = 523, Reservation_fails = 863
L2_cache_bank[13]: Access = 88087, Miss = 47288, Miss_rate = 0.537, Pending_hits = 470, Reservation_fails = 124
L2_cache_bank[14]: Access = 86409, Miss = 46973, Miss_rate = 0.544, Pending_hits = 430, Reservation_fails = 296
L2_cache_bank[15]: Access = 88484, Miss = 46965, Miss_rate = 0.531, Pending_hits = 435, Reservation_fails = 23
L2_cache_bank[16]: Access = 88440, Miss = 47018, Miss_rate = 0.532, Pending_hits = 1571, Reservation_fails = 0
L2_cache_bank[17]: Access = 85441, Miss = 47100, Miss_rate = 0.551, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[18]: Access = 86687, Miss = 46885, Miss_rate = 0.541, Pending_hits = 391, Reservation_fails = 133
L2_cache_bank[19]: Access = 90248, Miss = 46725, Miss_rate = 0.518, Pending_hits = 405, Reservation_fails = 271
L2_cache_bank[20]: Access = 88643, Miss = 46740, Miss_rate = 0.527, Pending_hits = 396, Reservation_fails = 828
L2_cache_bank[21]: Access = 89073, Miss = 47225, Miss_rate = 0.530, Pending_hits = 415, Reservation_fails = 794
L2_cache_bank[22]: Access = 88683, Miss = 47076, Miss_rate = 0.531, Pending_hits = 423, Reservation_fails = 28
L2_cache_bank[23]: Access = 87914, Miss = 47231, Miss_rate = 0.537, Pending_hits = 451, Reservation_fails = 0
L2_total_cache_accesses = 2110534
L2_total_cache_misses = 1129145
L2_total_cache_miss_rate = 0.5350
L2_total_cache_pending_hits = 14023
L2_total_cache_reservation_fails = 5154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 967366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14023
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 462317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 666828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14023
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2110534
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 377
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4777
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.219

icnt_total_pkts_mem_to_simt=2110534
icnt_total_pkts_simt_to_mem=2110534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2110534
Req_Network_cycles = 214543
Req_Network_injected_packets_per_cycle =       9.8373 
Req_Network_conflicts_per_cycle =       3.3589
Req_Network_conflicts_per_cycle_util =       3.4544
Req_Bank_Level_Parallism =      10.1170
Req_Network_in_buffer_full_per_cycle =       0.0008
Req_Network_in_buffer_avg_util =       4.9455
Req_Network_out_buffer_full_per_cycle =       0.0002
Req_Network_out_buffer_avg_util =      19.0678

Reply_Network_injected_packets_num = 2110534
Reply_Network_cycles = 214543
Reply_Network_injected_packets_per_cycle =        9.8373
Reply_Network_conflicts_per_cycle =        4.5602
Reply_Network_conflicts_per_cycle_util =       4.6923
Reply_Bank_Level_Parallism =      10.1222
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.6753
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3279
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 19 sec (1879 sec)
gpgpu_simulation_rate = 20353 (inst/sec)
gpgpu_simulation_rate = 114 (cycle/sec)
gpgpu_silicon_slowdown = 11973684x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad20c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad200..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700f9ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compressiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8compressiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (cc_afforest.1.sm_75.ptx:33) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (cc_afforest.1.sm_75.ptx:42) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (cc_afforest.1.sm_75.ptx:51) @%p3 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8compressiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compressiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8compressiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 73132
gpu_sim_insn = 16937173
gpu_ipc =     231.5973
gpu_tot_sim_cycle = 287675
gpu_tot_sim_insn = 55180769
gpu_tot_ipc =     191.8163
gpu_tot_issued_cta = 7160
gpu_occupancy = 92.5732% 
gpu_tot_occupancy = 82.8684% 
max_total_param_size = 0
gpu_stall_dramfull = 524927
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      15.2471
partiton_level_parallism_total  =      11.2126
partiton_level_parallism_util =      16.4992
partiton_level_parallism_util_total  =      11.6969
L2_BW  =     665.9922 GB/Sec
L2_BW_total  =     489.7661 GB/Sec
gpu_total_sim_rate=21280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 120332, Miss = 95810, Miss_rate = 0.796, Pending_hits = 11238, Reservation_fails = 221129
	L1D_cache_core[1]: Access = 123730, Miss = 97951, Miss_rate = 0.792, Pending_hits = 10855, Reservation_fails = 204204
	L1D_cache_core[2]: Access = 120217, Miss = 96768, Miss_rate = 0.805, Pending_hits = 11269, Reservation_fails = 247407
	L1D_cache_core[3]: Access = 122514, Miss = 96675, Miss_rate = 0.789, Pending_hits = 10944, Reservation_fails = 222470
	L1D_cache_core[4]: Access = 119226, Miss = 96203, Miss_rate = 0.807, Pending_hits = 11400, Reservation_fails = 225287
	L1D_cache_core[5]: Access = 123332, Miss = 97730, Miss_rate = 0.792, Pending_hits = 11098, Reservation_fails = 199300
	L1D_cache_core[6]: Access = 121330, Miss = 97129, Miss_rate = 0.801, Pending_hits = 11167, Reservation_fails = 226033
	L1D_cache_core[7]: Access = 122323, Miss = 98163, Miss_rate = 0.802, Pending_hits = 10959, Reservation_fails = 260183
	L1D_cache_core[8]: Access = 120454, Miss = 96293, Miss_rate = 0.799, Pending_hits = 10910, Reservation_fails = 231463
	L1D_cache_core[9]: Access = 121540, Miss = 96845, Miss_rate = 0.797, Pending_hits = 11079, Reservation_fails = 217597
	L1D_cache_core[10]: Access = 122586, Miss = 97450, Miss_rate = 0.795, Pending_hits = 10534, Reservation_fails = 241813
	L1D_cache_core[11]: Access = 124547, Miss = 98209, Miss_rate = 0.789, Pending_hits = 10869, Reservation_fails = 193935
	L1D_cache_core[12]: Access = 124032, Miss = 98248, Miss_rate = 0.792, Pending_hits = 11192, Reservation_fails = 209196
	L1D_cache_core[13]: Access = 123610, Miss = 99035, Miss_rate = 0.801, Pending_hits = 11049, Reservation_fails = 252085
	L1D_cache_core[14]: Access = 126941, Miss = 99472, Miss_rate = 0.784, Pending_hits = 10923, Reservation_fails = 197684
	L1D_cache_core[15]: Access = 126100, Miss = 99154, Miss_rate = 0.786, Pending_hits = 10924, Reservation_fails = 192163
	L1D_cache_core[16]: Access = 126758, Miss = 100052, Miss_rate = 0.789, Pending_hits = 11295, Reservation_fails = 188822
	L1D_cache_core[17]: Access = 124316, Miss = 98577, Miss_rate = 0.793, Pending_hits = 11230, Reservation_fails = 191041
	L1D_cache_core[18]: Access = 123011, Miss = 98261, Miss_rate = 0.799, Pending_hits = 10851, Reservation_fails = 226324
	L1D_cache_core[19]: Access = 119462, Miss = 95939, Miss_rate = 0.803, Pending_hits = 11047, Reservation_fails = 234432
	L1D_cache_core[20]: Access = 121723, Miss = 96972, Miss_rate = 0.797, Pending_hits = 11273, Reservation_fails = 200999
	L1D_cache_core[21]: Access = 121330, Miss = 97054, Miss_rate = 0.800, Pending_hits = 10286, Reservation_fails = 270098
	L1D_cache_core[22]: Access = 122151, Miss = 97480, Miss_rate = 0.798, Pending_hits = 10683, Reservation_fails = 222947
	L1D_cache_core[23]: Access = 123749, Miss = 97894, Miss_rate = 0.791, Pending_hits = 10712, Reservation_fails = 220377
	L1D_cache_core[24]: Access = 121452, Miss = 97459, Miss_rate = 0.802, Pending_hits = 11403, Reservation_fails = 237281
	L1D_cache_core[25]: Access = 122168, Miss = 97066, Miss_rate = 0.795, Pending_hits = 11162, Reservation_fails = 197434
	L1D_cache_core[26]: Access = 123389, Miss = 97796, Miss_rate = 0.793, Pending_hits = 11266, Reservation_fails = 189547
	L1D_cache_core[27]: Access = 121514, Miss = 97496, Miss_rate = 0.802, Pending_hits = 11505, Reservation_fails = 210706
	L1D_cache_core[28]: Access = 120381, Miss = 96594, Miss_rate = 0.802, Pending_hits = 11223, Reservation_fails = 229331
	L1D_cache_core[29]: Access = 121477, Miss = 97285, Miss_rate = 0.801, Pending_hits = 11379, Reservation_fails = 218386
	L1D_total_cache_accesses = 3675695
	L1D_total_cache_misses = 2927060
	L1D_total_cache_miss_rate = 0.7963
	L1D_total_cache_pending_hits = 331725
	L1D_total_cache_reservation_fails = 6579674
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.346
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 331715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2018871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6578494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 848058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 331715
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3568136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107559

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2668
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1077768
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5498058
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1167
ctas_completed 7160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2245, 2303, 2295, 2354, 2352, 2431, 2325, 2265, 2323, 2292, 2334, 2303, 2252, 2333, 2265, 2195, 2137, 2242, 2188, 2164, 2185, 2300, 2213, 2229, 2286, 2374, 2358, 2253, 2302, 2225, 2322, 2266, 
gpgpu_n_tot_thrd_icount = 70729280
gpgpu_n_tot_w_icount = 2210290
gpgpu_n_stall_shd_mem = 3103841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3118024
gpgpu_n_mem_write_global = 107559
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8265109
gpgpu_n_store_insn = 270795
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6415360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2659042
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444663
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3103668	W0_Idle:225331	W0_Scoreboard:27628503	W1:80988	W2:15695	W3:9049	W4:8942	W5:11969	W6:16877	W7:20934	W8:25804	W9:27669	W10:27796	W11:24524	W12:19760	W13:13454	W14:8243	W15:4591	W16:2290	W17:945	W18:463	W19:174	W20:239	W21:435	W22:1414	W23:3266	W24:8016	W25:14535	W26:27526	W27:45704	W28:74622	W29:108200	W30:151387	W31:166387	W32:1288392
single_issue_nums: WS0:552794	WS1:553108	WS2:552261	WS3:552127	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22935432 {8:2866929,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4302360 {40:107559,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10043800 {40:251095,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 114677160 {40:2866929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 860472 {8:107559,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10043800 {40:251095,}
maxmflatency = 3142 
max_icnt2mem_latency = 1664 
maxmrqlatency = 2071 
max_icnt2sh_latency = 279 
averagemflatency = 558 
avg_icnt2mem_latency = 165 
avg_mrq_latency = 112 
avg_icnt2sh_latency = 12 
mrq_lat_table:244635 	19404 	29619 	61514 	124092 	186242 	230182 	243208 	148349 	28014 	732 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	389619 	1398897 	1161887 	270544 	4636 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	82434 	51634 	29958 	17441 	943741 	618390 	731364 	649371 	90947 	10303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1554604 	623276 	388272 	296972 	230810 	115617 	15809 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	89 	186 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        61        63        64        64        64        63        63        64        64        64        64        64        64        64 
dram[1]:        64        64        60        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        62        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[3]:        64        65        64        61        64        64        64        64        63        64        64        64        64        65        64        64 
dram[4]:        64        64        63        60        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        59        61        64        64        64        64        64        64        64        64        64        65        64        64 
dram[6]:        64        64        60        60        64        64        64        64        63        66        64        64        64        64        64        64 
dram[7]:        64        64        63        62        64        64        64        64        63        64        64        64        64        64        64        64 
dram[8]:        64        64        64        60        64        64        64        64        64        65        64        64        64        64        64        64 
dram[9]:        64        64        64        62        64        64        60        60        64        64        64        64        64        64        64        64 
dram[10]:        64        64        61        61        64        64        62        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        59        63        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7216      6661      7242      7311      7576      7608      7719      7741      7961     11170      7754      7698      7656      7739      7468      7567 
dram[1]:      6445      6326      7200      7249      7504      7591     10825      7592      7747      7724      7724      7684      7724      7776      7600      7619 
dram[2]:      7665      7707      6785     10073      7597      7611      7755      7757      7748      7825      7749      7700      7739      7545      7638      7592 
dram[3]:      6031      7083      6634      6897      7607     10828     10224      7711      6181      7707     10413      7707      7571      8707      7603      7811 
dram[4]:      7575      5991      7618      6675      7577      8168      7648      7670     11133      7586     11287     12893      7701      9193      7721      7564 
dram[5]:      6556      7646      7188      7244      7555      7641      7694      7644      9780      7746     11042      7757      7682      7764      7665      7775 
dram[6]:      6190      6949      7296      7310      7596      7618      9035      7647      7754     11336      7729     10694      7710      7709      7656      7548 
dram[7]:      7580      7474      7705      6510      7573      7517      7667      7676      7847      7788      7730      7764      7550      7477      6905      7584 
dram[8]:      6544      7540      6619      6982      7460      8331      7686     11322      7688     10298      7774      7861      7605      7223      7381      7658 
dram[9]:      6335      7088      6068      6254      7537     13162      7681     10335      7752      7693      7764      7846     11287      7669      7771      7368 
dram[10]:      6145      6613      6224      6984      7563     10520      7515      7498      7706      7708      7279      7835      7554      7970      7650      7861 
dram[11]:      7505      7364      6931      6259      7598      7641      9525     10593      7675      7708      7891      9906      7691      7918      7596      7806 
average row accesses per activate:
dram[0]:  3.083596  3.170103  3.147340  3.183234  3.096025  3.219842  3.031088  3.242056  3.192254  3.315712  3.177986  3.204684  3.165007  3.322948  3.201329  3.223895 
dram[1]:  3.065454  3.138863  3.128474  3.138440  3.220277  3.165508  3.151794  3.101922  3.225221  3.348907  3.394777  3.195247  3.290865  3.303045  3.182915  3.180876 
dram[2]:  3.209871  3.126484  3.097463  3.176793  3.220111  3.177060  3.083819  3.084049  3.304241  3.229555  3.277143  3.269176  3.167046  3.228350  3.160000  3.196097 
dram[3]:  3.209357  3.165189  3.181691  3.205950  3.164276  3.172946  3.183924  3.130125  3.309756  3.247301  3.482564  3.221077  3.283510  3.283190  3.108133  3.158329 
dram[4]:  3.161909  3.174239  3.125781  3.173754  3.081105  3.113199  3.231623  3.201287  3.217738  3.275746  3.216790  3.301070  3.116682  3.281265  3.124494  3.239588 
dram[5]:  3.189240  3.161096  3.162769  3.167197  3.147855  3.207653  3.221495  3.187443  3.298017  3.254667  3.182326  3.352913  3.160316  3.198669  3.240758  3.191231 
dram[6]:  3.137355  3.153954  3.181903  3.174034  3.137471  3.294643  3.091603  3.233165  3.356225  3.272158  3.320935  3.292533  3.200467  3.160614  3.093262  3.290492 
dram[7]:  3.212335  3.142989  3.192022  3.120744  3.264761  3.218045  3.139344  3.187558  3.256951  3.295969  3.273031  3.228128  3.195202  3.320494  3.196729  3.083854 
dram[8]:  3.104244  3.121281  3.142265  3.177798  3.243590  3.202462  3.132552  3.116123  3.278126  3.258907  3.290005  3.277161  3.236509  3.170302  3.072040  3.220630 
dram[9]:  3.118894  3.189582  3.121118  3.193241  3.251991  3.157420  3.227488  3.168165  3.208035  3.370370  3.259578  3.227037  3.143852  3.220038  3.108626  3.101656 
dram[10]:  3.127591  3.206327  3.155294  3.189302  3.218380  3.255059  3.064545  3.298187  3.270833  3.303614  3.223839  3.206566  3.219020  3.161159  3.181776  3.251345 
dram[11]:  3.166194  3.193683  3.271001  3.184114  3.153777  3.168761  3.168747  3.236744  3.253041  3.318833  3.221910  3.259506  3.267081  3.299470  3.109368  3.176416 
average row locality = 1315992/411278 = 3.199763
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6336      6285      6394      6434      6423      6390      6498      6429      6351      6282      6292      6337      6219      6245      6257      6362 
dram[1]:      6249      6345      6344      6299      6454      6360      6345      6410      6444      6276      6289      6371      6365      6334      6347      6268 
dram[2]:      6420      6337      6437      6420      6444      6473      6348      6338      6232      6269      6392      6442      6462      6178      6453      6390 
dram[3]:      6271      6297      6361      6477      6326      6465      6469      6487      6294      6161      6297      6389      6326      6372      6237      6363 
dram[4]:      6256      6283      6468      6402      6499      6451      6485      6458      6355      6327      6483      6318      6338      6281      6422      6394 
dram[5]:      6259      6317      6245      6419      6258      6337      6394      6448      6324      6321      6366      6410      6318      6251      6350      6342 
dram[6]:      6276      6277      6303      6325      6331      6504      6374      6533      6307      6312      6462      6467      6365      6308      6393      6374 
dram[7]:      6318      6301      6365      6385      6434      6373      6378      6405      6306      6231      6365      6389      6289      6247      6329      6403 
dram[8]:      6222      6300      6332      6368      6566      6520      6446      6447      6317      6366      6203      6294      6395      6358      6329      6252 
dram[9]:      6272      6289      6500      6217      6423      6474      6302      6498      6230      6168      6307      6348      6317      6243      6311      6245 
dram[10]:      6281      6270      6211      6335      6545      6423      6416      6385      6150      6365      6389      6506      6233      6488      6277      6184 
dram[11]:      6213      6353      6381      6386      6493      6532      6379      6445      6220      6241      6416      6367      6331      6367      6426      6334 
total dram reads = 1219870
bank skew: 6566/6150 = 1.07
chip skew: 102220/101144 = 1.01
number of total write accesses:
dram[0]:      1117      1041      1128      1111      1102      1138      1133      1132      1082      1054      1053      1090      1006      1014      1054      1086 
dram[1]:      1052      1090      1121      1076      1112      1039      1121      1143      1064      1004      1035      1082      1043      1053      1078      1046 
dram[2]:      1144      1107      1126      1122      1073      1087      1141      1081      1056      1040      1063      1080      1065      1057      1089      1084 
dram[3]:      1096      1077      1077      1141      1094      1111      1131      1131      1038      1022      1069      1069      1048      1076      1088      1089 
dram[4]:      1069      1081      1153      1120      1132      1097      1101      1107      1081      1030      1079      1019      1055      1021      1131      1121 
dram[5]:      1082      1054      1128      1160      1078      1130      1111      1116      1049      1051      1068      1081      1034      1022      1073      1058 
dram[6]:      1048      1082      1069      1099      1094      1112      1103      1117      1065      1042      1063      1088      1043      1034      1142      1099 
dram[7]:      1064      1053      1102      1067      1094      1053      1114      1102      1051      1034      1052      1043      1105      1029      1095      1098 
dram[8]:      1077      1108      1040      1110      1098      1084      1121      1152      1023      1045      1047      1056      1058      1053      1082      1061 
dram[9]:      1065      1067      1128      1076      1112      1086      1069      1152      1048      1031      1075      1096      1022      1005      1077      1093 
dram[10]:      1095      1108      1080      1118      1098      1039      1138      1162       982      1040      1042      1111      1015      1071      1071       997 
dram[11]:      1068      1113      1122      1167      1102      1121      1076      1154      1023      1047      1007      1060      1065      1057      1080      1085 
total dram writes = 207351
bank skew: 1167/982 = 1.19
chip skew: 17415/17156 = 1.02
average mf latency per bank:
dram[0]:        965       924      1825      1842      1633      1460      1288      1247      1201      1104      1102      1024      1066       998      1038       942
dram[1]:        872       931      1807      1796      1486      1437      1172      1153      1115      1079      1020       993       975       993       898       921
dram[2]:       1746      1188      2777      2029      2623      1682      2274      1601      2036      1361      2094      1366      1900      1280      1779      1202
dram[3]:        937       899      1712      1643      1409      1376      1177      1247      1171      1074      1069      1025       969      1010       938       964
dram[4]:       1300      1083      2010      1967      1767      1632      1688      1332      1479      1250      1421      1233      1444      1145      1325      1071
dram[5]:        836       832      1485      1521      1354      1368      1132      1188      1056      1010       935      1030       912       965       880       883
dram[6]:       1009      1016      2129      1785      1516      1497      1387      1275      1213      1277      1195      1126      1112      1095      1063       999
dram[7]:        988       902      1662      1662      1518      1402      1343      1276      1155      1119      1157      1046      1161      1057      1029       927
dram[8]:        932       960      1749      1772      1467      1593      1244      1324      1140      1139      1085      1094       977      1047       946      1025
dram[9]:        852       918      1614      1934      1392      1414      1219      1247      1044      1147      1044      1002       994       950       890       930
dram[10]:        885       823      1856      1523      1484      1405      1098      1232      1064      1043       995      1031       962       930       952       918
dram[11]:        953       983      1638      1804      1329      1459      1258      1259      1089      1152      1017      1027       989      1008       903      1011
maximum mf latency per bank:
dram[0]:       2070      1983      2152      2178      2440      2418      2054      2175      2280      1860      2005      2144      2321      2143      1943      1831
dram[1]:       1807      2030      1812      1906      2002      1930      2148      2218      2106      2071      1932      1925      2241      1775      2113      1944
dram[2]:       2674      2351      3142      2213      3104      2023      2799      1962      2820      2150      2879      2173      2698      2046      2839      2062
dram[3]:       1958      1889      1864      2019      2148      2021      1973      1913      1940      2101      2635      2142      2199      2360      2010      1859
dram[4]:       2138      2087      2365      1963      2567      2208      2449      2070      2508      2129      2382      2039      2223      2079      2390      2165
dram[5]:       2035      1784      2021      2373      2067      1854      2169      1873      2061      1784      2129      1901      1902      2108      1796      2110
dram[6]:       2143      2107      2435      2159      2216      2024      2261      2289      2267      2112      2314      2142      2734      2362      2351      2184
dram[7]:       2067      2082      2157      1987      2783      2015      2271      2020      2265      2147      2875      1945      2143      2068      2286      2097
dram[8]:       2072      2300      2046      2177      2052      2154      1914      1974      2267      2074      1926      2605      1995      1876      1832      1812
dram[9]:       1895      1977      2221      1943      2497      2221      1833      2171      2212      2163      2106      2001      2187      1887      1842      1888
dram[10]:       2100      1858      2098      1975      2273      2327      1971      2016      2064      2184      1892      1992      2181      1976      1904      1972
dram[11]:       1920      2329      1859      1853      2293      2309      2099      2001      2329      1871      1839      1867      2091      1894      2284      2449

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=557983 n_act=34402 n_pre=34386 n_ref_event=0 n_req=109531 n_rd=101534 n_rd_L2_A=0 n_write=0 n_wr_bk=17341 bw_util=0.6445
n_activity=626431 dram_eff=0.7591
bk0: 6336a 340772i bk1: 6285a 349923i bk2: 6394a 343142i bk3: 6434a 339875i bk4: 6423a 344164i bk5: 6390a 337507i bk6: 6498a 331699i bk7: 6429a 337121i bk8: 6351a 339055i bk9: 6282a 349339i bk10: 6292a 346245i bk11: 6337a 342064i bk12: 6219a 356239i bk13: 6245a 352856i bk14: 6257a 354797i bk15: 6362a 342257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685915
Row_Buffer_Locality_read = 0.722901
Row_Buffer_Locality_write = 0.216331
Bank_Level_Parallism = 11.099916
Bank_Level_Parallism_Col = 7.647431
Bank_Level_Parallism_Ready = 2.690728
write_to_read_ratio_blp_rw_average = 0.414188
GrpLevelPara = 3.538459 

BW Util details:
bwutil = 0.644545 
total_CMD = 737730 
util_bw = 475500 
Wasted_Col = 105393 
Wasted_Row = 7044 
Idle = 149793 

BW Util Bottlenecks: 
RCDc_limit = 120613 
RCDWRc_limit = 17841 
WTRc_limit = 151158 
RTWc_limit = 334734 
CCDLc_limit = 79730 
rwq = 0 
CCDLc_limit_alone = 44353 
WTRc_limit_alone = 143058 
RTWc_limit_alone = 307457 

Commands details: 
total_CMD = 737730 
n_nop = 557983 
Read = 101534 
Write = 0 
L2_Alloc = 0 
L2_WB = 17341 
n_act = 34402 
n_pre = 34386 
n_ref = 0 
n_req = 109531 
total_req = 118875 

Dual Bus Interface Util: 
issued_total_row = 68788 
issued_total_col = 118875 
Row_Bus_Util =  0.093243 
CoL_Bus_Util = 0.161136 
Either_Row_CoL_Bus_Util = 0.243649 
Issued_on_Two_Bus_Simul_Util = 0.010730 
issued_two_Eff = 0.044040 
queue_avg = 42.424541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4245
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558383 n_act=34206 n_pre=34190 n_ref_event=0 n_req=109441 n_rd=101500 n_rd_L2_A=0 n_write=0 n_wr_bk=17159 bw_util=0.6434
n_activity=627007 dram_eff=0.757
bk0: 6249a 356702i bk1: 6345a 336307i bk2: 6344a 337766i bk3: 6299a 335251i bk4: 6454a 328394i bk5: 6360a 345097i bk6: 6345a 342498i bk7: 6410a 323029i bk8: 6444a 344026i bk9: 6276a 367828i bk10: 6289a 361440i bk11: 6371a 349012i bk12: 6365a 356855i bk13: 6334a 344084i bk14: 6347a 333016i bk15: 6268a 355379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687448
Row_Buffer_Locality_read = 0.724621
Row_Buffer_Locality_write = 0.212316
Bank_Level_Parallism = 11.081354
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.707842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.643374 
total_CMD = 737730 
util_bw = 474636 
Wasted_Col = 106411 
Wasted_Row = 7194 
Idle = 149489 

BW Util Bottlenecks: 
RCDc_limit = 121213 
RCDWRc_limit = 17284 
WTRc_limit = 148232 
RTWc_limit = 344758 
CCDLc_limit = 81838 
rwq = 0 
CCDLc_limit_alone = 46683 
WTRc_limit_alone = 140560 
RTWc_limit_alone = 317275 

Commands details: 
total_CMD = 737730 
n_nop = 558383 
Read = 101500 
Write = 0 
L2_Alloc = 0 
L2_WB = 17159 
n_act = 34206 
n_pre = 34190 
n_ref = 0 
n_req = 109441 
total_req = 118659 

Dual Bus Interface Util: 
issued_total_row = 68396 
issued_total_col = 118659 
Row_Bus_Util =  0.092711 
CoL_Bus_Util = 0.160843 
Either_Row_CoL_Bus_Util = 0.243107 
Issued_on_Two_Bus_Simul_Util = 0.010448 
issued_two_Eff = 0.042978 
queue_avg = 42.563229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.5632
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=557040 n_act=34553 n_pre=34537 n_ref_event=0 n_req=110098 n_rd=102035 n_rd_L2_A=0 n_write=0 n_wr_bk=17415 bw_util=0.6477
n_activity=625200 dram_eff=0.7642
bk0: 6420a 326928i bk1: 6337a 337602i bk2: 6437a 327890i bk3: 6420a 317116i bk4: 6444a 330470i bk5: 6473a 327736i bk6: 6348a 331230i bk7: 6338a 336352i bk8: 6232a 367219i bk9: 6269a 345590i bk10: 6392a 337674i bk11: 6442a 341056i bk12: 6462a 330324i bk13: 6178a 347975i bk14: 6453a 336298i bk15: 6390a 334300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686161
Row_Buffer_Locality_read = 0.723134
Row_Buffer_Locality_write = 0.218281
Bank_Level_Parallism = 11.348932
Bank_Level_Parallism_Col = 7.840904
Bank_Level_Parallism_Ready = 2.721877
write_to_read_ratio_blp_rw_average = 0.421394
GrpLevelPara = 3.576602 

BW Util details:
bwutil = 0.647662 
total_CMD = 737730 
util_bw = 477800 
Wasted_Col = 102905 
Wasted_Row = 6157 
Idle = 150868 

BW Util Bottlenecks: 
RCDc_limit = 117635 
RCDWRc_limit = 16652 
WTRc_limit = 148904 
RTWc_limit = 359162 
CCDLc_limit = 83500 
rwq = 0 
CCDLc_limit_alone = 46555 
WTRc_limit_alone = 140651 
RTWc_limit_alone = 330470 

Commands details: 
total_CMD = 737730 
n_nop = 557040 
Read = 102035 
Write = 0 
L2_Alloc = 0 
L2_WB = 17415 
n_act = 34553 
n_pre = 34537 
n_ref = 0 
n_req = 110098 
total_req = 119450 

Dual Bus Interface Util: 
issued_total_row = 69090 
issued_total_col = 119450 
Row_Bus_Util =  0.093652 
CoL_Bus_Util = 0.161916 
Either_Row_CoL_Bus_Util = 0.244927 
Issued_on_Two_Bus_Simul_Util = 0.010641 
issued_two_Eff = 0.043445 
queue_avg = 44.778202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558407 n_act=34090 n_pre=34074 n_ref_event=0 n_req=109653 n_rd=101592 n_rd_L2_A=0 n_write=0 n_wr_bk=17357 bw_util=0.6449
n_activity=626747 dram_eff=0.7592
bk0: 6271a 342510i bk1: 6297a 349121i bk2: 6361a 353231i bk3: 6477a 334432i bk4: 6326a 351823i bk5: 6465a 331468i bk6: 6469a 330743i bk7: 6487a 343971i bk8: 6294a 359318i bk9: 6161a 376271i bk10: 6297a 358313i bk11: 6389a 355711i bk12: 6326a 339496i bk13: 6372a 337062i bk14: 6237a 351284i bk15: 6363a 340529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689110
Row_Buffer_Locality_read = 0.725677
Row_Buffer_Locality_write = 0.228260
Bank_Level_Parallism = 11.026043
Bank_Level_Parallism_Col = 7.645394
Bank_Level_Parallism_Ready = 2.706466
write_to_read_ratio_blp_rw_average = 0.414207
GrpLevelPara = 3.550618 

BW Util details:
bwutil = 0.644946 
total_CMD = 737730 
util_bw = 475796 
Wasted_Col = 105146 
Wasted_Row = 6760 
Idle = 150028 

BW Util Bottlenecks: 
RCDc_limit = 119652 
RCDWRc_limit = 17356 
WTRc_limit = 152727 
RTWc_limit = 338870 
CCDLc_limit = 79714 
rwq = 0 
CCDLc_limit_alone = 44598 
WTRc_limit_alone = 144597 
RTWc_limit_alone = 311884 

Commands details: 
total_CMD = 737730 
n_nop = 558407 
Read = 101592 
Write = 0 
L2_Alloc = 0 
L2_WB = 17357 
n_act = 34090 
n_pre = 34074 
n_ref = 0 
n_req = 109653 
total_req = 118949 

Dual Bus Interface Util: 
issued_total_row = 68164 
issued_total_col = 118949 
Row_Bus_Util =  0.092397 
CoL_Bus_Util = 0.161236 
Either_Row_CoL_Bus_Util = 0.243074 
Issued_on_Two_Bus_Simul_Util = 0.010559 
issued_two_Eff = 0.043441 
queue_avg = 42.430489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.4305
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=556903 n_act=34600 n_pre=34584 n_ref_event=0 n_req=110306 n_rd=102220 n_rd_L2_A=0 n_write=0 n_wr_bk=17397 bw_util=0.6486
n_activity=626503 dram_eff=0.7637
bk0: 6256a 341007i bk1: 6283a 343298i bk2: 6468a 318692i bk3: 6402a 326288i bk4: 6499a 322284i bk5: 6451a 335729i bk6: 6485a 336864i bk7: 6458a 335985i bk8: 6355a 348668i bk9: 6327a 350501i bk10: 6483a 338800i bk11: 6318a 349057i bk12: 6338a 337724i bk13: 6281a 350081i bk14: 6422a 329360i bk15: 6394a 325469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686327
Row_Buffer_Locality_read = 0.723449
Row_Buffer_Locality_write = 0.217042
Bank_Level_Parallism = 11.307306
Bank_Level_Parallism_Col = 7.786047
Bank_Level_Parallism_Ready = 2.746055
write_to_read_ratio_blp_rw_average = 0.417084
GrpLevelPara = 3.563706 

BW Util details:
bwutil = 0.648568 
total_CMD = 737730 
util_bw = 478468 
Wasted_Col = 103200 
Wasted_Row = 6071 
Idle = 149991 

BW Util Bottlenecks: 
RCDc_limit = 118598 
RCDWRc_limit = 17223 
WTRc_limit = 151691 
RTWc_limit = 343662 
CCDLc_limit = 79752 
rwq = 0 
CCDLc_limit_alone = 44075 
WTRc_limit_alone = 143532 
RTWc_limit_alone = 316144 

Commands details: 
total_CMD = 737730 
n_nop = 556903 
Read = 102220 
Write = 0 
L2_Alloc = 0 
L2_WB = 17397 
n_act = 34600 
n_pre = 34584 
n_ref = 0 
n_req = 110306 
total_req = 119617 

Dual Bus Interface Util: 
issued_total_row = 69184 
issued_total_col = 119617 
Row_Bus_Util =  0.093780 
CoL_Bus_Util = 0.162142 
Either_Row_CoL_Bus_Util = 0.245113 
Issued_on_Two_Bus_Simul_Util = 0.010809 
issued_two_Eff = 0.044097 
queue_avg = 44.748573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.7486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558809 n_act=34097 n_pre=34081 n_ref_event=0 n_req=109348 n_rd=101359 n_rd_L2_A=0 n_write=0 n_wr_bk=17295 bw_util=0.6433
n_activity=624988 dram_eff=0.7594
bk0: 6259a 359483i bk1: 6317a 343025i bk2: 6245a 348009i bk3: 6419a 328771i bk4: 6258a 345601i bk5: 6337a 334171i bk6: 6394a 344799i bk7: 6448a 347211i bk8: 6324a 352568i bk9: 6321a 356231i bk10: 6366a 355743i bk11: 6410a 343260i bk12: 6318a 342151i bk13: 6251a 351057i bk14: 6350a 342753i bk15: 6342a 345338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688179
Row_Buffer_Locality_read = 0.725274
Row_Buffer_Locality_write = 0.217549
Bank_Level_Parallism = 11.064078
Bank_Level_Parallism_Col = 7.684924
Bank_Level_Parallism_Ready = 2.744213
write_to_read_ratio_blp_rw_average = 0.412376
GrpLevelPara = 3.548541 

BW Util details:
bwutil = 0.643346 
total_CMD = 737730 
util_bw = 474616 
Wasted_Col = 105318 
Wasted_Row = 6853 
Idle = 150943 

BW Util Bottlenecks: 
RCDc_limit = 120677 
RCDWRc_limit = 17502 
WTRc_limit = 151334 
RTWc_limit = 342776 
CCDLc_limit = 79020 
rwq = 0 
CCDLc_limit_alone = 44242 
WTRc_limit_alone = 143272 
RTWc_limit_alone = 316060 

Commands details: 
total_CMD = 737730 
n_nop = 558809 
Read = 101359 
Write = 0 
L2_Alloc = 0 
L2_WB = 17295 
n_act = 34097 
n_pre = 34081 
n_ref = 0 
n_req = 109348 
total_req = 118654 

Dual Bus Interface Util: 
issued_total_row = 68178 
issued_total_col = 118654 
Row_Bus_Util =  0.092416 
CoL_Bus_Util = 0.160837 
Either_Row_CoL_Bus_Util = 0.242529 
Issued_on_Two_Bus_Simul_Util = 0.010723 
issued_two_Eff = 0.044215 
queue_avg = 42.036133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0361
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=557825 n_act=34235 n_pre=34219 n_ref_event=0 n_req=109902 n_rd=101911 n_rd_L2_A=0 n_write=0 n_wr_bk=17300 bw_util=0.6464
n_activity=627471 dram_eff=0.7599
bk0: 6276a 349708i bk1: 6277a 345530i bk2: 6303a 352116i bk3: 6325a 345845i bk4: 6331a 342902i bk5: 6504a 334966i bk6: 6374a 340260i bk7: 6533a 330685i bk8: 6307a 358794i bk9: 6312a 357444i bk10: 6462a 348776i bk11: 6467a 333180i bk12: 6365a 342389i bk13: 6308a 340030i bk14: 6393a 325002i bk15: 6374a 346709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688495
Row_Buffer_Locality_read = 0.724809
Row_Buffer_Locality_write = 0.225379
Bank_Level_Parallism = 11.112119
Bank_Level_Parallism_Col = 7.707863
Bank_Level_Parallism_Ready = 2.726077
write_to_read_ratio_blp_rw_average = 0.413860
GrpLevelPara = 3.551450 

BW Util details:
bwutil = 0.646367 
total_CMD = 737730 
util_bw = 476844 
Wasted_Col = 105433 
Wasted_Row = 6409 
Idle = 149044 

BW Util Bottlenecks: 
RCDc_limit = 120327 
RCDWRc_limit = 17349 
WTRc_limit = 154163 
RTWc_limit = 345263 
CCDLc_limit = 80984 
rwq = 0 
CCDLc_limit_alone = 44573 
WTRc_limit_alone = 145585 
RTWc_limit_alone = 317430 

Commands details: 
total_CMD = 737730 
n_nop = 557825 
Read = 101911 
Write = 0 
L2_Alloc = 0 
L2_WB = 17300 
n_act = 34235 
n_pre = 34219 
n_ref = 0 
n_req = 109902 
total_req = 119211 

Dual Bus Interface Util: 
issued_total_row = 68454 
issued_total_col = 119211 
Row_Bus_Util =  0.092790 
CoL_Bus_Util = 0.161592 
Either_Row_CoL_Bus_Util = 0.243863 
Issued_on_Two_Bus_Simul_Util = 0.010519 
issued_two_Eff = 0.043134 
queue_avg = 42.921715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.9217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558480 n_act=34146 n_pre=34130 n_ref_event=0 n_req=109488 n_rd=101518 n_rd_L2_A=0 n_write=0 n_wr_bk=17156 bw_util=0.6435
n_activity=624655 dram_eff=0.7599
bk0: 6318a 346201i bk1: 6301a 350365i bk2: 6365a 350402i bk3: 6385a 349349i bk4: 6434a 328869i bk5: 6373a 350072i bk6: 6378a 339306i bk7: 6405a 343419i bk8: 6306a 351364i bk9: 6231a 363734i bk10: 6365a 347341i bk11: 6389a 356065i bk12: 6289a 344791i bk13: 6247a 355618i bk14: 6329a 351214i bk15: 6403a 334039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688130
Row_Buffer_Locality_read = 0.725093
Row_Buffer_Locality_write = 0.217315
Bank_Level_Parallism = 11.025194
Bank_Level_Parallism_Col = 7.655092
Bank_Level_Parallism_Ready = 2.744275
write_to_read_ratio_blp_rw_average = 0.412168
GrpLevelPara = 3.540105 

BW Util details:
bwutil = 0.643455 
total_CMD = 737730 
util_bw = 474696 
Wasted_Col = 105292 
Wasted_Row = 6746 
Idle = 150996 

BW Util Bottlenecks: 
RCDc_limit = 118933 
RCDWRc_limit = 17630 
WTRc_limit = 148804 
RTWc_limit = 344310 
CCDLc_limit = 80831 
rwq = 0 
CCDLc_limit_alone = 44926 
WTRc_limit_alone = 140784 
RTWc_limit_alone = 316425 

Commands details: 
total_CMD = 737730 
n_nop = 558480 
Read = 101518 
Write = 0 
L2_Alloc = 0 
L2_WB = 17156 
n_act = 34146 
n_pre = 34130 
n_ref = 0 
n_req = 109488 
total_req = 118674 

Dual Bus Interface Util: 
issued_total_row = 68276 
issued_total_col = 118674 
Row_Bus_Util =  0.092549 
CoL_Bus_Util = 0.160864 
Either_Row_CoL_Bus_Util = 0.242975 
Issued_on_Two_Bus_Simul_Util = 0.010437 
issued_two_Eff = 0.042957 
queue_avg = 42.177517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=557885 n_act=34409 n_pre=34393 n_ref_event=0 n_req=109720 n_rd=101715 n_rd_L2_A=0 n_write=0 n_wr_bk=17215 bw_util=0.6448
n_activity=625157 dram_eff=0.761
bk0: 6222a 341816i bk1: 6300a 339655i bk2: 6332a 342936i bk3: 6368a 327486i bk4: 6566a 328588i bk5: 6520a 335016i bk6: 6446a 334595i bk7: 6447a 325198i bk8: 6317a 349218i bk9: 6366a 343377i bk10: 6203a 357124i bk11: 6294a 345731i bk12: 6395a 338118i bk13: 6358a 346413i bk14: 6329a 343036i bk15: 6252a 353193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686393
Row_Buffer_Locality_read = 0.723807
Row_Buffer_Locality_write = 0.210993
Bank_Level_Parallism = 11.205859
Bank_Level_Parallism_Col = 7.728465
Bank_Level_Parallism_Ready = 2.724230
write_to_read_ratio_blp_rw_average = 0.412692
GrpLevelPara = 3.549154 

BW Util details:
bwutil = 0.644843 
total_CMD = 737730 
util_bw = 475720 
Wasted_Col = 104910 
Wasted_Row = 6735 
Idle = 150365 

BW Util Bottlenecks: 
RCDc_limit = 120284 
RCDWRc_limit = 17791 
WTRc_limit = 152659 
RTWc_limit = 337922 
CCDLc_limit = 79416 
rwq = 0 
CCDLc_limit_alone = 44042 
WTRc_limit_alone = 144269 
RTWc_limit_alone = 310938 

Commands details: 
total_CMD = 737730 
n_nop = 557885 
Read = 101715 
Write = 0 
L2_Alloc = 0 
L2_WB = 17215 
n_act = 34409 
n_pre = 34393 
n_ref = 0 
n_req = 109720 
total_req = 118930 

Dual Bus Interface Util: 
issued_total_row = 68802 
issued_total_col = 118930 
Row_Bus_Util =  0.093262 
CoL_Bus_Util = 0.161211 
Either_Row_CoL_Bus_Util = 0.243782 
Issued_on_Two_Bus_Simul_Util = 0.010691 
issued_two_Eff = 0.043854 
queue_avg = 43.733543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.7335
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558657 n_act=34221 n_pre=34205 n_ref_event=0 n_req=109162 n_rd=101144 n_rd_L2_A=0 n_write=0 n_wr_bk=17202 bw_util=0.6417
n_activity=626699 dram_eff=0.7554
bk0: 6272a 353955i bk1: 6289a 340811i bk2: 6500a 333090i bk3: 6217a 355726i bk4: 6423a 339906i bk5: 6474a 329738i bk6: 6302a 348800i bk7: 6498a 330419i bk8: 6230a 361452i bk9: 6168a 363843i bk10: 6307a 349375i bk11: 6348a 335653i bk12: 6317a 358838i bk13: 6243a 363841i bk14: 6311a 341351i bk15: 6245a 345563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686512
Row_Buffer_Locality_read = 0.724225
Row_Buffer_Locality_write = 0.210776
Bank_Level_Parallism = 11.010997
Bank_Level_Parallism_Col = 7.639752
Bank_Level_Parallism_Ready = 2.690043
write_to_read_ratio_blp_rw_average = 0.417574
GrpLevelPara = 3.530846 

BW Util details:
bwutil = 0.641676 
total_CMD = 737730 
util_bw = 473384 
Wasted_Col = 107634 
Wasted_Row = 7466 
Idle = 149246 

BW Util Bottlenecks: 
RCDc_limit = 121929 
RCDWRc_limit = 17743 
WTRc_limit = 152314 
RTWc_limit = 342143 
CCDLc_limit = 80245 
rwq = 0 
CCDLc_limit_alone = 44563 
WTRc_limit_alone = 144156 
RTWc_limit_alone = 314619 

Commands details: 
total_CMD = 737730 
n_nop = 558657 
Read = 101144 
Write = 0 
L2_Alloc = 0 
L2_WB = 17202 
n_act = 34221 
n_pre = 34205 
n_ref = 0 
n_req = 109162 
total_req = 118346 

Dual Bus Interface Util: 
issued_total_row = 68426 
issued_total_col = 118346 
Row_Bus_Util =  0.092752 
CoL_Bus_Util = 0.160419 
Either_Row_CoL_Bus_Util = 0.242735 
Issued_on_Two_Bus_Simul_Util = 0.010436 
issued_two_Eff = 0.042994 
queue_avg = 42.083652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.0837
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=558721 n_act=34125 n_pre=34109 n_ref_event=0 n_req=109438 n_rd=101458 n_rd_L2_A=0 n_write=0 n_wr_bk=17167 bw_util=0.6432
n_activity=623541 dram_eff=0.761
bk0: 6281a 346546i bk1: 6270a 347366i bk2: 6211a 348034i bk3: 6335a 344102i bk4: 6545a 334088i bk5: 6423a 340983i bk6: 6416a 341003i bk7: 6385a 339738i bk8: 6150a 377613i bk9: 6365a 355008i bk10: 6389a 356085i bk11: 6506a 338453i bk12: 6233a 359706i bk13: 6488a 339529i bk14: 6277a 346600i bk15: 6184a 364702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688180
Row_Buffer_Locality_read = 0.725877
Row_Buffer_Locality_write = 0.208897
Bank_Level_Parallism = 10.997343
Bank_Level_Parallism_Col = 7.612104
Bank_Level_Parallism_Ready = 2.704043
write_to_read_ratio_blp_rw_average = 0.410543
GrpLevelPara = 3.549966 

BW Util details:
bwutil = 0.643189 
total_CMD = 737730 
util_bw = 474500 
Wasted_Col = 104759 
Wasted_Row = 6918 
Idle = 151553 

BW Util Bottlenecks: 
RCDc_limit = 119319 
RCDWRc_limit = 17366 
WTRc_limit = 151609 
RTWc_limit = 337496 
CCDLc_limit = 80046 
rwq = 0 
CCDLc_limit_alone = 44399 
WTRc_limit_alone = 143656 
RTWc_limit_alone = 309802 

Commands details: 
total_CMD = 737730 
n_nop = 558721 
Read = 101458 
Write = 0 
L2_Alloc = 0 
L2_WB = 17167 
n_act = 34125 
n_pre = 34109 
n_ref = 0 
n_req = 109438 
total_req = 118625 

Dual Bus Interface Util: 
issued_total_row = 68234 
issued_total_col = 118625 
Row_Bus_Util =  0.092492 
CoL_Bus_Util = 0.160797 
Either_Row_CoL_Bus_Util = 0.242648 
Issued_on_Two_Bus_Simul_Util = 0.010641 
issued_two_Eff = 0.043853 
queue_avg = 42.018028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.018
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=737730 n_nop=557993 n_act=34194 n_pre=34178 n_ref_event=0 n_req=109905 n_rd=101884 n_rd_L2_A=0 n_write=0 n_wr_bk=17347 bw_util=0.6465
n_activity=626309 dram_eff=0.7615
bk0: 6213a 354628i bk1: 6353a 337099i bk2: 6381a 344779i bk3: 6386a 320157i bk4: 6493a 333717i bk5: 6532a 327983i bk6: 6379a 360315i bk7: 6445a 340178i bk8: 6220a 368799i bk9: 6241a 366058i bk10: 6416a 351189i bk11: 6367a 343954i bk12: 6331a 331920i bk13: 6367a 344121i bk14: 6426a 329787i bk15: 6334a 344711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688877
Row_Buffer_Locality_read = 0.725462
Row_Buffer_Locality_write = 0.224162
Bank_Level_Parallism = 11.104908
Bank_Level_Parallism_Col = 7.721418
Bank_Level_Parallism_Ready = 2.745549
write_to_read_ratio_blp_rw_average = 0.410366
GrpLevelPara = 3.552354 

BW Util details:
bwutil = 0.646475 
total_CMD = 737730 
util_bw = 476924 
Wasted_Col = 103983 
Wasted_Row = 7326 
Idle = 149497 

BW Util Bottlenecks: 
RCDc_limit = 118231 
RCDWRc_limit = 17203 
WTRc_limit = 154610 
RTWc_limit = 333684 
CCDLc_limit = 79207 
rwq = 0 
CCDLc_limit_alone = 44060 
WTRc_limit_alone = 146191 
RTWc_limit_alone = 306956 

Commands details: 
total_CMD = 737730 
n_nop = 557993 
Read = 101884 
Write = 0 
L2_Alloc = 0 
L2_WB = 17347 
n_act = 34194 
n_pre = 34178 
n_ref = 0 
n_req = 109905 
total_req = 119231 

Dual Bus Interface Util: 
issued_total_row = 68372 
issued_total_col = 119231 
Row_Bus_Util =  0.092679 
CoL_Bus_Util = 0.161619 
Either_Row_CoL_Bus_Util = 0.243635 
Issued_on_Two_Bus_Simul_Util = 0.010662 
issued_two_Eff = 0.043764 
queue_avg = 43.029964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.03

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137653, Miss = 50770, Miss_rate = 0.369, Pending_hits = 1536, Reservation_fails = 703
L2_cache_bank[1]: Access = 136121, Miss = 50764, Miss_rate = 0.373, Pending_hits = 433, Reservation_fails = 0
L2_cache_bank[2]: Access = 135257, Miss = 50837, Miss_rate = 0.376, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[3]: Access = 135193, Miss = 50663, Miss_rate = 0.375, Pending_hits = 440, Reservation_fails = 96
L2_cache_bank[4]: Access = 135302, Miss = 51188, Miss_rate = 0.378, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[5]: Access = 135067, Miss = 50847, Miss_rate = 0.376, Pending_hits = 507, Reservation_fails = 368
L2_cache_bank[6]: Access = 134223, Miss = 50581, Miss_rate = 0.377, Pending_hits = 432, Reservation_fails = 147
L2_cache_bank[7]: Access = 130948, Miss = 51011, Miss_rate = 0.390, Pending_hits = 438, Reservation_fails = 165
L2_cache_bank[8]: Access = 134204, Miss = 51306, Miss_rate = 0.382, Pending_hits = 1673, Reservation_fails = 135
L2_cache_bank[9]: Access = 135541, Miss = 50914, Miss_rate = 0.376, Pending_hits = 510, Reservation_fails = 0
L2_cache_bank[10]: Access = 129466, Miss = 50514, Miss_rate = 0.390, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[11]: Access = 131538, Miss = 50845, Miss_rate = 0.387, Pending_hits = 416, Reservation_fails = 180
L2_cache_bank[12]: Access = 139177, Miss = 50811, Miss_rate = 0.365, Pending_hits = 523, Reservation_fails = 863
L2_cache_bank[13]: Access = 134193, Miss = 51100, Miss_rate = 0.381, Pending_hits = 472, Reservation_fails = 124
L2_cache_bank[14]: Access = 129565, Miss = 50784, Miss_rate = 0.392, Pending_hits = 430, Reservation_fails = 296
L2_cache_bank[15]: Access = 134847, Miss = 50734, Miss_rate = 0.376, Pending_hits = 435, Reservation_fails = 23
L2_cache_bank[16]: Access = 133359, Miss = 50810, Miss_rate = 0.381, Pending_hits = 1571, Reservation_fails = 0
L2_cache_bank[17]: Access = 132709, Miss = 50905, Miss_rate = 0.384, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[18]: Access = 133094, Miss = 50662, Miss_rate = 0.381, Pending_hits = 392, Reservation_fails = 133
L2_cache_bank[19]: Access = 139494, Miss = 50482, Miss_rate = 0.362, Pending_hits = 405, Reservation_fails = 271
L2_cache_bank[20]: Access = 138173, Miss = 50502, Miss_rate = 0.365, Pending_hits = 397, Reservation_fails = 828
L2_cache_bank[21]: Access = 132769, Miss = 50956, Miss_rate = 0.384, Pending_hits = 416, Reservation_fails = 794
L2_cache_bank[22]: Access = 133232, Miss = 50859, Miss_rate = 0.382, Pending_hits = 423, Reservation_fails = 28
L2_cache_bank[23]: Access = 134458, Miss = 51025, Miss_rate = 0.379, Pending_hits = 452, Reservation_fails = 0
L2_total_cache_accesses = 3225583
L2_total_cache_misses = 1219870
L2_total_cache_miss_rate = 0.3782
L2_total_cache_pending_hits = 14032
L2_total_cache_reservation_fails = 5154
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1884122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 480848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 739022
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 14032
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3118024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107559
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 377
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4777
L2_cache_data_port_util = 0.288
L2_cache_fill_port_util = 0.177

icnt_total_pkts_mem_to_simt=3225583
icnt_total_pkts_simt_to_mem=3225583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3225583
Req_Network_cycles = 287675
Req_Network_injected_packets_per_cycle =      11.2126 
Req_Network_conflicts_per_cycle =       5.8313
Req_Network_conflicts_per_cycle_util =       6.0737
Req_Bank_Level_Parallism =      11.6786
Req_Network_in_buffer_full_per_cycle =       0.0006
Req_Network_in_buffer_avg_util =      24.2130
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =      14.3819

Reply_Network_injected_packets_num = 3225583
Reply_Network_cycles = 287675
Reply_Network_injected_packets_per_cycle =       11.2126
Reply_Network_conflicts_per_cycle =        5.8793
Reply_Network_conflicts_per_cycle_util =       6.1249
Reply_Bank_Level_Parallism =      11.6811
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.8962
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3738
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 13 sec (2593 sec)
gpgpu_simulation_rate = 21280 (inst/sec)
gpgpu_simulation_rate = 110 (cycle/sec)
gpgpu_silicon_slowdown = 12409090x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1e8..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700fa19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8afforestiPKmPKiPii 
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 3: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 3 
gpu_sim_cycle = 193446
gpu_sim_insn = 32814370
gpu_ipc =     169.6306
gpu_tot_sim_cycle = 481121
gpu_tot_sim_insn = 87995139
gpu_tot_ipc =     182.8961
gpu_tot_issued_cta = 10740
gpu_occupancy = 82.3794% 
gpu_tot_occupancy = 82.6709% 
max_total_param_size = 0
gpu_stall_dramfull = 822196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.8239
partiton_level_parallism_total  =      11.0563
partiton_level_parallism_util =      11.2901
partiton_level_parallism_util_total  =      11.5333
L2_BW  =     472.7866 GB/Sec
L2_BW_total  =     482.9391 GB/Sec
gpu_total_sim_rate=20103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207255, Miss = 163493, Miss_rate = 0.789, Pending_hits = 20413, Reservation_fails = 352403
	L1D_cache_core[1]: Access = 210879, Miss = 165793, Miss_rate = 0.786, Pending_hits = 20035, Reservation_fails = 309323
	L1D_cache_core[2]: Access = 210976, Miss = 167261, Miss_rate = 0.793, Pending_hits = 20776, Reservation_fails = 366907
	L1D_cache_core[3]: Access = 210362, Miss = 164932, Miss_rate = 0.784, Pending_hits = 20066, Reservation_fails = 341416
	L1D_cache_core[4]: Access = 205633, Miss = 163875, Miss_rate = 0.797, Pending_hits = 20568, Reservation_fails = 355081
	L1D_cache_core[5]: Access = 210634, Miss = 165669, Miss_rate = 0.787, Pending_hits = 20323, Reservation_fails = 327240
	L1D_cache_core[6]: Access = 208353, Miss = 164761, Miss_rate = 0.791, Pending_hits = 20281, Reservation_fails = 349208
	L1D_cache_core[7]: Access = 210389, Miss = 166679, Miss_rate = 0.792, Pending_hits = 20197, Reservation_fails = 371690
	L1D_cache_core[8]: Access = 207985, Miss = 164652, Miss_rate = 0.792, Pending_hits = 20120, Reservation_fails = 347486
	L1D_cache_core[9]: Access = 208227, Miss = 164382, Miss_rate = 0.789, Pending_hits = 20352, Reservation_fails = 346780
	L1D_cache_core[10]: Access = 209958, Miss = 165744, Miss_rate = 0.789, Pending_hits = 19825, Reservation_fails = 368114
	L1D_cache_core[11]: Access = 213297, Miss = 167255, Miss_rate = 0.784, Pending_hits = 20197, Reservation_fails = 316994
	L1D_cache_core[12]: Access = 211719, Miss = 166783, Miss_rate = 0.788, Pending_hits = 20547, Reservation_fails = 347215
	L1D_cache_core[13]: Access = 210274, Miss = 166528, Miss_rate = 0.792, Pending_hits = 20122, Reservation_fails = 357202
	L1D_cache_core[14]: Access = 213535, Miss = 167263, Miss_rate = 0.783, Pending_hits = 20231, Reservation_fails = 326401
	L1D_cache_core[15]: Access = 213000, Miss = 166889, Miss_rate = 0.784, Pending_hits = 20179, Reservation_fails = 328770
	L1D_cache_core[16]: Access = 215167, Miss = 169116, Miss_rate = 0.786, Pending_hits = 20722, Reservation_fails = 305695
	L1D_cache_core[17]: Access = 213108, Miss = 167944, Miss_rate = 0.788, Pending_hits = 20639, Reservation_fails = 322957
	L1D_cache_core[18]: Access = 208407, Miss = 164970, Miss_rate = 0.792, Pending_hits = 20075, Reservation_fails = 374707
	L1D_cache_core[19]: Access = 206092, Miss = 163612, Miss_rate = 0.794, Pending_hits = 20180, Reservation_fails = 342639
	L1D_cache_core[20]: Access = 208735, Miss = 164603, Miss_rate = 0.789, Pending_hits = 20463, Reservation_fails = 320531
	L1D_cache_core[21]: Access = 210511, Miss = 166529, Miss_rate = 0.791, Pending_hits = 19583, Reservation_fails = 388494
	L1D_cache_core[22]: Access = 210869, Miss = 166760, Miss_rate = 0.791, Pending_hits = 19953, Reservation_fails = 332864
	L1D_cache_core[23]: Access = 212695, Miss = 166954, Miss_rate = 0.785, Pending_hits = 19951, Reservation_fails = 345666
	L1D_cache_core[24]: Access = 209324, Miss = 165846, Miss_rate = 0.792, Pending_hits = 20645, Reservation_fails = 356430
	L1D_cache_core[25]: Access = 208843, Miss = 164856, Miss_rate = 0.789, Pending_hits = 20401, Reservation_fails = 328584
	L1D_cache_core[26]: Access = 209259, Miss = 164924, Miss_rate = 0.788, Pending_hits = 20241, Reservation_fails = 305801
	L1D_cache_core[27]: Access = 209158, Miss = 165614, Miss_rate = 0.792, Pending_hits = 20743, Reservation_fails = 329313
	L1D_cache_core[28]: Access = 206790, Miss = 164203, Miss_rate = 0.794, Pending_hits = 20388, Reservation_fails = 377241
	L1D_cache_core[29]: Access = 208604, Miss = 165417, Miss_rate = 0.793, Pending_hits = 20632, Reservation_fails = 347198
	L1D_total_cache_accesses = 6300038
	L1D_total_cache_misses = 4973307
	L1D_total_cache_miss_rate = 0.7894
	L1D_total_cache_pending_hits = 608848
	L1D_total_cache_reservation_fails = 10290350
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.353
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 670465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 608838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3405150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10289170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1508026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 608838
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6192479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107559

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2668
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1902125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 8384377
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 13
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1167
ctas_completed 10740, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4995, 5044, 4877, 4754, 4732, 4915, 4714, 4968, 4886, 4951, 4977, 4862, 4732, 4851, 4872, 4731, 4600, 4745, 4933, 4642, 4634, 4795, 4756, 4753, 4837, 4821, 4838, 4886, 4931, 4779, 4876, 4993, 
gpgpu_n_tot_thrd_icount = 149437152
gpgpu_n_tot_w_icount = 4669911
gpgpu_n_stall_shd_mem = 4719809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5211858
gpgpu_n_mem_write_global = 107559
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13085343
gpgpu_n_store_insn = 270795
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10997760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4085864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 633809
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4417311	W0_Idle:311129	W0_Scoreboard:46236865	W1:556757	W2:275349	W3:185836	W4:136782	W5:107669	W6:90477	W7:79941	W8:74087	W9:67845	W10:60648	W11:48885	W12:37526	W13:25198	W14:15059	W15:8617	W16:4784	W17:3391	W18:3979	W19:6286	W20:10711	W21:16807	W22:25874	W23:33314	W24:44832	W25:58647	W26:73150	W27:88676	W28:111714	W29:133292	W30:164395	W31:171499	W32:1947884
single_issue_nums: WS0:1167468	WS1:1170117	WS2:1166680	WS3:1165646	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 39305408 {8:4913176,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4302360 {40:107559,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 11947280 {40:298682,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 196527040 {40:4913176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 860472 {8:107559,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 11947280 {40:298682,}
maxmflatency = 5831 
max_icnt2mem_latency = 3596 
maxmrqlatency = 2603 
max_icnt2sh_latency = 279 
averagemflatency = 538 
avg_icnt2mem_latency = 136 
avg_mrq_latency = 110 
avg_icnt2sh_latency = 11 
mrq_lat_table:442481 	38425 	61102 	125948 	256785 	381973 	443697 	410785 	257893 	61056 	3245 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	813379 	2296551 	1819995 	359393 	28590 	1509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	109307 	60635 	34482 	21100 	2039556 	1288151 	926512 	707936 	112340 	18324 	1074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2454721 	1111193 	760387 	526036 	320763 	130119 	15975 	223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	237 	210 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        61        63        64        64        64        63        64        64        64        64        64        64        64        64 
dram[1]:        64        64        63        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        62        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[3]:        64        65        64        64        64        64        64        64        63        64        64        64        64        65        64        64 
dram[4]:        64        64        63        60        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        59        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[6]:        64        64        60        64        64        64        64        64        63        66        64        64        64        64        64        64 
dram[7]:        64        64        63        62        64        64        64        64        63        64        64        64        64        64        64        64 
dram[8]:        64        64        64        61        64        64        64        64        64        65        64        64        64        64        64        64 
dram[9]:        64        64        64        62        64        64        60        60        64        64        64        64        64        64        64        64 
dram[10]:        64        64        61        61        64        64        62        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        59        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7216      6661      7242      7311      7576      7608      7719      7741      7961     11170      7754      7698      7656      7739      7468      7567 
dram[1]:      6445      6326      7200      7249      7504      7591     10825      7592      7747      7724      7724      7684      7724      7776      7600      7619 
dram[2]:      7665      7707      6785     10073      7597      7611      7755      7757      7748      7825      7749      7700      7739      7545      7638      7592 
dram[3]:      6031      7083      6634      6897      7607     10828     10224      7711      6181      7707     10413      7707      7571      8707      7603      7811 
dram[4]:      7575      5991      7618      6675      7577      8168      7648      7670     11133      7586     11287     12893      7701      9193      7721      7564 
dram[5]:      6556      7646      7188      7244      7555      7641      7694      7644      9780      7746     11042      7757      7682      7764      7665      7775 
dram[6]:      6190      6949      7296      7310      7596      7618      9035      7647      7754     11336      7729     10694      7710      7709      7656      7548 
dram[7]:      7580      7474      7705      6510      7573      7517      7667      7676      7847      7788      7730      7764      7550      7477      6905      7584 
dram[8]:      6544      7540      6619      6982      7460      8331      7686     11322      7688     10298      7774      7861      7605      7223      7381      7658 
dram[9]:      6335      7088      6068      6254      7537     13162      7681     10335      7752      7693      7764      7846     11287      7669      7771      7368 
dram[10]:      6145      6613      6224      6984      7563     10520      7515      7498      7706      7708      7279      7835      7554      7970      7650      7861 
dram[11]:      7505      7364      6931      6259      7598      7641      9525     10593      7675      7708      7891      9906      7691      7918      7596      7806 
average row accesses per activate:
dram[0]:  3.186185  3.165761  3.146081  3.282012  3.172472  3.243522  3.168800  3.240588  3.286997  3.409858  3.214107  3.199017  3.209349  3.326335  3.270125  3.251939 
dram[1]:  3.168117  3.213458  3.134750  3.181208  3.196594  3.211947  3.154768  3.157053  3.295053  3.371083  3.360863  3.269173  3.330926  3.307887  3.229353  3.310132 
dram[2]:  3.212824  3.177312  3.098658  3.194438  3.226258  3.221068  3.110206  3.151893  3.346275  3.345669  3.240416  3.288587  3.216856  3.270284  3.239426  3.306143 
dram[3]:  3.253360  3.213427  3.239255  3.230902  3.175719  3.233219  3.190280  3.260880  3.388016  3.286198  3.397129  3.216691  3.295869  3.300486  3.162515  3.218382 
dram[4]:  3.150419  3.219708  3.142243  3.207360  3.149315  3.203791  3.297040  3.250498  3.258512  3.384066  3.257760  3.382221  3.149082  3.399894  3.141695  3.221066 
dram[5]:  3.187110  3.203187  3.184493  3.195811  3.150123  3.178404  3.214056  3.187363  3.358947  3.367822  3.251818  3.414869  3.203934  3.299227  3.288388  3.266987 
dram[6]:  3.226329  3.140135  3.222834  3.196786  3.151886  3.235294  3.115622  3.273217  3.315217  3.336269  3.311283  3.338544  3.208756  3.276563  3.124730  3.314753 
dram[7]:  3.209476  3.227101  3.239511  3.129665  3.196416  3.249183  3.163717  3.239006  3.310689  3.371566  3.309165  3.240140  3.215632  3.348111  3.225646  3.202809 
dram[8]:  3.175333  3.132221  3.200798  3.247194  3.229687  3.220798  3.210047  3.121567  3.321548  3.339778  3.339952  3.337465  3.271285  3.190500  3.134310  3.243557 
dram[9]:  3.199348  3.238693  3.143435  3.261795  3.201224  3.234752  3.191158  3.195110  3.288866  3.469983  3.260694  3.269550  3.269427  3.288270  3.125030  3.153560 
dram[10]:  3.186643  3.267866  3.194514  3.189518  3.284040  3.296185  3.125271  3.285392  3.326385  3.362308  3.284526  3.287834  3.255558  3.218213  3.194237  3.254021 
dram[11]:  3.194870  3.283043  3.238832  3.189958  3.154419  3.239586  3.173424  3.279629  3.299243  3.420996  3.255023  3.331534  3.241956  3.327310  3.170223  3.233149 
average row locality = 2483398/766570 = 3.239623
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12163     12158     12264     12326     12404     12179     12403     12314     12153     12065     12161     12340     12116     12162     12109     12325 
dram[1]:     12055     12346     12278     12110     12402     12179     12196     12288     12392     12157     12122     12292     12241     12352     12274     12167 
dram[2]:     12310     12208     12443     12256     12434     12318     12255     12233     12106     12098     12429     12408     12361     11977     12416     12302 
dram[3]:     12126     12174     12371     12366     12227     12462     12450     12377     12063     11987     12116     12322     12168     12211     12155     12426 
dram[4]:     12122     12131     12436     12170     12370     12157     12441     12377     12239     12137     12445     12164     12159     12132     12411     12282 
dram[5]:     12082     12186     12079     12379     12129     12139     12303     12417     12097     12071     12303     12461     12196     12110     12313     12230 
dram[6]:     12063     12329     12201     12252     12178     12547     12415     12615     12168     12216     12573     12334     12295     12067     12278     12263 
dram[7]:     12173     12109     12274     12386     12453     12253     12177     12342     12232     11999     12288     12344     12106     12093     12280     12292 
dram[8]:     11954     12271     12148     12294     12597     12611     12329     12366     12212     12267     11954     12229     12294     12293     12164     12148 
dram[9]:     12083     12195     12493     12045     12353     12281     12225     12599     12017     11844     12216     12309     12129     12190     12202     12033 
dram[10]:     12098     12022     12031     12129     12443     12425     12279     12383     11974     12190     12367     12593     12076     12415     12175     12090 
dram[11]:     12029     12117     12281     12182     12415     12428     12343     12385     11995     11995     12457     12296     12290     12212     12387     12160 
total dram reads = 2351318
bank skew: 12615/11844 = 1.07
chip skew: 196794/195214 = 1.01
number of total write accesses:
dram[0]:      1643      1567      1637      1650      1693      1697      1692      1666      1588      1570      1583      1597      1575      1580      1614      1609 
dram[1]:      1593      1603      1651      1624      1710      1629      1667      1745      1567      1522      1550      1592      1598      1586      1644      1569 
dram[2]:      1652      1587      1664      1672      1687      1679      1694      1640      1553      1526      1586      1562      1628      1598      1606      1621 
dram[3]:      1610      1583      1602      1632      1656      1715      1715      1699      1534      1531      1546      1580      1612      1612      1597      1616 
dram[4]:      1581      1598      1692      1665      1711      1660      1652      1636      1599      1513      1588      1547      1622      1582      1650      1644 
dram[5]:      1595      1580      1628      1697      1662      1683      1666      1673      1560      1552      1596      1581      1578      1609      1614      1641 
dram[6]:      1584      1605      1593      1625      1659      1688      1666      1727      1528      1544      1597      1626      1593      1594      1650      1623 
dram[7]:      1617      1599      1626      1636      1704      1622      1654      1625      1596      1531      1576      1523      1647      1604      1634      1652 
dram[8]:      1599      1599      1582      1658      1693      1680      1703      1673      1548      1597      1538      1613      1620      1597      1597      1611 
dram[9]:      1607      1608      1663      1598      1718      1664      1622      1705      1555      1514      1570      1621      1593      1598      1618      1590 
dram[10]:      1612      1596      1574      1670      1668      1663      1690      1676      1520      1616      1574      1614      1572      1642      1618      1541 
dram[11]:      1568      1626      1633      1668      1676      1673      1595      1697      1569      1544      1559      1555      1643      1618      1584      1597 
total dram writes = 310612
bank skew: 1745/1513 = 1.15
chip skew: 25961/25805 = 1.01
average mf latency per bank:
dram[0]:        849       827      1493      1531      1301      1218      1084      1070      1021       954       953       907       938       897       902       851
dram[1]:        830       879      1540      1521      1240      1225      1025      1055       990       964       922       911       899       918       829       891
dram[2]:       1278       978      1989      1616      1811      1318      1629      1249      1460      1098      1486      1111      1379      1039      1303       990
dram[3]:        856       834      1458      1405      1185      1163      1029      1081      1033       940       972       918       879       918       854       860
dram[4]:       1034       929      1589      1611      1379      1281      1310      1102      1161      1038      1130      1018      1151       961      1056       903
dram[5]:        806       787      1321      1327      1158      1178      1028      1062       949       927       873       932       866       898       830       813
dram[6]:        931       920      1782      1529      1268      1252      1184      1106      1043      1125      1065      1005      1005      1005       976       923
dram[7]:        878       826      1400      1404      1227      1173      1114      1100       987       973       996       950       994       922       904       841
dram[8]:        868       873      1516      1449      1234      1296      1092      1121       995       990       971       960       883       941       865       898
dram[9]:        806       843      1342      1579      1164      1204      1058      1066       927      1031       925       898       926       860       817       861
dram[10]:        829       793      1509      1283      1228      1201       985      1078       936       946       896       920       890       866       880       850
dram[11]:        879       914      1386      1457      1125      1208      1067      1057       952       992       910       907       899       892       824       902
maximum mf latency per bank:
dram[0]:       4685      4726      4313      4856      4394      4718      4220      4595      4344      4594      4769      4455      4516      4491      4323      4355
dram[1]:       4586      5041      4325      4420      4459      4720      4279      4705      3940      4571      4459      4987      4305      4275      4312      4637
dram[2]:       4348      5044      4516      4672      4709      4851      4743      4820      4340      4871      4734      5831      4399      4747      4939      5150
dram[3]:       4684      5048      5076      4988      4694      4908      4923      4995      4626      4814      5488      5286      4677      4958      4965      5031
dram[4]:       5120      5421      5003      4595      4612      4725      4852      4610      4775      4788      4893      5079      4702      4802      5002      5227
dram[5]:       5174      4888      4968      4638      4940      4943      4604      4736      4862      4682      4643      4843      5011      4939      4949      5397
dram[6]:       5045      4624      4745      4906      4379      4383      4638      4807      4453      4752      4748      4785      4659      4627      4625      5121
dram[7]:       4474      4779      4793      4176      4386      4752      4063      4264      4414      4707      4647      4385      4414      4261      4720      4981
dram[8]:       4207      4156      4708      4305      4456      4717      4218      4326      3957      4449      4364      4375      4350      4199      4669      4164
dram[9]:       4711      4205      4943      4417      4675      4374      4371      4508      4617      4409      4650      4839      4638      4176      4710      4332
dram[10]:       4091      4503      4435      4659      4531      4823      4316      4390      4441      4487      4529      5150      4433      4233      4505      4652
dram[11]:       4628      4777      4680      4601      4613      5278      4703      5009      4735      4751      4880      5206      4688      4873      5096      5133

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899258 n_act=63891 n_pre=63875 n_ref_event=0 n_req=206635 n_rd=195642 n_rd_L2_A=0 n_write=0 n_wr_bk=25961 bw_util=0.7184
n_activity=1102021 dram_eff=0.8044
bk0: 12163a 533417i bk1: 12158a 542617i bk2: 12264a 535972i bk3: 12326a 508600i bk4: 12404a 507096i bk5: 12179a 524052i bk6: 12403a 508941i bk7: 12314a 529434i bk8: 12153a 538782i bk9: 12065a 553452i bk10: 12161a 526334i bk11: 12340a 515326i bk12: 12116a 533868i bk13: 12162a 531755i bk14: 12109a 539387i bk15: 12325a 522223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690803
Row_Buffer_Locality_read = 0.717019
Row_Buffer_Locality_write = 0.224234
Bank_Level_Parallism = 10.923940
Bank_Level_Parallism_Col = 7.518788
Bank_Level_Parallism_Ready = 2.833522
write_to_read_ratio_blp_rw_average = 0.370145
GrpLevelPara = 3.565799 

BW Util details:
bwutil = 0.718432 
total_CMD = 1233814 
util_bw = 886412 
Wasted_Col = 168950 
Wasted_Row = 7695 
Idle = 170757 

BW Util Bottlenecks: 
RCDc_limit = 218288 
RCDWRc_limit = 21723 
WTRc_limit = 217504 
RTWc_limit = 496865 
CCDLc_limit = 127897 
rwq = 0 
CCDLc_limit_alone = 75206 
WTRc_limit_alone = 205579 
RTWc_limit_alone = 456099 

Commands details: 
total_CMD = 1233814 
n_nop = 899258 
Read = 195642 
Write = 0 
L2_Alloc = 0 
L2_WB = 25961 
n_act = 63891 
n_pre = 63875 
n_ref = 0 
n_req = 206635 
total_req = 221603 

Dual Bus Interface Util: 
issued_total_row = 127766 
issued_total_col = 221603 
Row_Bus_Util =  0.103554 
CoL_Bus_Util = 0.179608 
Either_Row_CoL_Bus_Util = 0.271156 
Issued_on_Two_Bus_Simul_Util = 0.012006 
issued_two_Eff = 0.044277 
queue_avg = 47.153099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.1531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899064 n_act=63813 n_pre=63797 n_ref_event=0 n_req=206844 n_rd=195851 n_rd_L2_A=0 n_write=0 n_wr_bk=25850 bw_util=0.7188
n_activity=1102559 dram_eff=0.8043
bk0: 12055a 546555i bk1: 12346a 508885i bk2: 12278a 518859i bk3: 12110a 526014i bk4: 12402a 498515i bk5: 12179a 526339i bk6: 12196a 524138i bk7: 12288a 489865i bk8: 12392a 535907i bk9: 12157a 564853i bk10: 12122a 555582i bk11: 12292a 532619i bk12: 12241a 544004i bk13: 12352a 519071i bk14: 12274a 516574i bk15: 12167a 535266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691492
Row_Buffer_Locality_read = 0.717934
Row_Buffer_Locality_write = 0.220413
Bank_Level_Parallism = 10.931002
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.859643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.718750 
total_CMD = 1233814 
util_bw = 886804 
Wasted_Col = 168798 
Wasted_Row = 7774 
Idle = 170438 

BW Util Bottlenecks: 
RCDc_limit = 216939 
RCDWRc_limit = 21500 
WTRc_limit = 214982 
RTWc_limit = 500477 
CCDLc_limit = 128817 
rwq = 0 
CCDLc_limit_alone = 77088 
WTRc_limit_alone = 203479 
RTWc_limit_alone = 460251 

Commands details: 
total_CMD = 1233814 
n_nop = 899064 
Read = 195851 
Write = 0 
L2_Alloc = 0 
L2_WB = 25850 
n_act = 63813 
n_pre = 63797 
n_ref = 0 
n_req = 206844 
total_req = 221701 

Dual Bus Interface Util: 
issued_total_row = 127610 
issued_total_col = 221701 
Row_Bus_Util =  0.103427 
CoL_Bus_Util = 0.179688 
Either_Row_CoL_Bus_Util = 0.271313 
Issued_on_Two_Bus_Simul_Util = 0.011802 
issued_two_Eff = 0.043498 
queue_avg = 47.366871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.3669
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=897557 n_act=64345 n_pre=64329 n_ref_event=0 n_req=207576 n_rd=196554 n_rd_L2_A=0 n_write=0 n_wr_bk=25955 bw_util=0.7214
n_activity=1100836 dram_eff=0.8085
bk0: 12310a 517145i bk1: 12208a 522077i bk2: 12443a 499374i bk3: 12256a 509144i bk4: 12434a 494349i bk5: 12318a 505433i bk6: 12255a 497908i bk7: 12233a 509962i bk8: 12106a 558235i bk9: 12098a 547128i bk10: 12429a 520470i bk11: 12408a 521395i bk12: 12361a 512768i bk13: 11977a 533975i bk14: 12416a 520660i bk15: 12302a 515059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690017
Row_Buffer_Locality_read = 0.716098
Row_Buffer_Locality_write = 0.224914
Bank_Level_Parallism = 11.092618
Bank_Level_Parallism_Col = 7.630021
Bank_Level_Parallism_Ready = 2.866051
write_to_read_ratio_blp_rw_average = 0.369163
GrpLevelPara = 3.585099 

BW Util details:
bwutil = 0.721370 
total_CMD = 1233814 
util_bw = 890036 
Wasted_Col = 165280 
Wasted_Row = 6740 
Idle = 171758 

BW Util Bottlenecks: 
RCDc_limit = 214287 
RCDWRc_limit = 20717 
WTRc_limit = 214626 
RTWc_limit = 514287 
CCDLc_limit = 129171 
rwq = 0 
CCDLc_limit_alone = 75744 
WTRc_limit_alone = 202764 
RTWc_limit_alone = 472722 

Commands details: 
total_CMD = 1233814 
n_nop = 897557 
Read = 196554 
Write = 0 
L2_Alloc = 0 
L2_WB = 25955 
n_act = 64345 
n_pre = 64329 
n_ref = 0 
n_req = 207576 
total_req = 222509 

Dual Bus Interface Util: 
issued_total_row = 128674 
issued_total_col = 222509 
Row_Bus_Util =  0.104290 
CoL_Bus_Util = 0.180342 
Either_Row_CoL_Bus_Util = 0.272535 
Issued_on_Two_Bus_Simul_Util = 0.012097 
issued_two_Eff = 0.044389 
queue_avg = 48.556633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.5566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899368 n_act=63647 n_pre=63631 n_ref_event=0 n_req=206994 n_rd=196001 n_rd_L2_A=0 n_write=0 n_wr_bk=25840 bw_util=0.7192
n_activity=1102428 dram_eff=0.8049
bk0: 12126a 531031i bk1: 12174a 539295i bk2: 12371a 527523i bk3: 12366a 525047i bk4: 12227a 547351i bk5: 12462a 501755i bk6: 12450a 502733i bk7: 12377a 522590i bk8: 12063a 562936i bk9: 11987a 564352i bk10: 12116a 556315i bk11: 12322a 533243i bk12: 12168a 529690i bk13: 12211a 532959i bk14: 12155a 540905i bk15: 12426a 522581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692518
Row_Buffer_Locality_read = 0.718389
Row_Buffer_Locality_write = 0.231238
Bank_Level_Parallism = 10.842549
Bank_Level_Parallism_Col = 7.495724
Bank_Level_Parallism_Ready = 2.851372
write_to_read_ratio_blp_rw_average = 0.367302
GrpLevelPara = 3.567896 

BW Util details:
bwutil = 0.719204 
total_CMD = 1233814 
util_bw = 887364 
Wasted_Col = 168259 
Wasted_Row = 7365 
Idle = 170826 

BW Util Bottlenecks: 
RCDc_limit = 216846 
RCDWRc_limit = 21377 
WTRc_limit = 217402 
RTWc_limit = 497141 
CCDLc_limit = 127543 
rwq = 0 
CCDLc_limit_alone = 75882 
WTRc_limit_alone = 205979 
RTWc_limit_alone = 456903 

Commands details: 
total_CMD = 1233814 
n_nop = 899368 
Read = 196001 
Write = 0 
L2_Alloc = 0 
L2_WB = 25840 
n_act = 63647 
n_pre = 63631 
n_ref = 0 
n_req = 206994 
total_req = 221841 

Dual Bus Interface Util: 
issued_total_row = 127278 
issued_total_col = 221841 
Row_Bus_Util =  0.103158 
CoL_Bus_Util = 0.179801 
Either_Row_CoL_Bus_Util = 0.271067 
Issued_on_Two_Bus_Simul_Util = 0.011892 
issued_two_Eff = 0.043873 
queue_avg = 47.124958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=898543 n_act=64046 n_pre=64030 n_ref_event=0 n_req=207242 n_rd=196173 n_rd_L2_A=0 n_write=0 n_wr_bk=25940 bw_util=0.7201
n_activity=1102302 dram_eff=0.806
bk0: 12122a 529484i bk1: 12131a 530533i bk2: 12436a 499714i bk3: 12170a 518909i bk4: 12370a 506024i bk5: 12157a 537937i bk6: 12441a 518275i bk7: 12377a 514295i bk8: 12239a 550932i bk9: 12137a 552986i bk10: 12445a 523436i bk11: 12164a 540182i bk12: 12159a 521825i bk13: 12132a 531895i bk14: 12411a 511471i bk15: 12282a 518876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690960
Row_Buffer_Locality_read = 0.717403
Row_Buffer_Locality_write = 0.222333
Bank_Level_Parallism = 10.965268
Bank_Level_Parallism_Col = 7.544547
Bank_Level_Parallism_Ready = 2.868444
write_to_read_ratio_blp_rw_average = 0.365933
GrpLevelPara = 3.565924 

BW Util details:
bwutil = 0.720086 
total_CMD = 1233814 
util_bw = 888452 
Wasted_Col = 167805 
Wasted_Row = 6863 
Idle = 170694 

BW Util Bottlenecks: 
RCDc_limit = 217215 
RCDWRc_limit = 21385 
WTRc_limit = 217133 
RTWc_limit = 500740 
CCDLc_limit = 126324 
rwq = 0 
CCDLc_limit_alone = 74070 
WTRc_limit_alone = 205357 
RTWc_limit_alone = 460262 

Commands details: 
total_CMD = 1233814 
n_nop = 898543 
Read = 196173 
Write = 0 
L2_Alloc = 0 
L2_WB = 25940 
n_act = 64046 
n_pre = 64030 
n_ref = 0 
n_req = 207242 
total_req = 222113 

Dual Bus Interface Util: 
issued_total_row = 128076 
issued_total_col = 222113 
Row_Bus_Util =  0.103805 
CoL_Bus_Util = 0.180021 
Either_Row_CoL_Bus_Util = 0.271735 
Issued_on_Two_Bus_Simul_Util = 0.012091 
issued_two_Eff = 0.044495 
queue_avg = 47.745300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.7453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899977 n_act=63630 n_pre=63614 n_ref_event=0 n_req=206499 n_rd=195495 n_rd_L2_A=0 n_write=0 n_wr_bk=25915 bw_util=0.7178
n_activity=1100767 dram_eff=0.8046
bk0: 12082a 548694i bk1: 12186a 527843i bk2: 12079a 538468i bk3: 12379a 499638i bk4: 12129a 528658i bk5: 12139a 519267i bk6: 12303a 524782i bk7: 12417a 516140i bk8: 12097a 559038i bk9: 12071a 556230i bk10: 12303a 546593i bk11: 12461a 524349i bk12: 12196a 528086i bk13: 12110a 525677i bk14: 12313a 521200i bk15: 12230a 526227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691863
Row_Buffer_Locality_read = 0.718110
Row_Buffer_Locality_write = 0.225554
Bank_Level_Parallism = 10.894674
Bank_Level_Parallism_Col = 7.536916
Bank_Level_Parallism_Ready = 2.890046
write_to_read_ratio_blp_rw_average = 0.363913
GrpLevelPara = 3.567451 

BW Util details:
bwutil = 0.717807 
total_CMD = 1233814 
util_bw = 885640 
Wasted_Col = 169222 
Wasted_Row = 7345 
Idle = 171607 

BW Util Bottlenecks: 
RCDc_limit = 219069 
RCDWRc_limit = 21924 
WTRc_limit = 221892 
RTWc_limit = 503947 
CCDLc_limit = 126599 
rwq = 0 
CCDLc_limit_alone = 74267 
WTRc_limit_alone = 209729 
RTWc_limit_alone = 463778 

Commands details: 
total_CMD = 1233814 
n_nop = 899977 
Read = 195495 
Write = 0 
L2_Alloc = 0 
L2_WB = 25915 
n_act = 63630 
n_pre = 63614 
n_ref = 0 
n_req = 206499 
total_req = 221410 

Dual Bus Interface Util: 
issued_total_row = 127244 
issued_total_col = 221410 
Row_Bus_Util =  0.103131 
CoL_Bus_Util = 0.179452 
Either_Row_CoL_Bus_Util = 0.270573 
Issued_on_Two_Bus_Simul_Util = 0.012009 
issued_two_Eff = 0.044384 
queue_avg = 46.751392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.7514
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=897362 n_act=64241 n_pre=64225 n_ref_event=0 n_req=207823 n_rd=196794 n_rd_L2_A=0 n_write=0 n_wr_bk=25902 bw_util=0.722
n_activity=1103469 dram_eff=0.8073
bk0: 12063a 521871i bk1: 12329a 516260i bk2: 12201a 543680i bk3: 12252a 519584i bk4: 12178a 514246i bk5: 12547a 500706i bk6: 12415a 499980i bk7: 12615a 493815i bk8: 12168a 561951i bk9: 12216a 546301i bk10: 12573a 522264i bk11: 12334a 513874i bk12: 12295a 519527i bk13: 12067a 526382i bk14: 12278a 508276i bk15: 12263a 523593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690886
Row_Buffer_Locality_read = 0.716617
Row_Buffer_Locality_write = 0.231753
Bank_Level_Parallism = 11.027259
Bank_Level_Parallism_Col = 7.622274
Bank_Level_Parallism_Ready = 2.877687
write_to_read_ratio_blp_rw_average = 0.367824
GrpLevelPara = 3.588061 

BW Util details:
bwutil = 0.721976 
total_CMD = 1233814 
util_bw = 890784 
Wasted_Col = 166401 
Wasted_Row = 7075 
Idle = 169554 

BW Util Bottlenecks: 
RCDc_limit = 214181 
RCDWRc_limit = 21367 
WTRc_limit = 220777 
RTWc_limit = 505853 
CCDLc_limit = 127961 
rwq = 0 
CCDLc_limit_alone = 74997 
WTRc_limit_alone = 208311 
RTWc_limit_alone = 465355 

Commands details: 
total_CMD = 1233814 
n_nop = 897362 
Read = 196794 
Write = 0 
L2_Alloc = 0 
L2_WB = 25902 
n_act = 64241 
n_pre = 64225 
n_ref = 0 
n_req = 207823 
total_req = 222696 

Dual Bus Interface Util: 
issued_total_row = 128466 
issued_total_col = 222696 
Row_Bus_Util =  0.104121 
CoL_Bus_Util = 0.180494 
Either_Row_CoL_Bus_Util = 0.272693 
Issued_on_Two_Bus_Simul_Util = 0.011922 
issued_two_Eff = 0.043721 
queue_avg = 48.659466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6595
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899182 n_act=63802 n_pre=63786 n_ref_event=0 n_req=206771 n_rd=195801 n_rd_L2_A=0 n_write=0 n_wr_bk=25846 bw_util=0.7186
n_activity=1100403 dram_eff=0.8057
bk0: 12173a 525502i bk1: 12109a 538481i bk2: 12274a 535058i bk3: 12386a 525312i bk4: 12453a 494267i bk5: 12253a 536300i bk6: 12177a 534510i bk7: 12342a 524817i bk8: 12232a 535409i bk9: 11999a 564774i bk10: 12288a 536648i bk11: 12344a 550922i bk12: 12106a 532971i bk13: 12093a 542111i bk14: 12280a 526433i bk15: 12292a 514835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691436
Row_Buffer_Locality_read = 0.717504
Row_Buffer_Locality_write = 0.226162
Bank_Level_Parallism = 10.867024
Bank_Level_Parallism_Col = 7.518231
Bank_Level_Parallism_Ready = 2.881197
write_to_read_ratio_blp_rw_average = 0.364906
GrpLevelPara = 3.558115 

BW Util details:
bwutil = 0.718575 
total_CMD = 1233814 
util_bw = 886588 
Wasted_Col = 168406 
Wasted_Row = 7198 
Idle = 171622 

BW Util Bottlenecks: 
RCDc_limit = 216336 
RCDWRc_limit = 21852 
WTRc_limit = 214708 
RTWc_limit = 502657 
CCDLc_limit = 128229 
rwq = 0 
CCDLc_limit_alone = 75493 
WTRc_limit_alone = 202878 
RTWc_limit_alone = 461751 

Commands details: 
total_CMD = 1233814 
n_nop = 899182 
Read = 195801 
Write = 0 
L2_Alloc = 0 
L2_WB = 25846 
n_act = 63802 
n_pre = 63786 
n_ref = 0 
n_req = 206771 
total_req = 221647 

Dual Bus Interface Util: 
issued_total_row = 127588 
issued_total_col = 221647 
Row_Bus_Util =  0.103409 
CoL_Bus_Util = 0.179644 
Either_Row_CoL_Bus_Util = 0.271218 
Issued_on_Two_Bus_Simul_Util = 0.011836 
issued_two_Eff = 0.043639 
queue_avg = 46.969505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=898361 n_act=64132 n_pre=64116 n_ref_event=0 n_req=207179 n_rd=196131 n_rd_L2_A=0 n_write=0 n_wr_bk=25908 bw_util=0.7198
n_activity=1100490 dram_eff=0.8071
bk0: 11954a 535450i bk1: 12271a 515694i bk2: 12148a 526169i bk3: 12294a 497817i bk4: 12597a 508479i bk5: 12611a 503251i bk6: 12329a 500109i bk7: 12366a 512073i bk8: 12212a 531683i bk9: 12267a 525111i bk10: 11954a 546206i bk11: 12229a 516803i bk12: 12294a 522831i bk13: 12293a 513558i bk14: 12164a 539930i bk15: 12148a 529125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690451
Row_Buffer_Locality_read = 0.717072
Row_Buffer_Locality_write = 0.217867
Bank_Level_Parallism = 11.049982
Bank_Level_Parallism_Col = 7.608352
Bank_Level_Parallism_Ready = 2.856264
write_to_read_ratio_blp_rw_average = 0.371017
GrpLevelPara = 3.575282 

BW Util details:
bwutil = 0.719846 
total_CMD = 1233814 
util_bw = 888156 
Wasted_Col = 167352 
Wasted_Row = 7016 
Idle = 171290 

BW Util Bottlenecks: 
RCDc_limit = 216698 
RCDWRc_limit = 22267 
WTRc_limit = 216951 
RTWc_limit = 506966 
CCDLc_limit = 127146 
rwq = 0 
CCDLc_limit_alone = 74201 
WTRc_limit_alone = 205233 
RTWc_limit_alone = 465739 

Commands details: 
total_CMD = 1233814 
n_nop = 898361 
Read = 196131 
Write = 0 
L2_Alloc = 0 
L2_WB = 25908 
n_act = 64132 
n_pre = 64116 
n_ref = 0 
n_req = 207179 
total_req = 222039 

Dual Bus Interface Util: 
issued_total_row = 128248 
issued_total_col = 222039 
Row_Bus_Util =  0.103944 
CoL_Bus_Util = 0.179961 
Either_Row_CoL_Bus_Util = 0.271883 
Issued_on_Two_Bus_Simul_Util = 0.012023 
issued_two_Eff = 0.044221 
queue_avg = 48.751583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.7516
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899836 n_act=63757 n_pre=63741 n_ref_event=0 n_req=206216 n_rd=195214 n_rd_L2_A=0 n_write=0 n_wr_bk=25844 bw_util=0.7167
n_activity=1102486 dram_eff=0.802
bk0: 12083a 549706i bk1: 12195a 523872i bk2: 12493a 517868i bk3: 12045a 548309i bk4: 12353a 518339i bk5: 12281a 521815i bk6: 12225a 525786i bk7: 12599a 510064i bk8: 12017a 557943i bk9: 11844a 572889i bk10: 12216a 543995i bk11: 12309a 516143i bk12: 12129a 553308i bk13: 12190a 542014i bk14: 12202a 512264i bk15: 12033a 537822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690824
Row_Buffer_Locality_read = 0.717269
Row_Buffer_Locality_write = 0.221596
Bank_Level_Parallism = 10.818281
Bank_Level_Parallism_Col = 7.471484
Bank_Level_Parallism_Ready = 2.825587
write_to_read_ratio_blp_rw_average = 0.370975
GrpLevelPara = 3.557581 

BW Util details:
bwutil = 0.716666 
total_CMD = 1233814 
util_bw = 884232 
Wasted_Col = 171710 
Wasted_Row = 7995 
Idle = 169877 

BW Util Bottlenecks: 
RCDc_limit = 219590 
RCDWRc_limit = 21791 
WTRc_limit = 217127 
RTWc_limit = 502453 
CCDLc_limit = 128182 
rwq = 0 
CCDLc_limit_alone = 76159 
WTRc_limit_alone = 205524 
RTWc_limit_alone = 462033 

Commands details: 
total_CMD = 1233814 
n_nop = 899836 
Read = 195214 
Write = 0 
L2_Alloc = 0 
L2_WB = 25844 
n_act = 63757 
n_pre = 63741 
n_ref = 0 
n_req = 206216 
total_req = 221058 

Dual Bus Interface Util: 
issued_total_row = 127498 
issued_total_col = 221058 
Row_Bus_Util =  0.103336 
CoL_Bus_Util = 0.179166 
Either_Row_CoL_Bus_Util = 0.270687 
Issued_on_Two_Bus_Simul_Util = 0.011815 
issued_two_Eff = 0.043650 
queue_avg = 46.968838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.9688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899824 n_act=63595 n_pre=63579 n_ref_event=0 n_req=206672 n_rd=195690 n_rd_L2_A=0 n_write=0 n_wr_bk=25846 bw_util=0.7182
n_activity=1099114 dram_eff=0.8062
bk0: 12098a 531007i bk1: 12022a 550406i bk2: 12031a 552177i bk3: 12129a 532300i bk4: 12443a 525799i bk5: 12425a 517521i bk6: 12279a 535299i bk7: 12383a 524945i bk8: 11974a 568115i bk9: 12190a 533765i bk10: 12367a 544960i bk11: 12593a 515044i bk12: 12076a 537001i bk13: 12415a 516661i bk14: 12175a 524849i bk15: 12090a 541191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692290
Row_Buffer_Locality_read = 0.718923
Row_Buffer_Locality_write = 0.217720
Bank_Level_Parallism = 10.838912
Bank_Level_Parallism_Col = 7.495259
Bank_Level_Parallism_Ready = 2.866754
write_to_read_ratio_blp_rw_average = 0.364151
GrpLevelPara = 3.567848 

BW Util details:
bwutil = 0.718215 
total_CMD = 1233814 
util_bw = 886144 
Wasted_Col = 167988 
Wasted_Row = 7402 
Idle = 172280 

BW Util Bottlenecks: 
RCDc_limit = 215879 
RCDWRc_limit = 21554 
WTRc_limit = 220044 
RTWc_limit = 496098 
CCDLc_limit = 126997 
rwq = 0 
CCDLc_limit_alone = 74578 
WTRc_limit_alone = 208265 
RTWc_limit_alone = 455458 

Commands details: 
total_CMD = 1233814 
n_nop = 899824 
Read = 195690 
Write = 0 
L2_Alloc = 0 
L2_WB = 25846 
n_act = 63595 
n_pre = 63579 
n_ref = 0 
n_req = 206672 
total_req = 221536 

Dual Bus Interface Util: 
issued_total_row = 127174 
issued_total_col = 221536 
Row_Bus_Util =  0.103074 
CoL_Bus_Util = 0.179554 
Either_Row_CoL_Bus_Util = 0.270697 
Issued_on_Two_Bus_Simul_Util = 0.011930 
issued_two_Eff = 0.044073 
queue_avg = 47.006905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1233814 n_nop=899674 n_act=63671 n_pre=63655 n_ref_event=0 n_req=206947 n_rd=195972 n_rd_L2_A=0 n_write=0 n_wr_bk=25805 bw_util=0.719
n_activity=1102006 dram_eff=0.805
bk0: 12029a 550367i bk1: 12117a 530631i bk2: 12281a 532267i bk3: 12182a 515069i bk4: 12415a 511451i bk5: 12428a 522934i bk6: 12343a 546304i bk7: 12385a 522500i bk8: 11995a 571026i bk9: 11995a 561413i bk10: 12457a 517340i bk11: 12296a 532945i bk12: 12290a 503985i bk13: 12212a 526552i bk14: 12387a 509984i bk15: 12160a 532762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692332
Row_Buffer_Locality_read = 0.718414
Row_Buffer_Locality_write = 0.226606
Bank_Level_Parallism = 10.881477
Bank_Level_Parallism_Col = 7.521844
Bank_Level_Parallism_Ready = 2.870852
write_to_read_ratio_blp_rw_average = 0.364107
GrpLevelPara = 3.563856 

BW Util details:
bwutil = 0.718997 
total_CMD = 1233814 
util_bw = 887108 
Wasted_Col = 168642 
Wasted_Row = 7906 
Idle = 170158 

BW Util Bottlenecks: 
RCDc_limit = 217633 
RCDWRc_limit = 21424 
WTRc_limit = 218896 
RTWc_limit = 495450 
CCDLc_limit = 127304 
rwq = 0 
CCDLc_limit_alone = 75185 
WTRc_limit_alone = 207111 
RTWc_limit_alone = 455116 

Commands details: 
total_CMD = 1233814 
n_nop = 899674 
Read = 195972 
Write = 0 
L2_Alloc = 0 
L2_WB = 25805 
n_act = 63671 
n_pre = 63655 
n_ref = 0 
n_req = 206947 
total_req = 221777 

Dual Bus Interface Util: 
issued_total_row = 127326 
issued_total_col = 221777 
Row_Bus_Util =  0.103197 
CoL_Bus_Util = 0.179749 
Either_Row_CoL_Bus_Util = 0.270819 
Issued_on_Two_Bus_Simul_Util = 0.012127 
issued_two_Eff = 0.044781 
queue_avg = 47.281437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 224431, Miss = 97773, Miss_rate = 0.436, Pending_hits = 3020, Reservation_fails = 1898
L2_cache_bank[1]: Access = 223904, Miss = 97869, Miss_rate = 0.437, Pending_hits = 724, Reservation_fails = 0
L2_cache_bank[2]: Access = 223156, Miss = 97960, Miss_rate = 0.439, Pending_hits = 701, Reservation_fails = 269
L2_cache_bank[3]: Access = 223501, Miss = 97891, Miss_rate = 0.438, Pending_hits = 809, Reservation_fails = 96
L2_cache_bank[4]: Access = 222025, Miss = 98754, Miss_rate = 0.445, Pending_hits = 932, Reservation_fails = 467
L2_cache_bank[5]: Access = 221938, Miss = 97800, Miss_rate = 0.441, Pending_hits = 826, Reservation_fails = 721
L2_cache_bank[6]: Access = 222595, Miss = 97676, Miss_rate = 0.439, Pending_hits = 708, Reservation_fails = 941
L2_cache_bank[7]: Access = 217241, Miss = 98325, Miss_rate = 0.453, Pending_hits = 784, Reservation_fails = 187
L2_cache_bank[8]: Access = 222516, Miss = 98623, Miss_rate = 0.443, Pending_hits = 3090, Reservation_fails = 817
L2_cache_bank[9]: Access = 224114, Miss = 97550, Miss_rate = 0.435, Pending_hits = 778, Reservation_fails = 388
L2_cache_bank[10]: Access = 214854, Miss = 97502, Miss_rate = 0.454, Pending_hits = 690, Reservation_fails = 423
L2_cache_bank[11]: Access = 216981, Miss = 97993, Miss_rate = 0.452, Pending_hits = 750, Reservation_fails = 184
L2_cache_bank[12]: Access = 230589, Miss = 98171, Miss_rate = 0.426, Pending_hits = 919, Reservation_fails = 1969
L2_cache_bank[13]: Access = 220360, Miss = 98623, Miss_rate = 0.448, Pending_hits = 867, Reservation_fails = 124
L2_cache_bank[14]: Access = 215733, Miss = 97983, Miss_rate = 0.454, Pending_hits = 766, Reservation_fails = 296
L2_cache_bank[15]: Access = 222882, Miss = 97818, Miss_rate = 0.439, Pending_hits = 758, Reservation_fails = 23
L2_cache_bank[16]: Access = 223124, Miss = 97652, Miss_rate = 0.438, Pending_hits = 3025, Reservation_fails = 851
L2_cache_bank[17]: Access = 219485, Miss = 98479, Miss_rate = 0.449, Pending_hits = 814, Reservation_fails = 38
L2_cache_bank[18]: Access = 218432, Miss = 97718, Miss_rate = 0.447, Pending_hits = 736, Reservation_fails = 592
L2_cache_bank[19]: Access = 228882, Miss = 97496, Miss_rate = 0.426, Pending_hits = 735, Reservation_fails = 1738
L2_cache_bank[20]: Access = 225947, Miss = 97443, Miss_rate = 0.431, Pending_hits = 720, Reservation_fails = 1009
L2_cache_bank[21]: Access = 216316, Miss = 98247, Miss_rate = 0.454, Pending_hits = 736, Reservation_fails = 803
L2_cache_bank[22]: Access = 220015, Miss = 98197, Miss_rate = 0.446, Pending_hits = 726, Reservation_fails = 28
L2_cache_bank[23]: Access = 220396, Miss = 97775, Miss_rate = 0.444, Pending_hits = 745, Reservation_fails = 266
L2_total_cache_accesses = 5319417
L2_total_cache_misses = 2351318
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 25359
L2_total_cache_reservation_fails = 14128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2835181
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 953645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1397673
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25359
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5211858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 107559
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 895
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13233
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.204

icnt_total_pkts_mem_to_simt=5319417
icnt_total_pkts_simt_to_mem=5319417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5319417
Req_Network_cycles = 481121
Req_Network_injected_packets_per_cycle =      11.0563 
Req_Network_conflicts_per_cycle =       5.1774
Req_Network_conflicts_per_cycle_util =       5.3874
Req_Bank_Level_Parallism =      11.5049
Req_Network_in_buffer_full_per_cycle =       0.0003
Req_Network_in_buffer_avg_util =      16.0481
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =      11.0603

Reply_Network_injected_packets_num = 5319417
Reply_Network_cycles = 481121
Reply_Network_injected_packets_per_cycle =       11.0563
Reply_Network_conflicts_per_cycle =        6.4767
Reply_Network_conflicts_per_cycle_util =       6.7410
Reply_Bank_Level_Parallism =      11.5073
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       4.1762
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3685
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 12 min, 57 sec (4377 sec)
gpgpu_simulation_rate = 20103 (inst/sec)
gpgpu_simulation_rate = 109 (cycle/sec)
gpgpu_silicon_slowdown = 12522935x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad20c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad200..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700f9ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8compressiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 64495
gpu_sim_insn = 19747639
gpu_ipc =     306.1887
gpu_tot_sim_cycle = 545616
gpu_tot_sim_insn = 107742778
gpu_tot_ipc =     197.4700
gpu_tot_issued_cta = 14320
gpu_occupancy = 89.1071% 
gpu_tot_occupancy = 83.3990% 
max_total_param_size = 0
gpu_stall_dramfull = 822196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.4650
partiton_level_parallism_total  =      11.4592
partiton_level_parallism_util =      15.8184
partiton_level_parallism_util_total  =      12.0192
L2_BW  =     631.8318 GB/Sec
L2_BW_total  =     500.5391 GB/Sec
gpu_total_sim_rate=21492

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 247307, Miss = 191366, Miss_rate = 0.774, Pending_hits = 21540, Reservation_fails = 392279
	L1D_cache_core[1]: Access = 251287, Miss = 194976, Miss_rate = 0.776, Pending_hits = 21394, Reservation_fails = 352406
	L1D_cache_core[2]: Access = 251655, Miss = 196287, Miss_rate = 0.780, Pending_hits = 22073, Reservation_fails = 407108
	L1D_cache_core[3]: Access = 251198, Miss = 193762, Miss_rate = 0.771, Pending_hits = 21290, Reservation_fails = 382857
	L1D_cache_core[4]: Access = 246057, Miss = 192643, Miss_rate = 0.783, Pending_hits = 21785, Reservation_fails = 397159
	L1D_cache_core[5]: Access = 248550, Miss = 193848, Miss_rate = 0.780, Pending_hits = 21616, Reservation_fails = 374571
	L1D_cache_core[6]: Access = 249047, Miss = 194004, Miss_rate = 0.779, Pending_hits = 21442, Reservation_fails = 389447
	L1D_cache_core[7]: Access = 250780, Miss = 195768, Miss_rate = 0.781, Pending_hits = 21429, Reservation_fails = 413344
	L1D_cache_core[8]: Access = 248405, Miss = 193719, Miss_rate = 0.780, Pending_hits = 21304, Reservation_fails = 389451
	L1D_cache_core[9]: Access = 247068, Miss = 192929, Miss_rate = 0.781, Pending_hits = 21715, Reservation_fails = 392783
	L1D_cache_core[10]: Access = 250678, Miss = 194568, Miss_rate = 0.776, Pending_hits = 21036, Reservation_fails = 408351
	L1D_cache_core[11]: Access = 252393, Miss = 196046, Miss_rate = 0.777, Pending_hits = 21366, Reservation_fails = 359637
	L1D_cache_core[12]: Access = 250906, Miss = 195573, Miss_rate = 0.779, Pending_hits = 21767, Reservation_fails = 391363
	L1D_cache_core[13]: Access = 246849, Miss = 194076, Miss_rate = 0.786, Pending_hits = 21510, Reservation_fails = 403843
	L1D_cache_core[14]: Access = 254696, Miss = 196488, Miss_rate = 0.771, Pending_hits = 21458, Reservation_fails = 365239
	L1D_cache_core[15]: Access = 253766, Miss = 196354, Miss_rate = 0.774, Pending_hits = 21524, Reservation_fails = 370393
	L1D_cache_core[16]: Access = 254460, Miss = 197705, Miss_rate = 0.777, Pending_hits = 21893, Reservation_fails = 348769
	L1D_cache_core[17]: Access = 255177, Miss = 197682, Miss_rate = 0.775, Pending_hits = 21763, Reservation_fails = 360664
	L1D_cache_core[18]: Access = 247705, Miss = 193347, Miss_rate = 0.781, Pending_hits = 21348, Reservation_fails = 417874
	L1D_cache_core[19]: Access = 246179, Miss = 191832, Miss_rate = 0.779, Pending_hits = 21315, Reservation_fails = 379794
	L1D_cache_core[20]: Access = 250253, Miss = 193785, Miss_rate = 0.774, Pending_hits = 21671, Reservation_fails = 359968
	L1D_cache_core[21]: Access = 250803, Miss = 194526, Miss_rate = 0.776, Pending_hits = 20730, Reservation_fails = 428766
	L1D_cache_core[22]: Access = 252432, Miss = 196068, Miss_rate = 0.777, Pending_hits = 21156, Reservation_fails = 370495
	L1D_cache_core[23]: Access = 254375, Miss = 196210, Miss_rate = 0.771, Pending_hits = 21165, Reservation_fails = 384309
	L1D_cache_core[24]: Access = 250625, Miss = 195437, Miss_rate = 0.780, Pending_hits = 21926, Reservation_fails = 397387
	L1D_cache_core[25]: Access = 249947, Miss = 194364, Miss_rate = 0.778, Pending_hits = 21593, Reservation_fails = 369386
	L1D_cache_core[26]: Access = 247927, Miss = 193485, Miss_rate = 0.780, Pending_hits = 21542, Reservation_fails = 351216
	L1D_cache_core[27]: Access = 248825, Miss = 194726, Miss_rate = 0.783, Pending_hits = 22074, Reservation_fails = 374037
	L1D_cache_core[28]: Access = 246000, Miss = 192666, Miss_rate = 0.783, Pending_hits = 21605, Reservation_fails = 419134
	L1D_cache_core[29]: Access = 248676, Miss = 194454, Miss_rate = 0.782, Pending_hits = 21888, Reservation_fails = 388591
	L1D_total_cache_accesses = 7504026
	L1D_total_cache_misses = 5838694
	L1D_total_cache_miss_rate = 0.7781
	L1D_total_cache_pending_hits = 645918
	L1D_total_cache_reservation_fails = 11540621
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.365
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 904468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 645901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4015795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11536064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1705877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 645902
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7272041
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 231985

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 6390
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2352920
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9176754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4498
ctas_completed 14320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5773, 5836, 5655, 5525, 5510, 5693, 5485, 5746, 5639, 5711, 5737, 5608, 5492, 5604, 5632, 5484, 5399, 5523, 5725, 5434, 5405, 5573, 5534, 5531, 5629, 5592, 5623, 5664, 5709, 5557, 5647, 5771, 
gpgpu_n_tot_thrd_icount = 173310080
gpgpu_n_tot_w_icount = 5415940
gpgpu_n_stall_shd_mem = 5434530
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6020353
gpgpu_n_mem_write_global = 231985
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15739564
gpgpu_n_store_insn = 1092160
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12830720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4765369
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 669025
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5221798	W0_Idle:357821	W0_Scoreboard:51736045	W1:568426	W2:279080	W3:188139	W4:138518	W5:108726	W6:91240	W7:80606	W8:74458	W9:68230	W10:60970	W11:49102	W12:37653	W13:25247	W14:15122	W15:8729	W16:4952	W17:3580	W18:4252	W19:6937	W20:11754	W21:18599	W22:29542	W23:39950	W24:55521	W25:74761	W26:96579	W27:118461	W28:145412	W29:166892	W30:190771	W31:186080	W32:2467651
single_issue_nums: WS0:1354042	WS1:1356803	WS2:1353100	WS3:1351995	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45773368 {8:5721671,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9279400 {40:231985,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 11947280 {40:298682,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 228866840 {40:5721671,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1855880 {8:231985,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 11947280 {40:298682,}
maxmflatency = 5831 
max_icnt2mem_latency = 3596 
maxmrqlatency = 2603 
max_icnt2sh_latency = 279 
averagemflatency = 519 
avg_icnt2mem_latency = 138 
avg_mrq_latency = 107 
avg_icnt2sh_latency = 17 
mrq_lat_table:517617 	41537 	63160 	128933 	261033 	384572 	444555 	410858 	257893 	61056 	3245 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	836379 	3089320 	1937147 	359393 	28590 	1509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	109307 	60635 	34482 	21100 	2153366 	1546892 	1401772 	793035 	112351 	18324 	1074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2537343 	1196914 	870711 	671417 	520139 	362172 	93391 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	296 	210 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[3]:        64        65        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[6]:        64        64        64        64        64        64        64        64        63        66        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        63        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7216      6661      7242      7311      7576      7608      7719      7741      7961     11170      7754      8724      7656      7739      7468      7567 
dram[1]:      6445      6407      7200      7249      7504      7591     10825      7592      7747      7724      7724      7684      7724      7776      7600      7619 
dram[2]:      7665      7707      6785     10073      7597      7611      7755      7757      7748      7825      7749      9079      7739      7545      7638      7592 
dram[3]:      6356      7083      6634      6897      7607     10828     10224      7711      6403      7707     10413      7707      7571      8707      7603      7811 
dram[4]:      7575      6481      7618      9216      7577      8168      7648      7670     11133      7586     11287     12893      7701      9193      8730      7564 
dram[5]:      6556      7646      7188      7244      7555      7641      7694      7644      9780      7746     11042      7757      7682      7764      7665      7775 
dram[6]:      6508      6949      7296      7310      7596      7618      9035      7647      7754     11336      7729     10694      7710      7709      7656      7548 
dram[7]:      7580      7474      7705      6510      7573      7517      7667      7676      7847      7788      7730      8974      7550      7477      6905      7584 
dram[8]:      6544      7540      6619      6982      7460      8331      7686     11322      7688     10298      7774      7861      7605      7223      7381      9316 
dram[9]:      6474      7088      6390      6424      7537     13162      7681     10335      7752      7693      7764      7846     11287      7669      7771      7368 
dram[10]:      6420      6613      6438      6984      7563     10520      7515      7498      7706      7708      7279      7835      7554      7970      7650      7861 
dram[11]:      7505      7364      6931      6378      7598      7641      9525     10593      7675      7708      7891      9906      7691      7918      7596      7806 
average row accesses per activate:
dram[0]:  3.285327  3.267273  3.245601  3.385174  3.273712  3.354281  3.264269  3.343239  3.386323  3.505857  3.308534  3.283939  3.306077  3.427282  3.373381  3.347902 
dram[1]:  3.264263  3.315273  3.234206  3.281157  3.297382  3.323376  3.258323  3.250601  3.389070  3.468955  3.459650  3.364821  3.429158  3.409137  3.324445  3.413121 
dram[2]:  3.307824  3.277165  3.193964  3.294204  3.336021  3.328733  3.207332  3.255097  3.438770  3.440939  3.331204  3.379905  3.312807  3.369828  3.331861  3.404660 
dram[3]:  3.355034  3.308209  3.338929  3.330302  3.278199  3.337640  3.287398  3.357601  3.482394  3.383480  3.490760  3.307333  3.405364  3.402188  3.253676  3.316942 
dram[4]:  3.252140  3.317329  3.245789  3.307711  3.252692  3.304218  3.391348  3.349963  3.351304  3.469586  3.352854  3.479958  3.246101  3.503040  3.227704  3.310039 
dram[5]:  3.285679  3.299802  3.283276  3.298233  3.254337  3.280138  3.308939  3.286198  3.456806  3.455739  3.345618  3.512529  3.299727  3.399744  3.384982  3.361814 
dram[6]:  3.326459  3.234984  3.324876  3.294985  3.252739  3.340214  3.207734  3.364875  3.403693  3.432502  3.405110  3.434428  3.303321  3.376121  3.216862  3.411675 
dram[7]:  3.308189  3.326899  3.340278  3.226290  3.298579  3.360541  3.262772  3.344615  3.400153  3.460683  3.402989  3.331267  3.317671  3.458845  3.325507  3.303921 
dram[8]:  3.272138  3.229863  3.302406  3.344238  3.328747  3.322107  3.305759  3.220721  3.414935  3.433624  3.437779  3.437628  3.375376  3.285225  3.223971  3.341709 
dram[9]:  3.296287  3.338243  3.238591  3.363082  3.307336  3.335232  3.294969  3.290169  3.383703  3.560210  3.355220  3.362478  3.363821  3.396082  3.225386  3.253949 
dram[10]:  3.280168  3.364889  3.292354  3.292767  3.387153  3.400399  3.219407  3.385843  3.425197  3.460062  3.381012  3.379548  3.356471  3.317926  3.284763  3.351091 
dram[11]:  3.289526  3.379004  3.340436  3.289823  3.260755  3.346578  3.268624  3.372053  3.394866  3.519774  3.347633  3.431056  3.334077  3.430038  3.265286  3.334750 
average row locality = 2574467/771332 = 3.337690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12616     12614     12739     12780     12873     12665     12865     12785     12584     12477     12588     12767     12547     12601     12571     12784 
dram[1]:     12508     12812     12737     12555     12859     12659     12679     12765     12826     12576     12567     12733     12671     12796     12730     12626 
dram[2]:     12782     12663     12912     12725     12920     12784     12723     12712     12528     12523     12861     12828     12793     12412     12866     12748 
dram[3]:     12574     12622     12837     12825     12687     12939     12901     12845     12472     12414     12530     12749     12635     12668     12584     12895 
dram[4]:     12596     12572     12924     12628     12848     12611     12911     12847     12658     12557     12879     12604     12604     12576     12860     12712 
dram[5]:     12539     12647     12550     12856     12609     12617     12765     12872     12513     12479     12749     12895     12634     12550     12769     12690 
dram[6]:     12523     12798     12669     12704     12652     13030     12874     13065     12598     12664     13010     12768     12733     12493     12717     12715 
dram[7]:     12619     12571     12743     12855     12938     12736     12633     12818     12659     12404     12730     12771     12558     12549     12737     12753 
dram[8]:     12408     12724     12608     12747     13055     13083     12812     12847     12629     12691     12385     12676     12749     12740     12609     12587 
dram[9]:     12530     12659     12952     12523     12830     12742     12703     13066     12443     12250     12643     12745     12558     12656     12652     12485 
dram[10]:     12550     12473     12491     12603     12911     12897     12746     12844     12396     12626     12809     13023     12521     12854     12610     12535 
dram[11]:     12486     12571     12758     12644     12911     12910     12798     12851     12419     12410     12894     12728     12728     12665     12848     12621 
total dram reads = 2438038
bank skew: 13083/12250 = 1.07
chip skew: 204013/202437 = 1.01
number of total write accesses:
dram[0]:      1735      1635      1741      1718      1753      1769      1804      1790      1684      1678      1663      1702      1655      1656      1706      1709 
dram[1]:      1693      1683      1747      1728      1750      1705      1755      1848      1687      1610      1646      1708      1662      1666      1745      1645 
dram[2]:      1768      1675      1752      1760      1759      1743      1790      1740      1633      1622      1686      1640      1696      1682      1714      1737 
dram[3]:      1690      1675      1690      1724      1720      1779      1807      1799      1622      1615      1662      1680      1696      1700      1685      1720 
dram[4]:      1689      1666      1797      1762      1779      1732      1761      1744      1703      1625      1652      1631      1674      1666      1776      1744 
dram[5]:      1687      1681      1736      1801      1738      1759      1762      1769      1654      1636      1696      1685      1642      1681      1710      1733 
dram[6]:      1672      1729      1697      1709      1735      1753      1754      1827      1652      1636      1690      1730      1661      1654      1762      1727 
dram[7]:      1681      1679      1738      1724      1768      1690      1742      1728      1692      1635      1700      1632      1755      1676      1706      1740 
dram[8]:      1691      1687      1662      1750      1761      1760      1815      1806      1628      1673      1622      1693      1696      1677      1737      1700 
dram[9]:      1695      1681      1751      1710      1782      1728      1731      1805      1648      1630      1678      1705      1677      1663      1694      1674 
dram[10]:      1709      1692      1658      1766      1748      1735      1810      1812      1604      1713      1659      1702      1640      1707      1727      1617 
dram[11]:      1680      1714      1741      1764      1724      1746      1687      1821      1665      1640      1639      1623      1715      1686      1700      1689 
total dram writes = 327925
bank skew: 1848/1604 = 1.15
chip skew: 27401/27234 = 1.01
average mf latency per bank:
dram[0]:        880       864      1738      1817      1472      1409      1197      1167      1098      1042      1015       966       983       942       937       891
dram[1]:        864       907      1802      1744      1437      1400      1140      1141      1065      1034       990       965       944       964       865       924
dram[2]:       1287      1005      2193      1890      1954      1497      1720      1341      1521      1163      1530      1161      1417      1075      1318      1025
dram[3]:        883       870      1669      1658      1345      1336      1141      1206      1101      1014      1028       981       921       954       893       896
dram[4]:       1053       960      1834      1884      1516      1428      1413      1194      1232      1111      1185      1074      1182      1002      1082       934
dram[5]:        836       821      1555      1584      1317      1367      1121      1190      1025      1006       922       994       911       951       860       862
dram[6]:        963       946      2083      1812      1443      1415      1299      1216      1119      1201      1120      1059      1052      1049      1010       951
dram[7]:        905       872      1635      1741      1383      1382      1203      1224      1058      1073      1037      1021      1027       979       936       893
dram[8]:        893       897      1779      1683      1392      1471      1177      1219      1066      1054      1030      1017       921       978       891       937
dram[9]:        835       883      1592      1894      1335      1387      1162      1183      1006      1107       983       954       972       909       860       897
dram[10]:        862       819      1786      1517      1420      1359      1095      1176      1022      1022       960       978       947       909       920       882
dram[11]:        909       947      1653      1764      1279      1414      1182      1188      1024      1083       975       974       949       940       854       938
maximum mf latency per bank:
dram[0]:       4685      4726      4313      4856      4394      4718      4220      4595      4344      4594      4769      4455      4516      4491      4323      4355
dram[1]:       4586      5041      4325      4420      4459      4720      4279      4705      3940      4571      4459      4987      4305      4275      4312      4637
dram[2]:       4348      5044      4516      4672      4709      4851      4743      4820      4340      4871      4734      5831      4399      4747      4939      5150
dram[3]:       4684      5048      5076      4988      4694      4908      4923      4995      4626      4814      5488      5286      4677      4958      4965      5031
dram[4]:       5120      5421      5003      4595      4612      4725      4852      4610      4775      4788      4893      5079      4702      4802      5002      5227
dram[5]:       5174      4888      4968      4638      4940      4943      4604      4736      4862      4682      4643      4843      5011      4939      4949      5397
dram[6]:       5045      4624      4745      4906      4379      4383      4638      4807      4453      4752      4748      4785      4659      4627      4625      5121
dram[7]:       4474      4779      4793      4176      4386      4752      4063      4264      4414      4707      4647      4385      4414      4261      4720      4981
dram[8]:       4207      4156      4708      4305      4456      4717      4218      4326      3957      4449      4364      4375      4350      4199      4669      4164
dram[9]:       4711      4205      4943      4417      4675      4374      4371      4508      4617      4409      4650      4839      4638      4176      4710      4332
dram[10]:       4091      4503      4435      4659      4531      4823      4316      4390      4441      4487      4529      5150      4433      4233      4505      4652
dram[11]:       4628      4777      4680      4601      4613      5278      4703      5009      4735      4751      4880      5206      4688      4873      5096      5133

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055265 n_act=64265 n_pre=64249 n_ref_event=0 n_req=214209 n_rd=202856 n_rd_L2_A=0 n_write=0 n_wr_bk=27398 bw_util=0.6582
n_activity=1184035 dram_eff=0.7779
bk0: 12616a 693874i bk1: 12614a 703710i bk2: 12739a 695432i bk3: 12780a 669940i bk4: 12873a 668421i bk5: 12665a 685306i bk6: 12865a 669518i bk7: 12785a 689859i bk8: 12584a 700208i bk9: 12477a 714913i bk10: 12588a 688157i bk11: 12767a 675991i bk12: 12547a 695884i bk13: 12601a 693599i bk14: 12571a 699870i bk15: 12784a 682455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699989
Row_Buffer_Locality_read = 0.726303
Row_Buffer_Locality_write = 0.229807
Bank_Level_Parallism = 10.619479
Bank_Level_Parallism_Col = 7.338270
Bank_Level_Parallism_Ready = 2.769572
write_to_read_ratio_blp_rw_average = 0.368220
GrpLevelPara = 3.505626 

BW Util details:
bwutil = 0.658241 
total_CMD = 1399207 
util_bw = 921016 
Wasted_Col = 180475 
Wasted_Row = 10049 
Idle = 287667 

BW Util Bottlenecks: 
RCDc_limit = 221043 
RCDWRc_limit = 23135 
WTRc_limit = 221642 
RTWc_limit = 504593 
CCDLc_limit = 132662 
rwq = 0 
CCDLc_limit_alone = 79774 
WTRc_limit_alone = 209584 
RTWc_limit_alone = 463763 

Commands details: 
total_CMD = 1399207 
n_nop = 1055265 
Read = 202856 
Write = 0 
L2_Alloc = 0 
L2_WB = 27398 
n_act = 64265 
n_pre = 64249 
n_ref = 0 
n_req = 214209 
total_req = 230254 

Dual Bus Interface Util: 
issued_total_row = 128514 
issued_total_col = 230254 
Row_Bus_Util =  0.091848 
CoL_Bus_Util = 0.164560 
Either_Row_CoL_Bus_Util = 0.245812 
Issued_on_Two_Bus_Simul_Util = 0.010596 
issued_two_Eff = 0.043106 
queue_avg = 41.635448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055042 n_act=64191 n_pre=64175 n_ref_event=0 n_req=214450 n_rd=203099 n_rd_L2_A=0 n_write=0 n_wr_bk=27278 bw_util=0.6586
n_activity=1186693 dram_eff=0.7765
bk0: 12508a 706729i bk1: 12812a 670091i bk2: 12737a 679070i bk3: 12555a 686651i bk4: 12859a 660301i bk5: 12659a 688014i bk6: 12679a 684997i bk7: 12765a 649710i bk8: 12826a 696908i bk9: 12576a 726768i bk10: 12567a 716333i bk11: 12733a 693341i bk12: 12671a 705901i bk13: 12796a 680782i bk14: 12730a 677054i bk15: 12626a 696503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700671
Row_Buffer_Locality_read = 0.727158
Row_Buffer_Locality_write = 0.226764
Bank_Level_Parallism = 10.627700
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.794212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.658593 
total_CMD = 1399207 
util_bw = 921508 
Wasted_Col = 180078 
Wasted_Row = 10813 
Idle = 286808 

BW Util Bottlenecks: 
RCDc_limit = 220027 
RCDWRc_limit = 22893 
WTRc_limit = 218715 
RTWc_limit = 508111 
CCDLc_limit = 133091 
rwq = 0 
CCDLc_limit_alone = 81264 
WTRc_limit_alone = 207152 
RTWc_limit_alone = 467847 

Commands details: 
total_CMD = 1399207 
n_nop = 1055042 
Read = 203099 
Write = 0 
L2_Alloc = 0 
L2_WB = 27278 
n_act = 64191 
n_pre = 64175 
n_ref = 0 
n_req = 214450 
total_req = 230377 

Dual Bus Interface Util: 
issued_total_row = 128366 
issued_total_col = 230377 
Row_Bus_Util =  0.091742 
CoL_Bus_Util = 0.164648 
Either_Row_CoL_Bus_Util = 0.245971 
Issued_on_Two_Bus_Simul_Util = 0.010419 
issued_two_Eff = 0.042358 
queue_avg = 41.815132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.8151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1053521 n_act=64735 n_pre=64719 n_ref_event=0 n_req=215164 n_rd=203780 n_rd_L2_A=0 n_write=0 n_wr_bk=27397 bw_util=0.6609
n_activity=1182386 dram_eff=0.7821
bk0: 12782a 677161i bk1: 12663a 682264i bk2: 12912a 660033i bk3: 12725a 669324i bk4: 12920a 655998i bk5: 12784a 667010i bk6: 12723a 658724i bk7: 12712a 670750i bk8: 12528a 719445i bk9: 12523a 708291i bk10: 12861a 681174i bk11: 12828a 683193i bk12: 12793a 674356i bk13: 12412a 695450i bk14: 12866a 681000i bk15: 12748a 675170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699136
Row_Buffer_Locality_read = 0.725366
Row_Buffer_Locality_write = 0.229621
Bank_Level_Parallism = 10.785479
Bank_Level_Parallism_Col = 7.449398
Bank_Level_Parallism_Ready = 2.800707
write_to_read_ratio_blp_rw_average = 0.367223
GrpLevelPara = 3.525785 

BW Util details:
bwutil = 0.660880 
total_CMD = 1399207 
util_bw = 924708 
Wasted_Col = 176487 
Wasted_Row = 9226 
Idle = 288786 

BW Util Bottlenecks: 
RCDc_limit = 217129 
RCDWRc_limit = 22287 
WTRc_limit = 219057 
RTWc_limit = 522340 
CCDLc_limit = 133467 
rwq = 0 
CCDLc_limit_alone = 79860 
WTRc_limit_alone = 207079 
RTWc_limit_alone = 480711 

Commands details: 
total_CMD = 1399207 
n_nop = 1053521 
Read = 203780 
Write = 0 
L2_Alloc = 0 
L2_WB = 27397 
n_act = 64735 
n_pre = 64719 
n_ref = 0 
n_req = 215164 
total_req = 231177 

Dual Bus Interface Util: 
issued_total_row = 129454 
issued_total_col = 231177 
Row_Bus_Util =  0.092520 
CoL_Bus_Util = 0.165220 
Either_Row_CoL_Bus_Util = 0.247059 
Issued_on_Two_Bus_Simul_Util = 0.010681 
issued_two_Eff = 0.043233 
queue_avg = 42.866001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055416 n_act=64027 n_pre=64011 n_ref_event=0 n_req=214526 n_rd=203177 n_rd_L2_A=0 n_write=0 n_wr_bk=27264 bw_util=0.6588
n_activity=1186542 dram_eff=0.7768
bk0: 12574a 691896i bk1: 12622a 699969i bk2: 12837a 688025i bk3: 12825a 685386i bk4: 12687a 708508i bk5: 12939a 663015i bk6: 12901a 663962i bk7: 12845a 683158i bk8: 12472a 724537i bk9: 12414a 726059i bk10: 12530a 716628i bk11: 12749a 694065i bk12: 12635a 691338i bk13: 12668a 693747i bk14: 12584a 701477i bk15: 12895a 683151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701542
Row_Buffer_Locality_read = 0.727494
Row_Buffer_Locality_write = 0.236937
Bank_Level_Parallism = 10.537030
Bank_Level_Parallism_Col = 7.317451
Bank_Level_Parallism_Ready = 2.787183
write_to_read_ratio_blp_rw_average = 0.366014
GrpLevelPara = 3.507606 

BW Util details:
bwutil = 0.658776 
total_CMD = 1399207 
util_bw = 921764 
Wasted_Col = 180128 
Wasted_Row = 10300 
Idle = 287015 

BW Util Bottlenecks: 
RCDc_limit = 220052 
RCDWRc_limit = 22901 
WTRc_limit = 220975 
RTWc_limit = 506486 
CCDLc_limit = 131926 
rwq = 0 
CCDLc_limit_alone = 80081 
WTRc_limit_alone = 209503 
RTWc_limit_alone = 466113 

Commands details: 
total_CMD = 1399207 
n_nop = 1055416 
Read = 203177 
Write = 0 
L2_Alloc = 0 
L2_WB = 27264 
n_act = 64027 
n_pre = 64011 
n_ref = 0 
n_req = 214526 
total_req = 230441 

Dual Bus Interface Util: 
issued_total_row = 128038 
issued_total_col = 230441 
Row_Bus_Util =  0.091508 
CoL_Bus_Util = 0.164694 
Either_Row_CoL_Bus_Util = 0.245704 
Issued_on_Two_Bus_Simul_Util = 0.010497 
issued_two_Eff = 0.042724 
queue_avg = 41.602123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.6021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1054448 n_act=64462 n_pre=64446 n_ref_event=0 n_req=214825 n_rd=203387 n_rd_L2_A=0 n_write=0 n_wr_bk=27401 bw_util=0.6598
n_activity=1186821 dram_eff=0.7778
bk0: 12596a 689756i bk1: 12572a 691139i bk2: 12924a 660250i bk3: 12628a 679944i bk4: 12848a 667593i bk5: 12611a 699118i bk6: 12911a 678862i bk7: 12847a 675400i bk8: 12658a 712102i bk9: 12557a 713059i bk10: 12879a 685072i bk11: 12604a 701474i bk12: 12604a 684232i bk13: 12576a 693121i bk14: 12860a 671869i bk15: 12712a 680099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699933
Row_Buffer_Locality_read = 0.726536
Row_Buffer_Locality_write = 0.226875
Bank_Level_Parallism = 10.637198
Bank_Level_Parallism_Col = 7.353215
Bank_Level_Parallism_Ready = 2.802445
write_to_read_ratio_blp_rw_average = 0.363920
GrpLevelPara = 3.501497 

BW Util details:
bwutil = 0.659768 
total_CMD = 1399207 
util_bw = 923152 
Wasted_Col = 180631 
Wasted_Row = 10123 
Idle = 285301 

BW Util Bottlenecks: 
RCDc_limit = 220578 
RCDWRc_limit = 23121 
WTRc_limit = 221521 
RTWc_limit = 508314 
CCDLc_limit = 131244 
rwq = 0 
CCDLc_limit_alone = 78803 
WTRc_limit_alone = 209663 
RTWc_limit_alone = 467731 

Commands details: 
total_CMD = 1399207 
n_nop = 1054448 
Read = 203387 
Write = 0 
L2_Alloc = 0 
L2_WB = 27401 
n_act = 64462 
n_pre = 64446 
n_ref = 0 
n_req = 214825 
total_req = 230788 

Dual Bus Interface Util: 
issued_total_row = 128908 
issued_total_col = 230788 
Row_Bus_Util =  0.092129 
CoL_Bus_Util = 0.164942 
Either_Row_CoL_Bus_Util = 0.246396 
Issued_on_Two_Bus_Simul_Util = 0.010675 
issued_two_Eff = 0.043326 
queue_avg = 42.153397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.1534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055864 n_act=64047 n_pre=64031 n_ref_event=0 n_req=214104 n_rd=202734 n_rd_L2_A=0 n_write=0 n_wr_bk=27370 bw_util=0.6578
n_activity=1185948 dram_eff=0.7761
bk0: 12539a 709462i bk1: 12647a 687922i bk2: 12550a 698155i bk3: 12856a 659949i bk4: 12609a 689736i bk5: 12617a 680218i bk6: 12765a 685602i bk7: 12872a 677309i bk8: 12513a 720670i bk9: 12479a 718027i bk10: 12749a 706763i bk11: 12895a 684963i bk12: 12634a 689801i bk13: 12550a 687784i bk14: 12769a 682368i bk15: 12690a 687163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700860
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 0.229903
Bank_Level_Parallism = 10.585944
Bank_Level_Parallism_Col = 7.357320
Bank_Level_Parallism_Ready = 2.823733
write_to_read_ratio_blp_rw_average = 0.362359
GrpLevelPara = 3.507719 

BW Util details:
bwutil = 0.657813 
total_CMD = 1399207 
util_bw = 920416 
Wasted_Col = 180904 
Wasted_Row = 10523 
Idle = 287364 

BW Util Bottlenecks: 
RCDc_limit = 222184 
RCDWRc_limit = 23547 
WTRc_limit = 225826 
RTWc_limit = 512262 
CCDLc_limit = 130791 
rwq = 0 
CCDLc_limit_alone = 78278 
WTRc_limit_alone = 213559 
RTWc_limit_alone = 472016 

Commands details: 
total_CMD = 1399207 
n_nop = 1055864 
Read = 202734 
Write = 0 
L2_Alloc = 0 
L2_WB = 27370 
n_act = 64047 
n_pre = 64031 
n_ref = 0 
n_req = 214104 
total_req = 230104 

Dual Bus Interface Util: 
issued_total_row = 128078 
issued_total_col = 230104 
Row_Bus_Util =  0.091536 
CoL_Bus_Util = 0.164453 
Either_Row_CoL_Bus_Util = 0.245384 
Issued_on_Two_Bus_Simul_Util = 0.010605 
issued_two_Eff = 0.043219 
queue_avg = 41.274921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.2749
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1053225 n_act=64661 n_pre=64645 n_ref_event=0 n_req=215415 n_rd=204013 n_rd_L2_A=0 n_write=0 n_wr_bk=27388 bw_util=0.6615
n_activity=1185946 dram_eff=0.7805
bk0: 12523a 682640i bk1: 12798a 675736i bk2: 12669a 703877i bk3: 12704a 680362i bk4: 12652a 674608i bk5: 13030a 662083i bk6: 12874a 660970i bk7: 13065a 654711i bk8: 12598a 722028i bk9: 12664a 707036i bk10: 13010a 683173i bk11: 12768a 674499i bk12: 12733a 681436i bk13: 12493a 688359i bk14: 12717a 668854i bk15: 12715a 683794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699831
Row_Buffer_Locality_read = 0.725728
Row_Buffer_Locality_write = 0.236450
Bank_Level_Parallism = 10.718527
Bank_Level_Parallism_Col = 7.440160
Bank_Level_Parallism_Ready = 2.812209
write_to_read_ratio_blp_rw_average = 0.365955
GrpLevelPara = 3.527897 

BW Util details:
bwutil = 0.661520 
total_CMD = 1399207 
util_bw = 925604 
Wasted_Col = 178057 
Wasted_Row = 9709 
Idle = 285837 

BW Util Bottlenecks: 
RCDc_limit = 217359 
RCDWRc_limit = 23001 
WTRc_limit = 224805 
RTWc_limit = 514306 
CCDLc_limit = 132454 
rwq = 0 
CCDLc_limit_alone = 79291 
WTRc_limit_alone = 212238 
RTWc_limit_alone = 473710 

Commands details: 
total_CMD = 1399207 
n_nop = 1053225 
Read = 204013 
Write = 0 
L2_Alloc = 0 
L2_WB = 27388 
n_act = 64661 
n_pre = 64645 
n_ref = 0 
n_req = 215415 
total_req = 231401 

Dual Bus Interface Util: 
issued_total_row = 129306 
issued_total_col = 231401 
Row_Bus_Util =  0.092414 
CoL_Bus_Util = 0.165380 
Either_Row_CoL_Bus_Util = 0.247270 
Issued_on_Two_Bus_Simul_Util = 0.010524 
issued_two_Eff = 0.042560 
queue_avg = 42.955475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.9555
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055104 n_act=64187 n_pre=64171 n_ref_event=0 n_req=214405 n_rd=203074 n_rd_L2_A=0 n_write=0 n_wr_bk=27286 bw_util=0.6585
n_activity=1184783 dram_eff=0.7777
bk0: 12619a 686885i bk1: 12571a 699223i bk2: 12743a 695325i bk3: 12855a 686350i bk4: 12938a 655454i bk5: 12736a 697810i bk6: 12633a 696252i bk7: 12818a 685911i bk8: 12659a 696000i bk9: 12404a 725501i bk10: 12730a 696965i bk11: 12771a 711692i bk12: 12558a 694229i bk13: 12549a 704090i bk14: 12737a 687622i bk15: 12753a 676229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700627
Row_Buffer_Locality_read = 0.726789
Row_Buffer_Locality_write = 0.231754
Bank_Level_Parallism = 10.559985
Bank_Level_Parallism_Col = 7.337180
Bank_Level_Parallism_Ready = 2.814486
write_to_read_ratio_blp_rw_average = 0.363387
GrpLevelPara = 3.497700 

BW Util details:
bwutil = 0.658544 
total_CMD = 1399207 
util_bw = 921440 
Wasted_Col = 180203 
Wasted_Row = 9959 
Idle = 287605 

BW Util Bottlenecks: 
RCDc_limit = 219343 
RCDWRc_limit = 23324 
WTRc_limit = 218681 
RTWc_limit = 511015 
CCDLc_limit = 132683 
rwq = 0 
CCDLc_limit_alone = 79775 
WTRc_limit_alone = 206754 
RTWc_limit_alone = 470034 

Commands details: 
total_CMD = 1399207 
n_nop = 1055104 
Read = 203074 
Write = 0 
L2_Alloc = 0 
L2_WB = 27286 
n_act = 64187 
n_pre = 64171 
n_ref = 0 
n_req = 214405 
total_req = 230360 

Dual Bus Interface Util: 
issued_total_row = 128358 
issued_total_col = 230360 
Row_Bus_Util =  0.091736 
CoL_Bus_Util = 0.164636 
Either_Row_CoL_Bus_Util = 0.245927 
Issued_on_Two_Bus_Simul_Util = 0.010445 
issued_two_Eff = 0.042473 
queue_avg = 41.460094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4601
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1054308 n_act=64532 n_pre=64516 n_ref_event=0 n_req=214762 n_rd=203350 n_rd_L2_A=0 n_write=0 n_wr_bk=27358 bw_util=0.6595
n_activity=1182691 dram_eff=0.7803
bk0: 12408a 695539i bk1: 12724a 676671i bk2: 12608a 687482i bk3: 12747a 658486i bk4: 13055a 670132i bk5: 13083a 664347i bk6: 12812a 659946i bk7: 12847a 671795i bk8: 12629a 692931i bk9: 12691a 686210i bk10: 12385a 707631i bk11: 12676a 677982i bk12: 12749a 683902i bk13: 12740a 674544i bk14: 12609a 699460i bk15: 12587a 690485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699519
Row_Buffer_Locality_read = 0.726206
Row_Buffer_Locality_write = 0.223975
Bank_Level_Parallism = 10.728495
Bank_Level_Parallism_Col = 7.421103
Bank_Level_Parallism_Ready = 2.792020
write_to_read_ratio_blp_rw_average = 0.368924
GrpLevelPara = 3.512653 

BW Util details:
bwutil = 0.659539 
total_CMD = 1399207 
util_bw = 922832 
Wasted_Col = 179431 
Wasted_Row = 9998 
Idle = 286946 

BW Util Bottlenecks: 
RCDc_limit = 219945 
RCDWRc_limit = 23903 
WTRc_limit = 221102 
RTWc_limit = 514943 
CCDLc_limit = 131901 
rwq = 0 
CCDLc_limit_alone = 78770 
WTRc_limit_alone = 209277 
RTWc_limit_alone = 473637 

Commands details: 
total_CMD = 1399207 
n_nop = 1054308 
Read = 203350 
Write = 0 
L2_Alloc = 0 
L2_WB = 27358 
n_act = 64532 
n_pre = 64516 
n_ref = 0 
n_req = 214762 
total_req = 230708 

Dual Bus Interface Util: 
issued_total_row = 129048 
issued_total_col = 230708 
Row_Bus_Util =  0.092229 
CoL_Bus_Util = 0.164885 
Either_Row_CoL_Bus_Util = 0.246496 
Issued_on_Two_Bus_Simul_Util = 0.010618 
issued_two_Eff = 0.043076 
queue_avg = 43.049458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.0495
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055831 n_act=64147 n_pre=64131 n_ref_event=0 n_req=213794 n_rd=202437 n_rd_L2_A=0 n_write=0 n_wr_bk=27252 bw_util=0.6566
n_activity=1187048 dram_eff=0.774
bk0: 12530a 710552i bk1: 12659a 685030i bk2: 12952a 678023i bk3: 12523a 708212i bk4: 12830a 679332i bk5: 12742a 683105i bk6: 12703a 686399i bk7: 13066a 670989i bk8: 12443a 718755i bk9: 12250a 733068i bk10: 12643a 704773i bk11: 12745a 677379i bk12: 12558a 714660i bk13: 12656a 703895i bk14: 12652a 673641i bk15: 12485a 699056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699959
Row_Buffer_Locality_read = 0.726532
Row_Buffer_Locality_write = 0.226292
Bank_Level_Parallism = 10.510308
Bank_Level_Parallism_Col = 7.294069
Bank_Level_Parallism_Ready = 2.761880
write_to_read_ratio_blp_rw_average = 0.368923
GrpLevelPara = 3.497912 

BW Util details:
bwutil = 0.656626 
total_CMD = 1399207 
util_bw = 918756 
Wasted_Col = 183655 
Wasted_Row = 11256 
Idle = 285540 

BW Util Bottlenecks: 
RCDc_limit = 222669 
RCDWRc_limit = 23396 
WTRc_limit = 221102 
RTWc_limit = 510463 
CCDLc_limit = 132659 
rwq = 0 
CCDLc_limit_alone = 80459 
WTRc_limit_alone = 209388 
RTWc_limit_alone = 469977 

Commands details: 
total_CMD = 1399207 
n_nop = 1055831 
Read = 202437 
Write = 0 
L2_Alloc = 0 
L2_WB = 27252 
n_act = 64147 
n_pre = 64131 
n_ref = 0 
n_req = 213794 
total_req = 229689 

Dual Bus Interface Util: 
issued_total_row = 128278 
issued_total_col = 229689 
Row_Bus_Util =  0.091679 
CoL_Bus_Util = 0.164157 
Either_Row_CoL_Bus_Util = 0.245408 
Issued_on_Two_Bus_Simul_Util = 0.010428 
issued_two_Eff = 0.042493 
queue_avg = 41.473213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.4732
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055782 n_act=63996 n_pre=63980 n_ref_event=0 n_req=214238 n_rd=202889 n_rd_L2_A=0 n_write=0 n_wr_bk=27299 bw_util=0.6581
n_activity=1179450 dram_eff=0.7807
bk0: 12550a 691213i bk1: 12473a 710411i bk2: 12491a 712593i bk3: 12603a 691795i bk4: 12911a 687480i bk5: 12897a 679146i bk6: 12746a 695001i bk7: 12844a 684623i bk8: 12396a 729293i bk9: 12626a 694316i bk10: 12809a 705921i bk11: 13023a 676568i bk12: 12521a 699049i bk13: 12854a 678757i bk14: 12610a 684626i bk15: 12535a 702118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701285
Row_Buffer_Locality_read = 0.727999
Row_Buffer_Locality_write = 0.223720
Bank_Level_Parallism = 10.534934
Bank_Level_Parallism_Col = 7.317104
Bank_Level_Parallism_Ready = 2.802120
write_to_read_ratio_blp_rw_average = 0.361988
GrpLevelPara = 3.508345 

BW Util details:
bwutil = 0.658053 
total_CMD = 1399207 
util_bw = 920752 
Wasted_Col = 179285 
Wasted_Row = 10160 
Idle = 289010 

BW Util Bottlenecks: 
RCDc_limit = 219014 
RCDWRc_limit = 22996 
WTRc_limit = 224021 
RTWc_limit = 504197 
CCDLc_limit = 131387 
rwq = 0 
CCDLc_limit_alone = 78779 
WTRc_limit_alone = 212135 
RTWc_limit_alone = 463475 

Commands details: 
total_CMD = 1399207 
n_nop = 1055782 
Read = 202889 
Write = 0 
L2_Alloc = 0 
L2_WB = 27299 
n_act = 63996 
n_pre = 63980 
n_ref = 0 
n_req = 214238 
total_req = 230188 

Dual Bus Interface Util: 
issued_total_row = 127976 
issued_total_col = 230188 
Row_Bus_Util =  0.091463 
CoL_Bus_Util = 0.164513 
Either_Row_CoL_Bus_Util = 0.245443 
Issued_on_Two_Bus_Simul_Util = 0.010534 
issued_two_Eff = 0.042918 
queue_avg = 41.506050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5061
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1399207 n_nop=1055561 n_act=64082 n_pre=64066 n_ref_event=0 n_req=214575 n_rd=203242 n_rd_L2_A=0 n_write=0 n_wr_bk=27234 bw_util=0.6589
n_activity=1185347 dram_eff=0.7778
bk0: 12486a 710371i bk1: 12571a 691241i bk2: 12758a 691845i bk3: 12644a 675116i bk4: 12911a 673014i bk5: 12910a 684568i bk6: 12798a 707526i bk7: 12851a 682441i bk8: 12419a 732810i bk9: 12410a 723132i bk10: 12894a 678224i bk11: 12728a 694669i bk12: 12728a 665092i bk13: 12665a 688395i bk14: 12848a 670834i bk15: 12621a 693676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701354
Row_Buffer_Locality_read = 0.727596
Row_Buffer_Locality_write = 0.230742
Bank_Level_Parallism = 10.580509
Bank_Level_Parallism_Col = 7.344161
Bank_Level_Parallism_Ready = 2.804962
write_to_read_ratio_blp_rw_average = 0.362126
GrpLevelPara = 3.504869 

BW Util details:
bwutil = 0.658876 
total_CMD = 1399207 
util_bw = 921904 
Wasted_Col = 180072 
Wasted_Row = 10678 
Idle = 286553 

BW Util Bottlenecks: 
RCDc_limit = 220885 
RCDWRc_limit = 22939 
WTRc_limit = 223038 
RTWc_limit = 502792 
CCDLc_limit = 131661 
rwq = 0 
CCDLc_limit_alone = 79399 
WTRc_limit_alone = 211140 
RTWc_limit_alone = 462428 

Commands details: 
total_CMD = 1399207 
n_nop = 1055561 
Read = 203242 
Write = 0 
L2_Alloc = 0 
L2_WB = 27234 
n_act = 64082 
n_pre = 64066 
n_ref = 0 
n_req = 214575 
total_req = 230476 

Dual Bus Interface Util: 
issued_total_row = 128148 
issued_total_col = 230476 
Row_Bus_Util =  0.091586 
CoL_Bus_Util = 0.164719 
Either_Row_CoL_Bus_Util = 0.245601 
Issued_on_Two_Bus_Simul_Util = 0.010705 
issued_two_Eff = 0.043586 
queue_avg = 41.752708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7527

========= L2 cache stats =========
L2_cache_bank[0]: Access = 263055, Miss = 101383, Miss_rate = 0.385, Pending_hits = 3020, Reservation_fails = 1898
L2_cache_bank[1]: Access = 263419, Miss = 101473, Miss_rate = 0.385, Pending_hits = 724, Reservation_fails = 0
L2_cache_bank[2]: Access = 262286, Miss = 101577, Miss_rate = 0.387, Pending_hits = 701, Reservation_fails = 269
L2_cache_bank[3]: Access = 260881, Miss = 101522, Miss_rate = 0.389, Pending_hits = 809, Reservation_fails = 96
L2_cache_bank[4]: Access = 260322, Miss = 102385, Miss_rate = 0.393, Pending_hits = 932, Reservation_fails = 467
L2_cache_bank[5]: Access = 260830, Miss = 101395, Miss_rate = 0.389, Pending_hits = 827, Reservation_fails = 721
L2_cache_bank[6]: Access = 260337, Miss = 101220, Miss_rate = 0.389, Pending_hits = 708, Reservation_fails = 941
L2_cache_bank[7]: Access = 255982, Miss = 101957, Miss_rate = 0.398, Pending_hits = 784, Reservation_fails = 187
L2_cache_bank[8]: Access = 261050, Miss = 102280, Miss_rate = 0.392, Pending_hits = 3091, Reservation_fails = 817
L2_cache_bank[9]: Access = 262988, Miss = 101107, Miss_rate = 0.384, Pending_hits = 778, Reservation_fails = 388
L2_cache_bank[10]: Access = 252085, Miss = 101128, Miss_rate = 0.401, Pending_hits = 690, Reservation_fails = 423
L2_cache_bank[11]: Access = 256537, Miss = 101606, Miss_rate = 0.396, Pending_hits = 750, Reservation_fails = 184
L2_cache_bank[12]: Access = 270727, Miss = 101776, Miss_rate = 0.376, Pending_hits = 919, Reservation_fails = 1969
L2_cache_bank[13]: Access = 259784, Miss = 102237, Miss_rate = 0.394, Pending_hits = 867, Reservation_fails = 124
L2_cache_bank[14]: Access = 253272, Miss = 101617, Miss_rate = 0.401, Pending_hits = 766, Reservation_fails = 296
L2_cache_bank[15]: Access = 264188, Miss = 101457, Miss_rate = 0.384, Pending_hits = 758, Reservation_fails = 23
L2_cache_bank[16]: Access = 261474, Miss = 101255, Miss_rate = 0.387, Pending_hits = 3025, Reservation_fails = 851
L2_cache_bank[17]: Access = 257647, Miss = 102095, Miss_rate = 0.396, Pending_hits = 814, Reservation_fails = 38
L2_cache_bank[18]: Access = 257150, Miss = 101311, Miss_rate = 0.394, Pending_hits = 737, Reservation_fails = 592
L2_cache_bank[19]: Access = 269644, Miss = 101126, Miss_rate = 0.375, Pending_hits = 735, Reservation_fails = 1738
L2_cache_bank[20]: Access = 265166, Miss = 101034, Miss_rate = 0.381, Pending_hits = 720, Reservation_fails = 1009
L2_cache_bank[21]: Access = 253645, Miss = 101855, Miss_rate = 0.402, Pending_hits = 736, Reservation_fails = 803
L2_cache_bank[22]: Access = 258817, Miss = 101842, Miss_rate = 0.393, Pending_hits = 727, Reservation_fails = 28
L2_cache_bank[23]: Access = 261052, Miss = 101400, Miss_rate = 0.388, Pending_hits = 745, Reservation_fails = 266
L2_total_cache_accesses = 6252338
L2_total_cache_misses = 2438038
L2_total_cache_miss_rate = 0.3899
L2_total_cache_pending_hits = 25363
L2_total_cache_reservation_fails = 14128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3556952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 970827
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1467211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 25363
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6020353
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 231985
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 895
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13233
L2_cache_data_port_util = 0.289
L2_cache_fill_port_util = 0.186

icnt_total_pkts_mem_to_simt=6252338
icnt_total_pkts_simt_to_mem=6252338
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6252338
Req_Network_cycles = 545616
Req_Network_injected_packets_per_cycle =      11.4592 
Req_Network_conflicts_per_cycle =       5.8821
Req_Network_conflicts_per_cycle_util =       6.1560
Req_Bank_Level_Parallism =      11.9929
Req_Network_in_buffer_full_per_cycle =       0.0003
Req_Network_in_buffer_avg_util =      19.2787
Req_Network_out_buffer_full_per_cycle =       0.0001
Req_Network_out_buffer_avg_util =       9.8242

Reply_Network_injected_packets_num = 6252338
Reply_Network_cycles = 545616
Reply_Network_injected_packets_per_cycle =       11.4592
Reply_Network_conflicts_per_cycle =        6.9330
Reply_Network_conflicts_per_cycle_util =       7.2570
Reply_Bank_Level_Parallism =      11.9947
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.1860
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3820
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 33 sec (5013 sec)
gpgpu_simulation_rate = 21492 (inst/sec)
gpgpu_simulation_rate = 108 (cycle/sec)
gpgpu_silicon_slowdown = 12638888x
Skipping largest intermediate component (ID: 0, approx. 0% of the graph)
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad1b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad1ac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700fa382 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z19afforest_undirectediiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f0 (cc_afforest.1.sm_75.ptx:168) @%p1 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (cc_afforest.1.sm_75.ptx:174) @%p2 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x368 (cc_afforest.1.sm_75.ptx:185) @%p3 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x378 (cc_afforest.1.sm_75.ptx:188) bra.uni $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (cc_afforest.1.sm_75.ptx:194) mul.wide.s32 %rd12, %r32, 4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cc_afforest.1.sm_75.ptx:201) @%p4 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x400 (cc_afforest.1.sm_75.ptx:211) @%p5 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x410 (cc_afforest.1.sm_75.ptx:214) @%p6 bra $L__BB2_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x428 (cc_afforest.1.sm_75.ptx:218) @%p7 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x470 (cc_afforest.1.sm_75.ptx:230) @%p8 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x488 (cc_afforest.1.sm_75.ptx:235) @%p9 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x490 (cc_afforest.1.sm_75.ptx:236) bra.uni $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (cc_afforest.1.sm_75.ptx:191) ld.global.u32 %r33, [%rd2];

GPGPU-Sim PTX: ... end of reconvergence points for _Z19afforest_undirectediiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z19afforest_undirectediiPKmPKiPii' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
Destroy streams for kernel 5: size 0
kernel_name = _Z19afforest_undirectediiPKmPKiPii 
kernel_launch_uid = 5 
gpu_sim_cycle = 1029027
gpu_sim_insn = 22201306
gpu_ipc =      21.5750
gpu_tot_sim_cycle = 1574643
gpu_tot_sim_insn = 129944084
gpu_tot_ipc =      82.5229
gpu_tot_issued_cta = 17900
gpu_occupancy = 33.1773% 
gpu_tot_occupancy = 59.5849% 
max_total_param_size = 0
gpu_stall_dramfull = 822196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6616
partiton_level_parallism_total  =       4.4030
partiton_level_parallism_util =       2.0866
partiton_level_parallism_util_total  =       8.1908
L2_BW  =      28.8978 GB/Sec
L2_BW_total  =     192.3221 GB/Sec
gpu_total_sim_rate=15858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 291349, Miss = 213758, Miss_rate = 0.734, Pending_hits = 24643, Reservation_fails = 394578
	L1D_cache_core[1]: Access = 296851, Miss = 217755, Miss_rate = 0.734, Pending_hits = 24386, Reservation_fails = 354545
	L1D_cache_core[2]: Access = 297781, Miss = 219775, Miss_rate = 0.738, Pending_hits = 25448, Reservation_fails = 409600
	L1D_cache_core[3]: Access = 297848, Miss = 217561, Miss_rate = 0.730, Pending_hits = 24687, Reservation_fails = 385346
	L1D_cache_core[4]: Access = 291644, Miss = 215483, Miss_rate = 0.739, Pending_hits = 24828, Reservation_fails = 399561
	L1D_cache_core[5]: Access = 301833, Miss = 219640, Miss_rate = 0.728, Pending_hits = 24783, Reservation_fails = 376944
	L1D_cache_core[6]: Access = 294290, Miss = 216650, Miss_rate = 0.736, Pending_hits = 24457, Reservation_fails = 391664
	L1D_cache_core[7]: Access = 293314, Miss = 217383, Miss_rate = 0.741, Pending_hits = 24467, Reservation_fails = 415568
	L1D_cache_core[8]: Access = 298663, Miss = 218501, Miss_rate = 0.732, Pending_hits = 24422, Reservation_fails = 391593
	L1D_cache_core[9]: Access = 292149, Miss = 215691, Miss_rate = 0.738, Pending_hits = 24871, Reservation_fails = 395286
	L1D_cache_core[10]: Access = 292401, Miss = 215594, Miss_rate = 0.737, Pending_hits = 23938, Reservation_fails = 410550
	L1D_cache_core[11]: Access = 295006, Miss = 216971, Miss_rate = 0.735, Pending_hits = 23989, Reservation_fails = 361533
	L1D_cache_core[12]: Access = 298692, Miss = 219461, Miss_rate = 0.735, Pending_hits = 25046, Reservation_fails = 393697
	L1D_cache_core[13]: Access = 292185, Miss = 217066, Miss_rate = 0.743, Pending_hits = 24710, Reservation_fails = 406095
	L1D_cache_core[14]: Access = 299585, Miss = 219132, Miss_rate = 0.731, Pending_hits = 24525, Reservation_fails = 367409
	L1D_cache_core[15]: Access = 299869, Miss = 219616, Miss_rate = 0.732, Pending_hits = 24730, Reservation_fails = 372746
	L1D_cache_core[16]: Access = 298638, Miss = 220042, Miss_rate = 0.737, Pending_hits = 24938, Reservation_fails = 351052
	L1D_cache_core[17]: Access = 297017, Miss = 218610, Miss_rate = 0.736, Pending_hits = 24600, Reservation_fails = 362718
	L1D_cache_core[18]: Access = 291858, Miss = 215485, Miss_rate = 0.738, Pending_hits = 24476, Reservation_fails = 420182
	L1D_cache_core[19]: Access = 291471, Miss = 214620, Miss_rate = 0.736, Pending_hits = 24429, Reservation_fails = 382078
	L1D_cache_core[20]: Access = 300022, Miss = 218759, Miss_rate = 0.729, Pending_hits = 25130, Reservation_fails = 362535
	L1D_cache_core[21]: Access = 291904, Miss = 215144, Miss_rate = 0.737, Pending_hits = 23522, Reservation_fails = 430899
	L1D_cache_core[22]: Access = 299063, Miss = 219352, Miss_rate = 0.733, Pending_hits = 24200, Reservation_fails = 372737
	L1D_cache_core[23]: Access = 297150, Miss = 217548, Miss_rate = 0.732, Pending_hits = 23960, Reservation_fails = 386453
	L1D_cache_core[24]: Access = 297133, Miss = 218937, Miss_rate = 0.737, Pending_hits = 25171, Reservation_fails = 399637
	L1D_cache_core[25]: Access = 293471, Miss = 216170, Miss_rate = 0.737, Pending_hits = 24498, Reservation_fails = 371735
	L1D_cache_core[26]: Access = 291755, Miss = 215686, Miss_rate = 0.739, Pending_hits = 24643, Reservation_fails = 353559
	L1D_cache_core[27]: Access = 289959, Miss = 215241, Miss_rate = 0.742, Pending_hits = 24925, Reservation_fails = 376148
	L1D_cache_core[28]: Access = 284669, Miss = 211918, Miss_rate = 0.744, Pending_hits = 24134, Reservation_fails = 420930
	L1D_cache_core[29]: Access = 290867, Miss = 215556, Miss_rate = 0.741, Pending_hits = 24767, Reservation_fails = 390704
	L1D_total_cache_accesses = 8848437
	L1D_total_cache_misses = 6513105
	L1D_total_cache_miss_rate = 0.7361
	L1D_total_cache_pending_hits = 737323
	L1D_total_cache_reservation_fails = 11608082
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.214
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1483063
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 737306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4497647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11603525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1898436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 737307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 114946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8616452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 231985

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 6390
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2420381
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9176754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4498
ctas_completed 17900, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10976, 10397, 10905, 9250, 9768, 9835, 8593, 9542, 11522, 10742, 10144, 10383, 9409, 10915, 10126, 9785, 10396, 10106, 11475, 9696, 8605, 10131, 9695, 8829, 9589, 9950, 10290, 10702, 10505, 9419, 10459, 10815, 
gpgpu_n_tot_thrd_icount = 314435136
gpgpu_n_tot_w_icount = 9826098
gpgpu_n_stall_shd_mem = 5527132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6701136
gpgpu_n_mem_write_global = 231985
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17976500
gpgpu_n_store_insn = 1092160
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18329600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4850300
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 676696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5684507	W0_Idle:9674295	W0_Scoreboard:94116976	W1:3242633	W2:971009	W3:428331	W4:234829	W5:165331	W6:129053	W7:107869	W8:92885	W9:79683	W10:67073	W11:52352	W12:39188	W13:25827	W14:15272	W15:8889	W16:4982	W17:3580	W18:4252	W19:6937	W20:11754	W21:18599	W22:29542	W23:39950	W24:55521	W25:74761	W26:96579	W27:118461	W28:145412	W29:166892	W30:190771	W31:186080	W32:3011801
single_issue_nums: WS0:2441133	WS1:2464974	WS2:2420789	WS3:2499202	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51168656 {8:6396082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9279400 {40:231985,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12202160 {40:305054,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 255843280 {40:6396082,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1855880 {8:231985,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12202160 {40:305054,}
maxmflatency = 5831 
max_icnt2mem_latency = 3596 
maxmrqlatency = 2603 
max_icnt2sh_latency = 279 
averagemflatency = 499 
avg_icnt2mem_latency = 128 
avg_mrq_latency = 93 
avg_icnt2sh_latency = 15 
mrq_lat_table:817780 	53104 	70219 	142063 	319520 	393272 	445468 	411646 	258005 	61056 	3245 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1114440 	3490504 	1938685 	359393 	28590 	1509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	115650 	60664 	34482 	21100 	2821248 	1550779 	1403980 	793469 	112351 	18324 	1074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3179545 	1229852 	875879 	671885 	520146 	362172 	93391 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	1244 	210 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[3]:        64        65        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[6]:        64        64        64        64        64        64        64        64        63        66        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        63        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     78607    157184    371778    153326     69354     73687    162591    149786    241910    243443    164049    451853    236537    156857    156572     73092 
dram[1]:    142192     97785    325012    160071    135155    204685    106549    298679    157338    244094    165094    358318     73981    205365    154520    118378 
dram[2]:    132963    147004     68836    366647    152941    247803    398931    239924    159481    205629    156083    231576    223411    234925    385812    219832 
dram[3]:    230252    297627    157312    132417    173217    222051    162795    167553    166050     42955    159382    376037    148136    350540    304874     85052 
dram[4]:    257285    190613    153293    115954    154523    179619    305216    246467    237696    165455     20148    242974    115849    224546    196230    160346 
dram[5]:    135247    228695    166082     36117    194389    155328    160678    481528    159353    167272    157280    154587    128501    351664    266939    118423 
dram[6]:    367694    147818    304104    163657    157127     81816    318618    235724    118631     54764    156067    179519    215449    370522     61738    304985 
dram[7]:    241053    427871    379128    286680    178559    192370    138334    259598    374297    302349     75827     88060     84258    194534    213847    314045 
dram[8]:    152919    231550    232334    148632     56469    146069    153865    213422    209256    244229    216662    155995    155943    154399     74569    231574 
dram[9]:    376981    441545    354572    145104    238235    236755    537127    208585    242714    315680    299761    183295    186314    148931    144526     81930 
dram[10]:     79243    161325     76269    175519    144124    286969    156435    221161    211255    223343    321543    295345    158960    230563    155405    117029 
dram[11]:    295478    233275    155975    161434    236308    120155    209765     34894    226979    197257    108992    232186    298216    229631    201000    242052 
average row accesses per activate:
dram[0]:  3.054708  3.030249  3.020874  3.085990  3.046548  3.074191  3.037962  3.085901  3.135074  3.192219  3.047949  3.047908  3.046747  3.127288  3.137819  3.085821 
dram[1]:  3.064925  3.104142  2.958404  3.071629  3.072820  3.082386  3.035350  3.002495  3.152015  3.199958  3.205025  3.077866  3.187811  3.143637  3.102223  3.170405 
dram[2]:  3.066471  3.053776  2.971208  3.027252  3.048682  3.073928  2.987744  3.035294  3.185162  3.157884  3.077878  3.097156  3.084194  3.087239  3.111243  3.151791 
dram[3]:  3.143998  3.094094  3.071904  3.077059  3.027111  3.086311  3.045560  3.087110  3.239497  3.091320  3.193939  3.067234  3.140689  3.162423  3.062363  3.113967 
dram[4]:  3.060890  3.113590  3.019131  3.046365  3.014052  3.048467  3.117390  3.130644  3.093675  3.202348  3.082873  3.140931  3.012931  3.197080  3.023314  3.052456 
dram[5]:  3.075453  3.122424  3.036590  3.011991  3.045104  3.022049  3.041683  3.045861  3.200840  3.167360  3.102139  3.211633  3.068786  3.149033  3.146548  3.136887 
dram[6]:  3.054000  3.008858  3.051792  3.008466  3.034178  3.091706  2.973967  3.102789  3.120187  3.178527  3.095869  3.160996  3.049882  3.126156  2.978394  3.147309 
dram[7]:  3.060672  3.117923  3.070392  2.966057  3.058687  3.104654  3.041790  3.105526  3.139014  3.192968  3.099602  3.087649  3.084371  3.172250  3.093134  3.053757 
dram[8]:  3.071067  3.039339  3.029048  3.098507  3.082783  3.039870  3.067414  2.986476  3.153021  3.167997  3.162225  3.186066  3.110129  3.034895  3.030118  3.084316 
dram[9]:  3.057608  3.102400  3.006860  3.090543  3.045200  3.081262  3.023116  3.040396  3.136043  3.294718  3.121341  3.119327  3.115830  3.105698  2.999417  3.051998 
dram[10]:  3.067756  3.145747  3.020142  3.032485  3.139586  3.153862  2.988501  3.115827  3.235243  3.209613  3.085337  3.085886  3.096663  3.098827  3.086235  3.093630 
dram[11]:  3.062475  3.144233  3.094530  3.033931  3.028280  3.060313  3.012556  3.090514  3.110248  3.260597  3.109630  3.136657  3.070609  3.178439  3.053589  3.119177 
average row locality = 2975386/963293 = 3.088765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     14661     14729     14878     14901     14944     14819     14901     14889     14538     14542     14652     14850     14614     14666     14663     14995 
dram[1]:     14527     14864     14891     14571     14839     14727     14697     14851     14771     14564     14474     14844     14670     14801     14875     14699 
dram[2]:     14876     14733     15014     14881     15077     14877     14822     14753     14551     14520     14891     14967     14807     14496     14961     14856 
dram[3]:     14615     14768     14959     14933     14772     15019     14973     14939     14481     14385     14572     14789     14605     14682     14659     14875 
dram[4]:     14614     14639     14987     14722     14881     14663     14910     14852     14724     14572     14914     14664     14643     14634     14925     14775 
dram[5]:     14571     14733     14594     15014     14656     14716     14798     14927     14530     14532     14808     15010     14633     14568     14862     14795 
dram[6]:     14666     14889     14773     14904     14703     15121     15001     15117     14697     14658     15150     14866     14813     14512     14803     14803 
dram[7]:     14759     14598     14896     14978     14995     14825     14682     14814     14661     14374     14837     14821     14622     14636     14805     14824 
dram[8]:     14443     14722     14704     14798     15094     15097     14847     14907     14580     14751     14364     14678     14739     14774     14667     14708 
dram[9]:     14673     14777     14999     14623     14991     14857     14810     15167     14411     14149     14642     14660     14632     14705     14699     14488 
dram[10]:     14666     14512     14571     14721     14981     14965     14836     14940     14341     14609     14937     15164     14613     14848     14699     14596 
dram[11]:     14571     14613     14866     14790     14974     15052     14895     14872     14490     14388     14924     14826     14782     14770     14881     14733 
total dram reads = 2834066
bank skew: 15167/14149 = 1.07
chip skew: 237476/235283 = 1.01
number of total write accesses:
dram[0]:      1757      1663      1770      1765      1793      1802      1846      1813      1710      1709      1689      1732      1686      1681      1725      1730 
dram[1]:      1706      1697      1780      1754      1780      1744      1787      1882      1712      1636      1673      1748      1681      1694      1766      1659 
dram[2]:      1784      1691      1792      1799      1800      1782      1822      1769      1655      1654      1710      1666      1713      1703      1736      1761 
dram[3]:      1702      1685      1725      1764      1761      1818      1845      1841      1652      1644      1681      1711      1710      1715      1706      1743 
dram[4]:      1709      1684      1844      1797      1815      1778      1791      1777      1729      1651      1674      1667      1693      1687      1797      1766 
dram[5]:      1703      1701      1779      1847      1766      1791      1800      1795      1686      1664      1721      1710      1670      1703      1726      1748 
dram[6]:      1687      1745      1726      1745      1779      1791      1788      1855      1678      1659      1713      1756      1684      1673      1785      1752 
dram[7]:      1696      1693      1787      1770      1805      1724      1778      1763      1729      1670      1720      1649      1772      1695      1728      1757 
dram[8]:      1708      1709      1688      1778      1800      1796      1841      1849      1658      1700      1647      1710      1726      1695      1758      1718 
dram[9]:      1718      1704      1791      1746      1819      1768      1762      1839      1681      1658      1702      1729      1696      1691      1721      1689 
dram[10]:      1722      1704      1696      1810      1793      1769      1849      1843      1630      1749      1694      1732      1662      1731      1741      1645 
dram[11]:      1701      1727      1767      1796      1762      1794      1719      1857      1710      1656      1663      1654      1734      1701      1718      1709 
total dram writes = 333264
bank skew: 1882/1630 = 1.15
chip skew: 27871/27668 = 1.01
average mf latency per bank:
dram[0]:        834       816      1583      1656      1351      1294      1113      1087      1029       975       950       907       922       889       882       839
dram[1]:        820       862      1633      1600      1330      1288      1069      1067      1002       969       935       907       890       910       816       874
dram[2]:       1190       943      1982      1708      1771      1373      1564      1242      1393      1085      1405      1076      1307       999      1215       961
dram[3]:        835       820      1520      1513      1244      1234      1061      1121      1033       956       963       927       872       899       843       854
dram[4]:        989       903      1668      1710      1394      1311      1310      1114      1136      1037      1101       999      1102       940      1018       884
dram[5]:        800       779      1422      1444      1217      1260      1045      1110       958       940       869       929       863       899       817       817
dram[6]:        904       895      1885      1642      1333      1305      1200      1134      1038      1112      1040       987       983       982       950       899
dram[7]:        856       825      1488      1589      1275      1277      1121      1140       990      1004       972       955       963       914       881       846
dram[8]:        844       850      1618      1539      1287      1362      1101      1140      1003       983       965       954       874       924       840       883
dram[9]:        792       836      1460      1718      1230      1276      1083      1100       945      1041       926       900       914       859       817       852
dram[10]:        815       779      1623      1385      1305      1254      1024      1096       961       959       901       918       891       859       866       833
dram[11]:        860       894      1509      1600      1186      1296      1102      1110       958      1014       917       914       896       884       814       878
maximum mf latency per bank:
dram[0]:       4685      4726      4313      4856      4394      4718      4220      4595      4344      4594      4769      4455      4516      4491      4323      4355
dram[1]:       4586      5041      4325      4420      4459      4720      4279      4705      3940      4571      4459      4987      4305      4275      4312      4637
dram[2]:       4348      5044      4516      4672      4709      4851      4743      4820      4340      4871      4734      5831      4399      4747      4939      5150
dram[3]:       4684      5048      5076      4988      4694      4908      4923      4995      4626      4814      5488      5286      4677      4958      4965      5031
dram[4]:       5120      5421      5003      4595      4612      4725      4852      4610      4775      4788      4893      5079      4702      4802      5002      5227
dram[5]:       5174      4888      4968      4638      4940      4943      4604      4736      4862      4682      4643      4843      5011      4939      4949      5397
dram[6]:       5045      4624      4745      4906      4379      4383      4638      4807      4453      4752      4748      4785      4659      4627      4625      5121
dram[7]:       4474      4779      4793      4176      4386      4752      4063      4264      4414      4707      4647      4385      4414      4261      4720      4981
dram[8]:       4207      4156      4708      4305      4456      4717      4218      4326      3957      4449      4364      4375      4350      4199      4669      4164
dram[9]:       4711      4205      4943      4417      4675      4374      4371      4508      4617      4409      4650      4839      4638      4176      4710      4332
dram[10]:       4091      4503      4435      4659      4531      4823      4316      4390      4441      4487      4529      5150      4433      4233      4505      4652
dram[11]:       4628      4777      4680      4601      4613      5278      4703      5009      4735      4751      4880      5206      4688      4873      5096      5133

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3628166 n_act=80591 n_pre=80575 n_ref_event=0 n_req=248032 n_rd=236242 n_rd_L2_A=0 n_write=0 n_wr_bk=27871 bw_util=0.2616
n_activity=2013131 dram_eff=0.5248
bk0: 14661a 3274886i bk1: 14729a 3283091i bk2: 14878a 3273432i bk3: 14901a 3244668i bk4: 14944a 3247668i bk5: 14819a 3261741i bk6: 14901a 3249839i bk7: 14889a 3269077i bk8: 14538a 3283885i bk9: 14542a 3294126i bk10: 14652a 3266358i bk11: 14850a 3255757i bk12: 14614a 3274585i bk13: 14666a 3271584i bk14: 14663a 3281974i bk15: 14995a 3259622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675078
Row_Buffer_Locality_read = 0.697641
Row_Buffer_Locality_write = 0.222986
Bank_Level_Parallism = 7.435308
Bank_Level_Parallism_Col = 5.748645
Bank_Level_Parallism_Ready = 2.554529
write_to_read_ratio_blp_rw_average = 0.278674
GrpLevelPara = 2.905953 

BW Util details:
bwutil = 0.261620 
total_CMD = 4038113 
util_bw = 1056452 
Wasted_Col = 478576 
Wasted_Row = 198227 
Idle = 2304858 

BW Util Bottlenecks: 
RCDc_limit = 546931 
RCDWRc_limit = 27764 
WTRc_limit = 228010 
RTWc_limit = 513378 
CCDLc_limit = 154662 
rwq = 0 
CCDLc_limit_alone = 101209 
WTRc_limit_alone = 215815 
RTWc_limit_alone = 472120 

Commands details: 
total_CMD = 4038113 
n_nop = 3628166 
Read = 236242 
Write = 0 
L2_Alloc = 0 
L2_WB = 27871 
n_act = 80591 
n_pre = 80575 
n_ref = 0 
n_req = 248032 
total_req = 264113 

Dual Bus Interface Util: 
issued_total_row = 161166 
issued_total_col = 264113 
Row_Bus_Util =  0.039911 
CoL_Bus_Util = 0.065405 
Either_Row_CoL_Bus_Util = 0.101519 
Issued_on_Two_Bus_Simul_Util = 0.003797 
issued_two_Eff = 0.037400 
queue_avg = 14.537360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3630137 n_act=79807 n_pre=79791 n_ref_event=0 n_req=247404 n_rd=235665 n_rd_L2_A=0 n_write=0 n_wr_bk=27699 bw_util=0.2609
n_activity=2006686 dram_eff=0.525
bk0: 14527a 3291194i bk1: 14864a 3253724i bk2: 14891a 3252081i bk3: 14571a 3269839i bk4: 14839a 3243128i bk5: 14727a 3269489i bk6: 14697a 3267039i bk7: 14851a 3227963i bk8: 14771a 3282191i bk9: 14564a 3310637i bk10: 14474a 3302014i bk11: 14844a 3270132i bk12: 14670a 3290211i bk13: 14801a 3262170i bk14: 14875a 3257830i bk15: 14699a 3279427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677422
Row_Buffer_Locality_read = 0.700163
Row_Buffer_Locality_write = 0.220888
Bank_Level_Parallism = 7.473186
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.580834
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.260878 
total_CMD = 4038113 
util_bw = 1053456 
Wasted_Col = 470088 
Wasted_Row = 197475 
Idle = 2317094 

BW Util Bottlenecks: 
RCDc_limit = 534119 
RCDWRc_limit = 26984 
WTRc_limit = 223984 
RTWc_limit = 516323 
CCDLc_limit = 154076 
rwq = 0 
CCDLc_limit_alone = 101719 
WTRc_limit_alone = 212336 
RTWc_limit_alone = 475614 

Commands details: 
total_CMD = 4038113 
n_nop = 3630137 
Read = 235665 
Write = 0 
L2_Alloc = 0 
L2_WB = 27699 
n_act = 79807 
n_pre = 79791 
n_ref = 0 
n_req = 247404 
total_req = 263364 

Dual Bus Interface Util: 
issued_total_row = 159598 
issued_total_col = 263364 
Row_Bus_Util =  0.039523 
CoL_Bus_Util = 0.065220 
Either_Row_CoL_Bus_Util = 0.101031 
Issued_on_Two_Bus_Simul_Util = 0.003711 
issued_two_Eff = 0.036733 
queue_avg = 14.595788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3626743 n_act=80941 n_pre=80925 n_ref_event=0 n_req=248866 n_rd=237082 n_rd_L2_A=0 n_write=0 n_wr_bk=27837 bw_util=0.2624
n_activity=2013610 dram_eff=0.5263
bk0: 14876a 3256804i bk1: 14733a 3263995i bk2: 15014a 3237700i bk3: 14881a 3244677i bk4: 15077a 3230312i bk5: 14877a 3245665i bk6: 14822a 3238364i bk7: 14753a 3252317i bk8: 14551a 3302820i bk9: 14520a 3290470i bk10: 14891a 3261618i bk11: 14967a 3259887i bk12: 14807a 3257070i bk13: 14496a 3273518i bk14: 14961a 3263282i bk15: 14856a 3256339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674761
Row_Buffer_Locality_read = 0.697155
Row_Buffer_Locality_write = 0.224202
Bank_Level_Parallism = 7.530405
Bank_Level_Parallism_Col = 5.831931
Bank_Level_Parallism_Ready = 2.583335
write_to_read_ratio_blp_rw_average = 0.277782
GrpLevelPara = 2.921258 

BW Util details:
bwutil = 0.262419 
total_CMD = 4038113 
util_bw = 1059676 
Wasted_Col = 474039 
Wasted_Row = 199486 
Idle = 2304912 

BW Util Bottlenecks: 
RCDc_limit = 542147 
RCDWRc_limit = 26479 
WTRc_limit = 224659 
RTWc_limit = 530856 
CCDLc_limit = 154700 
rwq = 0 
CCDLc_limit_alone = 100531 
WTRc_limit_alone = 212573 
RTWc_limit_alone = 488773 

Commands details: 
total_CMD = 4038113 
n_nop = 3626743 
Read = 237082 
Write = 0 
L2_Alloc = 0 
L2_WB = 27837 
n_act = 80941 
n_pre = 80925 
n_ref = 0 
n_req = 248866 
total_req = 264919 

Dual Bus Interface Util: 
issued_total_row = 161866 
issued_total_col = 264919 
Row_Bus_Util =  0.040085 
CoL_Bus_Util = 0.065605 
Either_Row_CoL_Bus_Util = 0.101872 
Issued_on_Two_Bus_Simul_Util = 0.003817 
issued_two_Eff = 0.037472 
queue_avg = 14.957652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9577
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3629937 n_act=79794 n_pre=79778 n_ref_event=0 n_req=247774 n_rd=236026 n_rd_L2_A=0 n_write=0 n_wr_bk=27703 bw_util=0.2612
n_activity=2009972 dram_eff=0.5248
bk0: 14615a 3277029i bk1: 14768a 3281959i bk2: 14959a 3264973i bk3: 14933a 3263805i bk4: 14772a 3286998i bk5: 15019a 3242632i bk6: 14973a 3243108i bk7: 14939a 3261775i bk8: 14481a 3309203i bk9: 14385a 3306916i bk10: 14572a 3296535i bk11: 14789a 3274730i bk12: 14605a 3274043i bk13: 14682a 3277502i bk14: 14659a 3285182i bk15: 14875a 3268650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677957
Row_Buffer_Locality_read = 0.700211
Row_Buffer_Locality_write = 0.230848
Bank_Level_Parallism = 7.416302
Bank_Level_Parallism_Col = 5.765217
Bank_Level_Parallism_Ready = 2.572960
write_to_read_ratio_blp_rw_average = 0.278792
GrpLevelPara = 2.919685 

BW Util details:
bwutil = 0.261240 
total_CMD = 4038113 
util_bw = 1054916 
Wasted_Col = 468850 
Wasted_Row = 198268 
Idle = 2316079 

BW Util Bottlenecks: 
RCDc_limit = 535351 
RCDWRc_limit = 27120 
WTRc_limit = 226350 
RTWc_limit = 514662 
CCDLc_limit = 153045 
rwq = 0 
CCDLc_limit_alone = 100626 
WTRc_limit_alone = 214769 
RTWc_limit_alone = 473824 

Commands details: 
total_CMD = 4038113 
n_nop = 3629937 
Read = 236026 
Write = 0 
L2_Alloc = 0 
L2_WB = 27703 
n_act = 79794 
n_pre = 79778 
n_ref = 0 
n_req = 247774 
total_req = 263729 

Dual Bus Interface Util: 
issued_total_row = 159572 
issued_total_col = 263729 
Row_Bus_Util =  0.039516 
CoL_Bus_Util = 0.065310 
Either_Row_CoL_Bus_Util = 0.101081 
Issued_on_Two_Bus_Simul_Util = 0.003746 
issued_two_Eff = 0.037055 
queue_avg = 14.518295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3628683 n_act=80423 n_pre=80407 n_ref_event=0 n_req=247971 n_rd=236119 n_rd_L2_A=0 n_write=0 n_wr_bk=27859 bw_util=0.2615
n_activity=2013449 dram_eff=0.5244
bk0: 14614a 3274197i bk1: 14639a 3275519i bk2: 14987a 3239599i bk3: 14722a 3258204i bk4: 14881a 3248051i bk5: 14663a 3278942i bk6: 14910a 3259900i bk7: 14852a 3260016i bk8: 14724a 3292422i bk9: 14572a 3296402i bk10: 14914a 3264465i bk11: 14664a 3277384i bk12: 14643a 3264146i bk13: 14634a 3273271i bk14: 14925a 3253445i bk15: 14775a 3259495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675676
Row_Buffer_Locality_read = 0.698500
Row_Buffer_Locality_write = 0.220975
Bank_Level_Parallism = 7.462349
Bank_Level_Parallism_Col = 5.774564
Bank_Level_Parallism_Ready = 2.587127
write_to_read_ratio_blp_rw_average = 0.276519
GrpLevelPara = 2.907562 

BW Util details:
bwutil = 0.261487 
total_CMD = 4038113 
util_bw = 1055912 
Wasted_Col = 475975 
Wasted_Row = 197935 
Idle = 2308291 

BW Util Bottlenecks: 
RCDc_limit = 541625 
RCDWRc_limit = 27606 
WTRc_limit = 227455 
RTWc_limit = 516769 
CCDLc_limit = 152651 
rwq = 0 
CCDLc_limit_alone = 99621 
WTRc_limit_alone = 215464 
RTWc_limit_alone = 475730 

Commands details: 
total_CMD = 4038113 
n_nop = 3628683 
Read = 236119 
Write = 0 
L2_Alloc = 0 
L2_WB = 27859 
n_act = 80423 
n_pre = 80407 
n_ref = 0 
n_req = 247971 
total_req = 263978 

Dual Bus Interface Util: 
issued_total_row = 160830 
issued_total_col = 263978 
Row_Bus_Util =  0.039828 
CoL_Bus_Util = 0.065372 
Either_Row_CoL_Bus_Util = 0.101391 
Issued_on_Two_Bus_Simul_Util = 0.003808 
issued_two_Eff = 0.037560 
queue_avg = 14.712365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3630028 n_act=79910 n_pre=79894 n_ref_event=0 n_req=247531 n_rd=235747 n_rd_L2_A=0 n_write=0 n_wr_bk=27810 bw_util=0.2611
n_activity=2008016 dram_eff=0.525
bk0: 14571a 3292467i bk1: 14733a 3273398i bk2: 14594a 3277615i bk3: 15014a 3233688i bk4: 14656a 3272724i bk5: 14716a 3258528i bk6: 14798a 3264113i bk7: 14927a 3257313i bk8: 14530a 3303961i bk9: 14532a 3298919i bk10: 14808a 3287335i bk11: 15010a 3263276i bk12: 14633a 3271713i bk13: 14568a 3270795i bk14: 14862a 3263973i bk15: 14795a 3270029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677172
Row_Buffer_Locality_read = 0.699843
Row_Buffer_Locality_write = 0.223608
Bank_Level_Parallism = 7.441550
Bank_Level_Parallism_Col = 5.783379
Bank_Level_Parallism_Ready = 2.603366
write_to_read_ratio_blp_rw_average = 0.275764
GrpLevelPara = 2.915356 

BW Util details:
bwutil = 0.261069 
total_CMD = 4038113 
util_bw = 1054228 
Wasted_Col = 472115 
Wasted_Row = 197125 
Idle = 2314645 

BW Util Bottlenecks: 
RCDc_limit = 539287 
RCDWRc_limit = 27818 
WTRc_limit = 231440 
RTWc_limit = 521073 
CCDLc_limit = 152180 
rwq = 0 
CCDLc_limit_alone = 99048 
WTRc_limit_alone = 219074 
RTWc_limit_alone = 480307 

Commands details: 
total_CMD = 4038113 
n_nop = 3630028 
Read = 235747 
Write = 0 
L2_Alloc = 0 
L2_WB = 27810 
n_act = 79910 
n_pre = 79894 
n_ref = 0 
n_req = 247531 
total_req = 263557 

Dual Bus Interface Util: 
issued_total_row = 159804 
issued_total_col = 263557 
Row_Bus_Util =  0.039574 
CoL_Bus_Util = 0.065267 
Either_Row_CoL_Bus_Util = 0.101058 
Issued_on_Two_Bus_Simul_Util = 0.003783 
issued_two_Eff = 0.037433 
queue_avg = 14.403882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4039
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3625781 n_act=81129 n_pre=81113 n_ref_event=0 n_req=249272 n_rd=237476 n_rd_L2_A=0 n_write=0 n_wr_bk=27816 bw_util=0.2628
n_activity=2020773 dram_eff=0.5251
bk0: 14666a 3260227i bk1: 14889a 3255147i bk2: 14773a 3280676i bk3: 14904a 3252587i bk4: 14703a 3255118i bk5: 15121a 3241861i bk6: 15001a 3237428i bk7: 15117a 3234895i bk8: 14697a 3300356i bk9: 14658a 3291173i bk10: 15150a 3257471i bk11: 14866a 3253965i bk12: 14813a 3259889i bk13: 14512a 3270538i bk14: 14803a 3246870i bk15: 14803a 3263237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674536
Row_Buffer_Locality_read = 0.696614
Row_Buffer_Locality_write = 0.230078
Bank_Level_Parallism = 7.488911
Bank_Level_Parallism_Col = 5.822952
Bank_Level_Parallism_Ready = 2.591859
write_to_read_ratio_blp_rw_average = 0.276851
GrpLevelPara = 2.923079 

BW Util details:
bwutil = 0.262788 
total_CMD = 4038113 
util_bw = 1061168 
Wasted_Col = 477070 
Wasted_Row = 200854 
Idle = 2299021 

BW Util Bottlenecks: 
RCDc_limit = 546162 
RCDWRc_limit = 27129 
WTRc_limit = 230115 
RTWc_limit = 523055 
CCDLc_limit = 153932 
rwq = 0 
CCDLc_limit_alone = 100184 
WTRc_limit_alone = 217431 
RTWc_limit_alone = 481991 

Commands details: 
total_CMD = 4038113 
n_nop = 3625781 
Read = 237476 
Write = 0 
L2_Alloc = 0 
L2_WB = 27816 
n_act = 81129 
n_pre = 81113 
n_ref = 0 
n_req = 249272 
total_req = 265292 

Dual Bus Interface Util: 
issued_total_row = 162242 
issued_total_col = 265292 
Row_Bus_Util =  0.040178 
CoL_Bus_Util = 0.065697 
Either_Row_CoL_Bus_Util = 0.102110 
Issued_on_Two_Bus_Simul_Util = 0.003765 
issued_two_Eff = 0.036868 
queue_avg = 14.997221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.9972
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3628843 n_act=80232 n_pre=80216 n_ref_event=0 n_req=247857 n_rd=236127 n_rd_L2_A=0 n_write=0 n_wr_bk=27736 bw_util=0.2614
n_activity=2011600 dram_eff=0.5247
bk0: 14759a 3265086i bk1: 14598a 3284245i bk2: 14896a 3271369i bk3: 14978a 3261120i bk4: 14995a 3235518i bk5: 14825a 3277721i bk6: 14682a 3277478i bk7: 14814a 3269051i bk8: 14661a 3277774i bk9: 14374a 3309963i bk10: 14837a 3273697i bk11: 14821a 3293403i bk12: 14622a 3275730i bk13: 14636a 3284874i bk14: 14805a 3268601i bk15: 14824a 3256584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676297
Row_Buffer_Locality_read = 0.698649
Row_Buffer_Locality_write = 0.226343
Bank_Level_Parallism = 7.403072
Bank_Level_Parallism_Col = 5.757001
Bank_Level_Parallism_Ready = 2.595435
write_to_read_ratio_blp_rw_average = 0.275418
GrpLevelPara = 2.903715 

BW Util details:
bwutil = 0.261373 
total_CMD = 4038113 
util_bw = 1055452 
Wasted_Col = 474909 
Wasted_Row = 198620 
Idle = 2309132 

BW Util Bottlenecks: 
RCDc_limit = 540557 
RCDWRc_limit = 27377 
WTRc_limit = 223914 
RTWc_limit = 518912 
CCDLc_limit = 154071 
rwq = 0 
CCDLc_limit_alone = 100633 
WTRc_limit_alone = 211861 
RTWc_limit_alone = 477527 

Commands details: 
total_CMD = 4038113 
n_nop = 3628843 
Read = 236127 
Write = 0 
L2_Alloc = 0 
L2_WB = 27736 
n_act = 80232 
n_pre = 80216 
n_ref = 0 
n_req = 247857 
total_req = 263863 

Dual Bus Interface Util: 
issued_total_row = 160448 
issued_total_col = 263863 
Row_Bus_Util =  0.039733 
CoL_Bus_Util = 0.065343 
Either_Row_CoL_Bus_Util = 0.101352 
Issued_on_Two_Bus_Simul_Util = 0.003725 
issued_two_Eff = 0.036751 
queue_avg = 14.473719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4737
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3629087 n_act=80344 n_pre=80328 n_ref_event=0 n_req=247669 n_rd=235873 n_rd_L2_A=0 n_write=0 n_wr_bk=27781 bw_util=0.2612
n_activity=2005380 dram_eff=0.5259
bk0: 14443a 3279346i bk1: 14722a 3261380i bk2: 14704a 3264328i bk3: 14798a 3238298i bk4: 15094a 3251064i bk5: 15097a 3242763i bk6: 14847a 3240863i bk7: 14907a 3250942i bk8: 14580a 3276007i bk9: 14751a 3267860i bk10: 14364a 3289409i bk11: 14678a 3261566i bk12: 14739a 3265521i bk13: 14774a 3254525i bk14: 14667a 3282074i bk15: 14708a 3269663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675599
Row_Buffer_Locality_read = 0.698431
Row_Buffer_Locality_write = 0.219057
Bank_Level_Parallism = 7.532891
Bank_Level_Parallism_Col = 5.838271
Bank_Level_Parallism_Ready = 2.579411
write_to_read_ratio_blp_rw_average = 0.280488
GrpLevelPara = 2.921949 

BW Util details:
bwutil = 0.261166 
total_CMD = 4038113 
util_bw = 1054616 
Wasted_Col = 470518 
Wasted_Row = 198888 
Idle = 2314091 

BW Util Bottlenecks: 
RCDc_limit = 537327 
RCDWRc_limit = 27836 
WTRc_limit = 225613 
RTWc_limit = 523060 
CCDLc_limit = 152633 
rwq = 0 
CCDLc_limit_alone = 98987 
WTRc_limit_alone = 213683 
RTWc_limit_alone = 481344 

Commands details: 
total_CMD = 4038113 
n_nop = 3629087 
Read = 235873 
Write = 0 
L2_Alloc = 0 
L2_WB = 27781 
n_act = 80344 
n_pre = 80328 
n_ref = 0 
n_req = 247669 
total_req = 263654 

Dual Bus Interface Util: 
issued_total_row = 160672 
issued_total_col = 263654 
Row_Bus_Util =  0.039789 
CoL_Bus_Util = 0.065291 
Either_Row_CoL_Bus_Util = 0.101291 
Issued_on_Two_Bus_Simul_Util = 0.003789 
issued_two_Eff = 0.037406 
queue_avg = 15.022121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.0221
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3629981 n_act=80095 n_pre=80079 n_ref_event=0 n_req=247071 n_rd=235283 n_rd_L2_A=0 n_write=0 n_wr_bk=27714 bw_util=0.2605
n_activity=2014483 dram_eff=0.5222
bk0: 14673a 3290498i bk1: 14777a 3265559i bk2: 14999a 3257035i bk3: 14623a 3286666i bk4: 14991a 3255206i bk5: 14857a 3262162i bk6: 14810a 3262461i bk7: 15167a 3248885i bk8: 14411a 3302252i bk9: 14149a 3320777i bk10: 14642a 3287815i bk11: 14660a 3262645i bk12: 14632a 3296496i bk13: 14705a 3282726i bk14: 14699a 3254108i bk15: 14488a 3283729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675822
Row_Buffer_Locality_read = 0.698648
Row_Buffer_Locality_write = 0.220224
Bank_Level_Parallism = 7.380295
Bank_Level_Parallism_Col = 5.730271
Bank_Level_Parallism_Ready = 2.549772
write_to_read_ratio_blp_rw_average = 0.280304
GrpLevelPara = 2.905388 

BW Util details:
bwutil = 0.260515 
total_CMD = 4038113 
util_bw = 1051988 
Wasted_Col = 477689 
Wasted_Row = 199781 
Idle = 2308655 

BW Util Bottlenecks: 
RCDc_limit = 542745 
RCDWRc_limit = 28009 
WTRc_limit = 226893 
RTWc_limit = 519096 
CCDLc_limit = 153998 
rwq = 0 
CCDLc_limit_alone = 101294 
WTRc_limit_alone = 215050 
RTWc_limit_alone = 478235 

Commands details: 
total_CMD = 4038113 
n_nop = 3629981 
Read = 235283 
Write = 0 
L2_Alloc = 0 
L2_WB = 27714 
n_act = 80095 
n_pre = 80079 
n_ref = 0 
n_req = 247071 
total_req = 262997 

Dual Bus Interface Util: 
issued_total_row = 160174 
issued_total_col = 262997 
Row_Bus_Util =  0.039666 
CoL_Bus_Util = 0.065129 
Either_Row_CoL_Bus_Util = 0.101070 
Issued_on_Two_Bus_Simul_Util = 0.003724 
issued_two_Eff = 0.036848 
queue_avg = 14.474435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4744
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3629761 n_act=79879 n_pre=79863 n_ref_event=0 n_req=247783 n_rd=235999 n_rd_L2_A=0 n_write=0 n_wr_bk=27770 bw_util=0.2613
n_activity=2006509 dram_eff=0.5258
bk0: 14666a 3272582i bk1: 14512a 3294653i bk2: 14571a 3288910i bk3: 14721a 3268169i bk4: 14981a 3268037i bk5: 14965a 3260653i bk6: 14836a 3273405i bk7: 14940a 3263492i bk8: 14341a 3318966i bk9: 14609a 3279385i bk10: 14937a 3281048i bk11: 15164a 3252367i bk12: 14613a 3278482i bk13: 14848a 3262069i bk14: 14699a 3268524i bk15: 14596a 3282339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677625
Row_Buffer_Locality_read = 0.700630
Row_Buffer_Locality_write = 0.216904
Bank_Level_Parallism = 7.402376
Bank_Level_Parallism_Col = 5.754068
Bank_Level_Parallism_Ready = 2.584079
write_to_read_ratio_blp_rw_average = 0.275801
GrpLevelPara = 2.916101 

BW Util details:
bwutil = 0.261279 
total_CMD = 4038113 
util_bw = 1055076 
Wasted_Col = 470457 
Wasted_Row = 198180 
Idle = 2314400 

BW Util Bottlenecks: 
RCDc_limit = 535388 
RCDWRc_limit = 27690 
WTRc_limit = 229929 
RTWc_limit = 513211 
CCDLc_limit = 152818 
rwq = 0 
CCDLc_limit_alone = 99583 
WTRc_limit_alone = 217920 
RTWc_limit_alone = 471985 

Commands details: 
total_CMD = 4038113 
n_nop = 3629761 
Read = 235999 
Write = 0 
L2_Alloc = 0 
L2_WB = 27770 
n_act = 79879 
n_pre = 79863 
n_ref = 0 
n_req = 247783 
total_req = 263769 

Dual Bus Interface Util: 
issued_total_row = 159742 
issued_total_col = 263769 
Row_Bus_Util =  0.039559 
CoL_Bus_Util = 0.065320 
Either_Row_CoL_Bus_Util = 0.101124 
Issued_on_Two_Bus_Simul_Util = 0.003754 
issued_two_Eff = 0.037122 
queue_avg = 14.488270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4038113 n_nop=3629198 n_act=80148 n_pre=80132 n_ref_event=0 n_req=248156 n_rd=236427 n_rd_L2_A=0 n_write=0 n_wr_bk=27668 bw_util=0.2616
n_activity=2009783 dram_eff=0.5256
bk0: 14571a 3290912i bk1: 14613a 3274426i bk2: 14866a 3270920i bk3: 14790a 3250796i bk4: 14974a 3252752i bk5: 15052a 3260097i bk6: 14895a 3284537i bk7: 14872a 3261596i bk8: 14490a 3311616i bk9: 14388a 3309143i bk10: 14924a 3260118i bk11: 14826a 3272062i bk12: 14782a 3243743i bk13: 14770a 3270382i bk14: 14881a 3253435i bk15: 14733a 3276255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677026
Row_Buffer_Locality_read = 0.699455
Row_Buffer_Locality_write = 0.224913
Bank_Level_Parallism = 7.425971
Bank_Level_Parallism_Col = 5.766346
Bank_Level_Parallism_Ready = 2.587993
write_to_read_ratio_blp_rw_average = 0.274658
GrpLevelPara = 2.910603 

BW Util details:
bwutil = 0.261602 
total_CMD = 4038113 
util_bw = 1056380 
Wasted_Col = 474165 
Wasted_Row = 198785 
Idle = 2308783 

BW Util Bottlenecks: 
RCDc_limit = 542231 
RCDWRc_limit = 27039 
WTRc_limit = 228325 
RTWc_limit = 511184 
CCDLc_limit = 152710 
rwq = 0 
CCDLc_limit_alone = 99954 
WTRc_limit_alone = 216311 
RTWc_limit_alone = 470442 

Commands details: 
total_CMD = 4038113 
n_nop = 3629198 
Read = 236427 
Write = 0 
L2_Alloc = 0 
L2_WB = 27668 
n_act = 80148 
n_pre = 80132 
n_ref = 0 
n_req = 248156 
total_req = 264095 

Dual Bus Interface Util: 
issued_total_row = 160280 
issued_total_col = 264095 
Row_Bus_Util =  0.039692 
CoL_Bus_Util = 0.065401 
Either_Row_CoL_Bus_Util = 0.101264 
Issued_on_Two_Bus_Simul_Util = 0.003829 
issued_two_Eff = 0.037807 
queue_avg = 14.581923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.5819

========= L2 cache stats =========
L2_cache_bank[0]: Access = 291080, Miss = 117851, Miss_rate = 0.405, Pending_hits = 3112, Reservation_fails = 1898
L2_cache_bank[1]: Access = 292683, Miss = 118391, Miss_rate = 0.405, Pending_hits = 767, Reservation_fails = 0
L2_cache_bank[2]: Access = 290267, Miss = 117744, Miss_rate = 0.406, Pending_hits = 750, Reservation_fails = 269
L2_cache_bank[3]: Access = 290007, Miss = 117921, Miss_rate = 0.407, Pending_hits = 849, Reservation_fails = 96
L2_cache_bank[4]: Access = 288709, Miss = 118999, Miss_rate = 0.412, Pending_hits = 972, Reservation_fails = 467
L2_cache_bank[5]: Access = 289254, Miss = 118083, Miss_rate = 0.408, Pending_hits = 866, Reservation_fails = 721
L2_cache_bank[6]: Access = 288378, Miss = 117636, Miss_rate = 0.408, Pending_hits = 747, Reservation_fails = 941
L2_cache_bank[7]: Access = 284568, Miss = 118390, Miss_rate = 0.416, Pending_hits = 819, Reservation_fails = 187
L2_cache_bank[8]: Access = 289559, Miss = 118598, Miss_rate = 0.410, Pending_hits = 3178, Reservation_fails = 817
L2_cache_bank[9]: Access = 291161, Miss = 117521, Miss_rate = 0.404, Pending_hits = 812, Reservation_fails = 388
L2_cache_bank[10]: Access = 279729, Miss = 117452, Miss_rate = 0.420, Pending_hits = 728, Reservation_fails = 423
L2_cache_bank[11]: Access = 284700, Miss = 118295, Miss_rate = 0.416, Pending_hits = 788, Reservation_fails = 184
L2_cache_bank[12]: Access = 299741, Miss = 118606, Miss_rate = 0.396, Pending_hits = 951, Reservation_fails = 1969
L2_cache_bank[13]: Access = 288527, Miss = 118870, Miss_rate = 0.412, Pending_hits = 907, Reservation_fails = 124
L2_cache_bank[14]: Access = 281761, Miss = 118257, Miss_rate = 0.420, Pending_hits = 808, Reservation_fails = 296
L2_cache_bank[15]: Access = 292291, Miss = 117870, Miss_rate = 0.403, Pending_hits = 788, Reservation_fails = 23
L2_cache_bank[16]: Access = 289528, Miss = 117438, Miss_rate = 0.406, Pending_hits = 3116, Reservation_fails = 851
L2_cache_bank[17]: Access = 286683, Miss = 118435, Miss_rate = 0.413, Pending_hits = 864, Reservation_fails = 38
L2_cache_bank[18]: Access = 285752, Miss = 117857, Miss_rate = 0.412, Pending_hits = 780, Reservation_fails = 592
L2_cache_bank[19]: Access = 298080, Miss = 117426, Miss_rate = 0.394, Pending_hits = 769, Reservation_fails = 1738
L2_cache_bank[20]: Access = 293126, Miss = 117644, Miss_rate = 0.401, Pending_hits = 749, Reservation_fails = 1009
L2_cache_bank[21]: Access = 281183, Miss = 118355, Miss_rate = 0.421, Pending_hits = 767, Reservation_fails = 803
L2_cache_bank[22]: Access = 287498, Miss = 118383, Miss_rate = 0.412, Pending_hits = 776, Reservation_fails = 28
L2_cache_bank[23]: Access = 288856, Miss = 118044, Miss_rate = 0.409, Pending_hits = 781, Reservation_fails = 266
L2_total_cache_accesses = 6933121
L2_total_cache_misses = 2834066
L2_total_cache_miss_rate = 0.4088
L2_total_cache_pending_hits = 26444
L2_total_cache_reservation_fails = 14128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1161704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1672362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26444
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6701136
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 231985
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 895
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13233
L2_cache_data_port_util = 0.108
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=6933121
icnt_total_pkts_simt_to_mem=6933121
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6933121
Req_Network_cycles = 1574643
Req_Network_injected_packets_per_cycle =       4.4030 
Req_Network_conflicts_per_cycle =       2.0588
Req_Network_conflicts_per_cycle_util =       3.8248
Req_Bank_Level_Parallism =       8.1797
Req_Network_in_buffer_full_per_cycle =       0.0001
Req_Network_in_buffer_avg_util =       6.6905
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       3.4221

Reply_Network_injected_packets_num = 6933121
Reply_Network_cycles = 1574643
Reply_Network_injected_packets_per_cycle =        4.4030
Reply_Network_conflicts_per_cycle =        2.4889
Reply_Network_conflicts_per_cycle_util =       4.6248
Reply_Bank_Level_Parallism =       8.1815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4951
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1468
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 16 min, 34 sec (8194 sec)
gpgpu_simulation_rate = 15858 (inst/sec)
gpgpu_simulation_rate = 192 (cycle/sec)
gpgpu_silicon_slowdown = 7109375x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcd99ad20c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcd99ad200..

GPGPU-Sim PTX: cudaLaunch for 0x0x5587700f9ff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8compressiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 36032
gpu_sim_insn = 15940878
gpu_ipc =     442.4089
gpu_tot_sim_cycle = 1610675
gpu_tot_sim_insn = 145884962
gpu_tot_ipc =      90.5738
gpu_tot_issued_cta = 21480
gpu_occupancy = 90.8685% 
gpu_tot_occupancy = 60.5268% 
max_total_param_size = 0
gpu_stall_dramfull = 822196
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.7022
partiton_level_parallism_total  =       4.4544
partiton_level_parallism_util =       7.9394
partiton_level_parallism_util_total  =       8.1820
L2_BW  =     292.7513 GB/Sec
L2_BW_total  =     194.5688 GB/Sec
gpu_total_sim_rate=17102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 302803, Miss = 219969, Miss_rate = 0.726, Pending_hits = 24680, Reservation_fails = 396807
	L1D_cache_core[1]: Access = 308504, Miss = 224068, Miss_rate = 0.726, Pending_hits = 24424, Reservation_fails = 356360
	L1D_cache_core[2]: Access = 309282, Miss = 226030, Miss_rate = 0.731, Pending_hits = 25476, Reservation_fails = 411929
	L1D_cache_core[3]: Access = 309343, Miss = 223829, Miss_rate = 0.724, Pending_hits = 24717, Reservation_fails = 387924
	L1D_cache_core[4]: Access = 303158, Miss = 221751, Miss_rate = 0.731, Pending_hits = 24875, Reservation_fails = 401475
	L1D_cache_core[5]: Access = 313307, Miss = 225900, Miss_rate = 0.721, Pending_hits = 24808, Reservation_fails = 379197
	L1D_cache_core[6]: Access = 305669, Miss = 222806, Miss_rate = 0.729, Pending_hits = 24487, Reservation_fails = 394138
	L1D_cache_core[7]: Access = 304788, Miss = 223642, Miss_rate = 0.734, Pending_hits = 24499, Reservation_fails = 418187
	L1D_cache_core[8]: Access = 310058, Miss = 224692, Miss_rate = 0.725, Pending_hits = 24455, Reservation_fails = 394545
	L1D_cache_core[9]: Access = 303607, Miss = 221934, Miss_rate = 0.731, Pending_hits = 24899, Reservation_fails = 397664
	L1D_cache_core[10]: Access = 303891, Miss = 221863, Miss_rate = 0.730, Pending_hits = 23960, Reservation_fails = 413402
	L1D_cache_core[11]: Access = 306580, Miss = 223256, Miss_rate = 0.728, Pending_hits = 24026, Reservation_fails = 363680
	L1D_cache_core[12]: Access = 310109, Miss = 225670, Miss_rate = 0.728, Pending_hits = 25076, Reservation_fails = 396282
	L1D_cache_core[13]: Access = 303424, Miss = 223192, Miss_rate = 0.736, Pending_hits = 24747, Reservation_fails = 409109
	L1D_cache_core[14]: Access = 311302, Miss = 225538, Miss_rate = 0.724, Pending_hits = 24556, Reservation_fails = 369809
	L1D_cache_core[15]: Access = 311674, Miss = 226000, Miss_rate = 0.725, Pending_hits = 24769, Reservation_fails = 374841
	L1D_cache_core[16]: Access = 310333, Miss = 226344, Miss_rate = 0.729, Pending_hits = 24969, Reservation_fails = 353134
	L1D_cache_core[17]: Access = 308648, Miss = 224937, Miss_rate = 0.729, Pending_hits = 24630, Reservation_fails = 365581
	L1D_cache_core[18]: Access = 303383, Miss = 221770, Miss_rate = 0.731, Pending_hits = 24500, Reservation_fails = 422320
	L1D_cache_core[19]: Access = 303098, Miss = 220929, Miss_rate = 0.729, Pending_hits = 24450, Reservation_fails = 384959
	L1D_cache_core[20]: Access = 311744, Miss = 225102, Miss_rate = 0.722, Pending_hits = 25169, Reservation_fails = 365066
	L1D_cache_core[21]: Access = 303422, Miss = 221418, Miss_rate = 0.730, Pending_hits = 23538, Reservation_fails = 433494
	L1D_cache_core[22]: Access = 310716, Miss = 225720, Miss_rate = 0.726, Pending_hits = 24230, Reservation_fails = 375031
	L1D_cache_core[23]: Access = 308563, Miss = 223776, Miss_rate = 0.725, Pending_hits = 24002, Reservation_fails = 388837
	L1D_cache_core[24]: Access = 308462, Miss = 225114, Miss_rate = 0.730, Pending_hits = 25198, Reservation_fails = 402616
	L1D_cache_core[25]: Access = 305272, Miss = 222525, Miss_rate = 0.729, Pending_hits = 24532, Reservation_fails = 373883
	L1D_cache_core[26]: Access = 303351, Miss = 221987, Miss_rate = 0.732, Pending_hits = 24662, Reservation_fails = 356129
	L1D_cache_core[27]: Access = 301474, Miss = 221473, Miss_rate = 0.735, Pending_hits = 24950, Reservation_fails = 378596
	L1D_cache_core[28]: Access = 296540, Miss = 218338, Miss_rate = 0.736, Pending_hits = 24164, Reservation_fails = 423162
	L1D_cache_core[29]: Access = 302537, Miss = 221913, Miss_rate = 0.734, Pending_hits = 24796, Reservation_fails = 393427
	L1D_total_cache_accesses = 9195042
	L1D_total_cache_misses = 6701486
	L1D_total_cache_miss_rate = 0.7288
	L1D_total_cache_pending_hits = 738244
	L1D_total_cache_reservation_fails = 11681584
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.214
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1587254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 738227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4595160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11676605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1989304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 738228
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 168058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8909945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285097

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 6390
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2493461
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 9176754
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 59
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4920
ctas_completed 21480, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11119, 11648, 9993, 10504, 10578, 9329, 10250, 12240, 11446, 10841, 11108, 10106, 11605, 10844, 10496, 11086, 10824, 12200, 10400, 9316, 10842, 10385, 9540, 10311, 10679, 11012, 11431, 11241, 10148, 11195, 11551, 
gpgpu_n_tot_thrd_icount = 336683392
gpgpu_n_tot_w_icount = 10521356
gpgpu_n_stall_shd_mem = 5574896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6889517
gpgpu_n_mem_write_global = 285097
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 19881542
gpgpu_n_store_insn = 1164346
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20162560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4894700
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 680060
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5726606	W0_Idle:9704703	W0_Scoreboard:97052535	W1:3284395	W2:1017692	W3:468203	W4:260393	W5:179093	W6:136557	W7:110851	W8:93984	W9:80082	W10:67178	W11:52359	W12:39203	W13:25827	W14:15272	W15:8889	W16:4982	W17:3580	W18:4252	W19:6937	W20:11754	W21:18599	W22:29542	W23:39950	W24:55521	W25:74761	W26:96579	W27:118461	W28:145412	W29:166892	W30:190771	W31:186080	W32:3527305
single_issue_nums: WS0:2614652	WS1:2639032	WS2:2594735	WS3:2672937	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 52675704 {8:6584463,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11403880 {40:285097,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 12202160 {40:305054,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 263378520 {40:6584463,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2280776 {8:285097,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 12202160 {40:305054,}
maxmflatency = 5831 
max_icnt2mem_latency = 3596 
maxmrqlatency = 2603 
max_icnt2sh_latency = 279 
averagemflatency = 492 
avg_icnt2mem_latency = 126 
avg_mrq_latency = 90 
avg_icnt2sh_latency = 15 
mrq_lat_table:872193 	62766 	78826 	149083 	328869 	397468 	448411 	412996 	258090 	61056 	3245 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1244334 	3599748 	1941040 	359393 	28590 	1509 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	115650 	60664 	34482 	21100 	3043453 	1567641 	1406095 	793780 	112351 	18324 	1074 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3328661 	1280609 	903671 	684058 	521799 	362174 	93391 	251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	1274 	211 	11 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[3]:        64        65        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        66        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     78607    157184    371778    153326     69354     73687    162591    149786    241910    243443    164049    451853    236537    156857    156572     73092 
dram[1]:    142192     97785    325012    160071    135155    204685    106549    298679    157338    244094    165094    358318     73981    205365    154520    118378 
dram[2]:    132963    147004     68836    366647    152941    247803    398931    239924    159481    205629    156083    231576    223411    234925    385812    219832 
dram[3]:    230252    297627    157312    132417    173217    222051    162795    167553    166050     42955    159382    376037    148136    350540    304874     85052 
dram[4]:    257285    190613    153293    115954    154523    179619    305216    246467    237696    165455     20148    242974    115849    224546    196230    160346 
dram[5]:    135247    228695    166082     36117    194389    155328    160678    481528    159353    167272    157280    154587    128501    351664    266939    118423 
dram[6]:    367694    147818    304104    163657    157127     81816    318618    235724    118631     54764    156067    179519    215449    370522     61738    304985 
dram[7]:    241053    427871    379128    286680    178559    192370    138334    259598    374297    302349     75827     88060     84258    194534    213847    314045 
dram[8]:    152919    231550    232334    148632     56469    146069    153865    213422    209256    244229    216662    155995    155943    154399     74569    231574 
dram[9]:    376981    441545    354572    145104    238235    236755    537127    208585    242714    315680    299761    183295    186314    148931    144526     81930 
dram[10]:     79243    161325     76269    175519    144124    286969    156435    221161    211255    223343    321543    295345    158960    230563    155405    117029 
dram[11]:    295478    233275    155975    161434    236308    120155    209765     34894    226979    197257    108992    232186    298216    229631    201000    242052 
average row accesses per activate:
dram[0]:  3.145031  3.118950  3.114770  3.176205  3.144984  3.161557  3.131493  3.179674  3.225251  3.279883  3.131755  3.135372  3.134021  3.215110  3.219898  3.165525 
dram[1]:  3.153723  3.194604  3.046157  3.169295  3.166438  3.177301  3.126149  3.090353  3.241785  3.291449  3.297792  3.161551  3.276710  3.229948  3.184263  3.257172 
dram[2]:  3.150000  3.144659  3.065079  3.117874  3.142720  3.172576  3.074943  3.130324  3.273579  3.250155  3.163393  3.185039  3.170326  3.174449  3.198262  3.238960 
dram[3]:  3.236375  3.184919  3.168261  3.171088  3.120459  3.184241  3.132718  3.176378  3.330498  3.180033  3.283247  3.153361  3.228081  3.248262  3.140873  3.202542 
dram[4]:  3.144876  3.204123  3.111323  3.141041  3.108938  3.147929  3.201584  3.219225  3.181201  3.292459  3.169748  3.235749  3.097461  3.286219  3.103051  3.134728 
dram[5]:  3.159816  3.210622  3.128816  3.103775  3.142604  3.117441  3.133190  3.138738  3.294499  3.258853  3.188657  3.296259  3.152161  3.239852  3.229054  3.219341 
dram[6]:  3.141048  3.097542  3.144959  3.097411  3.130435  3.182700  3.064122  3.188738  3.208805  3.269167  3.183282  3.246672  3.135955  3.217240  3.057703  3.231498 
dram[7]:  3.149498  3.209052  3.167708  3.051841  3.155761  3.200080  3.135480  3.198928  3.229239  3.288640  3.185119  3.173050  3.167500  3.261998  3.178756  3.134180 
dram[8]:  3.154032  3.128431  3.126320  3.192864  3.176733  3.129895  3.155442  3.074805  3.238438  3.256828  3.253135  3.277858  3.192030  3.117188  3.112309  3.160835 
dram[9]:  3.139576  3.191112  3.100874  3.184480  3.142225  3.178908  3.112744  3.131739  3.224081  3.389122  3.209961  3.212225  3.202916  3.193056  3.081416  3.132747 
dram[10]:  3.152442  3.235766  3.113931  3.129799  3.241366  3.253248  3.076674  3.204460  3.332118  3.297584  3.171154  3.167150  3.177478  3.189618  3.173246  3.180609 
dram[11]:  3.151467  3.239019  3.185353  3.126555  3.117794  3.153091  3.101193  3.182999  3.202609  3.350635  3.195644  3.220659  3.149557  3.264826  3.139684  3.208551 
average row locality = 3073011/966956 = 3.178026
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     15145     15206     15405     15406     15490     15304     15419     15410     15013     15014     15119     15342     15085     15142     15107     15442 
dram[1]:     15020     15366     15399     15111     15354     15241     15196     15361     15247     15042     14959     15319     15133     15265     15333     15169 
dram[2]:     15343     15229     15546     15388     15601     15416     15320     15269     15018     15007     15372     15445     15280     14960     15444     15325 
dram[3]:     15101     15262     15489     15471     15294     15566     15465     15427     14939     14854     15043     15258     15068     15146     15099     15353 
dram[4]:     15070     15126     15510     15250     15414     15197     15388     15340     15200     15045     15387     15165     15101     15092     15379     15244 
dram[5]:     15028     15219     15107     15532     15198     15245     15303     15441     15018     15018     15293     15468     15092     15055     15323     15248 
dram[6]:     15145     15381     15288     15406     15227     15636     15516     15605     15178     15138     15653     15333     15288     14986     15258     15260 
dram[7]:     15243     15080     15441     15478     15539     15340     15199     15340     15148     14864     15310     15295     15091     15109     15282     15284 
dram[8]:     14902     15216     15236     15314     15622     15604     15342     15406     15034     15231     14840     15160     15183     15230     15130     15149 
dram[9]:     15128     15262     15526     15129     15534     15403     15316     15686     14884     14616     15117     15163     15096     15172     15176     14936 
dram[10]:     15137     14997     15082     15263     15526     15506     15348     15443     14836     15073     15405     15619     15053     15347     15173     15057 
dram[11]:     15052     15110     15371     15300     15494     15578     15399     15386     14981     14852     15412     15295     15219     15230     15361     15229 
total dram reads = 2928076
bank skew: 15686/14616 = 1.07
chip skew: 245298/243144 = 1.01
number of total write accesses:
dram[0]:      1798      1683      1806      1800      1829      1846      1870      1867      1737      1744      1742      1767      1725      1715      1762      1779 
dram[1]:      1734      1719      1809      1808      1818      1783      1847      1928      1743      1664      1707      1784      1709      1741      1801      1697 
dram[2]:      1834      1712      1839      1830      1831      1821      1873      1818      1682      1676      1739      1702      1753      1750      1784      1807 
dram[3]:      1744      1720      1764      1809      1795      1849      1888      1880      1671      1662      1724      1740      1740      1750      1742      1784 
dram[4]:      1736      1721      1883      1834      1851      1808      1830      1809      1744      1682      1710      1696      1738      1734      1850      1817 
dram[5]:      1738      1746      1817      1879      1797      1823      1828      1863      1709      1693      1758      1743      1709      1731      1771      1799 
dram[6]:      1720      1775      1772      1777      1803      1825      1819      1910      1706      1687      1755      1795      1735      1721      1836      1778 
dram[7]:      1730      1735      1833      1818      1829      1749      1819      1794      1764      1694      1763      1682      1814      1736      1774      1810 
dram[8]:      1741      1730      1735      1829      1830      1840      1875      1890      1679      1730      1685      1752      1775      1746      1807      1760 
dram[9]:      1743      1736      1828      1776      1849      1803      1809      1887      1716      1692      1746      1774      1731      1725      1762      1739 
dram[10]:      1758      1738      1735      1851      1832      1797      1897      1889      1660      1778      1724      1770      1706      1760      1777      1685 
dram[11]:      1736      1746      1806      1824      1791      1824      1765      1905      1739      1690      1706      1692      1787      1755      1765      1751 
total dram writes = 340439
bank skew: 1928/1660 = 1.16
chip skew: 28470/28262 = 1.01
average mf latency per bank:
dram[0]:        826       811      1557      1632      1333      1280      1102      1073      1020       967       940       899       914       882       875       833
dram[1]:        813       853      1606      1570      1314      1272      1057      1057       994       961       925       902       883       903       811       866
dram[2]:       1172       931      1944      1682      1741      1356      1538      1225      1371      1074      1383      1065      1288       988      1196       951
dram[3]:        827       811      1495      1489      1229      1219      1053      1112      1024       950       953       922       866       891       839       847
dram[4]:        980       893      1641      1680      1372      1294      1292      1104      1124      1026      1088       988      1088       930      1007       876
dram[5]:        795       774      1405      1428      1201      1244      1037      1095       949       933       861       923       857       890       810       812
dram[6]:        895       886      1848      1619      1320      1288      1184      1121      1027      1099      1026       978       971       971       940       891
dram[7]:        847       817      1466      1570      1257      1262      1110      1126       983       995       962       946       953       905       873       839
dram[8]:        837       843      1586      1515      1269      1346      1089      1131       995       973       955       944       868       916       833       876
dram[9]:        788       830      1441      1693      1215      1259      1072      1088       939      1030       918       891       907       854       812       846
dram[10]:        808       773      1594      1366      1287      1238      1015      1084       951       951       895       912       885       853       857       828
dram[11]:        852       885      1490      1575      1173      1283      1091      1101       952      1004       908       908       889       876       807       869
maximum mf latency per bank:
dram[0]:       4685      4726      4313      4856      4394      4718      4220      4595      4344      4594      4769      4455      4516      4491      4323      4355
dram[1]:       4586      5041      4325      4420      4459      4720      4279      4705      3940      4571      4459      4987      4305      4275      4312      4637
dram[2]:       4348      5044      4516      4672      4709      4851      4743      4820      4340      4871      4734      5831      4399      4747      4939      5150
dram[3]:       4684      5048      5076      4988      4694      4908      4923      4995      4626      4814      5488      5286      4677      4958      4965      5031
dram[4]:       5120      5421      5003      4595      4612      4725      4852      4610      4775      4788      4893      5079      4702      4802      5002      5227
dram[5]:       5174      4888      4968      4638      4940      4943      4604      4736      4862      4682      4643      4843      5011      4939      4949      5397
dram[6]:       5045      4624      4745      4906      4379      4383      4638      4807      4453      4752      4748      4785      4659      4627      4625      5121
dram[7]:       4474      4779      4793      4176      4386      4752      4063      4264      4414      4707      4647      4385      4414      4261      4720      4981
dram[8]:       4207      4156      4708      4305      4456      4717      4218      4326      3957      4449      4364      4375      4350      4199      4669      4164
dram[9]:       4711      4205      4943      4417      4675      4374      4371      4508      4617      4409      4650      4839      4638      4176      4710      4332
dram[10]:       4091      4503      4435      4659      4531      4823      4316      4390      4441      4487      4529      5150      4433      4233      4505      4652
dram[11]:       4628      4777      4680      4601      4613      5278      4703      5009      4735      4751      4880      5206      4688      4873      5096      5133

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3711585 n_act=80888 n_pre=80872 n_ref_event=0 n_req=256140 n_rd=244049 n_rd_L2_A=0 n_write=0 n_wr_bk=28470 bw_util=0.2639
n_activity=2071056 dram_eff=0.5263
bk0: 15145a 3362558i bk1: 15206a 3371395i bk2: 15405a 3360557i bk3: 15406a 3331478i bk4: 15490a 3334489i bk5: 15304a 3348256i bk6: 15419a 3336534i bk7: 15410a 3355222i bk8: 15013a 3371847i bk9: 15014a 3381785i bk10: 15119a 3353044i bk11: 15342a 3342606i bk12: 15085a 3361453i bk13: 15142a 3358808i bk14: 15107a 3369299i bk15: 15442a 3347100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684204
Row_Buffer_Locality_read = 0.706694
Row_Buffer_Locality_write = 0.230254
Bank_Level_Parallism = 7.317445
Bank_Level_Parallism_Col = 5.658099
Bank_Level_Parallism_Ready = 2.511765
write_to_read_ratio_blp_rw_average = 0.276516
GrpLevelPara = 2.876987 

BW Util details:
bwutil = 0.263908 
total_CMD = 4130514 
util_bw = 1090076 
Wasted_Col = 488139 
Wasted_Row = 199762 
Idle = 2352537 

BW Util Bottlenecks: 
RCDc_limit = 549286 
RCDWRc_limit = 28476 
WTRc_limit = 229498 
RTWc_limit = 519826 
CCDLc_limit = 160494 
rwq = 0 
CCDLc_limit_alone = 106842 
WTRc_limit_alone = 217279 
RTWc_limit_alone = 478393 

Commands details: 
total_CMD = 4130514 
n_nop = 3711585 
Read = 244049 
Write = 0 
L2_Alloc = 0 
L2_WB = 28470 
n_act = 80888 
n_pre = 80872 
n_ref = 0 
n_req = 256140 
total_req = 272519 

Dual Bus Interface Util: 
issued_total_row = 161760 
issued_total_col = 272519 
Row_Bus_Util =  0.039162 
CoL_Bus_Util = 0.065977 
Either_Row_CoL_Bus_Util = 0.101423 
Issued_on_Two_Bus_Simul_Util = 0.003716 
issued_two_Eff = 0.036641 
queue_avg = 14.262264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3713478 n_act=80123 n_pre=80107 n_ref_event=0 n_req=255560 n_rd=243515 n_rd_L2_A=0 n_write=0 n_wr_bk=28292 bw_util=0.2632
n_activity=2064663 dram_eff=0.5266
bk0: 15020a 3378356i bk1: 15366a 3340780i bk2: 15399a 3339126i bk3: 15111a 3355821i bk4: 15354a 3329305i bk5: 15241a 3356152i bk6: 15196a 3353740i bk7: 15361a 3314138i bk8: 15247a 3370048i bk9: 15042a 3398306i bk10: 14959a 3389583i bk11: 15319a 3357118i bk12: 15133a 3378038i bk13: 15265a 3348394i bk14: 15333a 3345344i bk15: 15169a 3366793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686481
Row_Buffer_Locality_read = 0.709209
Row_Buffer_Locality_write = 0.226982
Bank_Level_Parallism = 7.357398
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.536671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.263219 
total_CMD = 4130514 
util_bw = 1087228 
Wasted_Col = 479068 
Wasted_Row = 199209 
Idle = 2365009 

BW Util Bottlenecks: 
RCDc_limit = 536422 
RCDWRc_limit = 27789 
WTRc_limit = 225984 
RTWc_limit = 522329 
CCDLc_limit = 159235 
rwq = 0 
CCDLc_limit_alone = 106641 
WTRc_limit_alone = 214315 
RTWc_limit_alone = 481404 

Commands details: 
total_CMD = 4130514 
n_nop = 3713478 
Read = 243515 
Write = 0 
L2_Alloc = 0 
L2_WB = 28292 
n_act = 80123 
n_pre = 80107 
n_ref = 0 
n_req = 255560 
total_req = 271807 

Dual Bus Interface Util: 
issued_total_row = 160230 
issued_total_col = 271807 
Row_Bus_Util =  0.038792 
CoL_Bus_Util = 0.065805 
Either_Row_CoL_Bus_Util = 0.100965 
Issued_on_Two_Bus_Simul_Util = 0.003632 
issued_two_Eff = 0.035971 
queue_avg = 14.321907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3710076 n_act=81235 n_pre=81219 n_ref_event=0 n_req=257060 n_rd=244963 n_rd_L2_A=0 n_write=0 n_wr_bk=28451 bw_util=0.2648
n_activity=2071206 dram_eff=0.528
bk0: 15343a 3344174i bk1: 15229a 3351954i bk2: 15546a 3324114i bk3: 15388a 3331320i bk4: 15601a 3317353i bk5: 15416a 3332120i bk6: 15320a 3324043i bk7: 15269a 3338119i bk8: 15018a 3391003i bk9: 15007a 3379166i bk10: 15372a 3349104i bk11: 15445a 3347792i bk12: 15280a 3344462i bk13: 14960a 3360700i bk14: 15444a 3349722i bk15: 15325a 3343261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683984
Row_Buffer_Locality_read = 0.706278
Row_Buffer_Locality_write = 0.232537
Bank_Level_Parallism = 7.412649
Bank_Level_Parallism_Col = 5.741205
Bank_Level_Parallism_Ready = 2.540210
write_to_read_ratio_blp_rw_average = 0.275346
GrpLevelPara = 2.893855 

BW Util details:
bwutil = 0.264775 
total_CMD = 4130514 
util_bw = 1093656 
Wasted_Col = 482882 
Wasted_Row = 201096 
Idle = 2352880 

BW Util Bottlenecks: 
RCDc_limit = 544491 
RCDWRc_limit = 27131 
WTRc_limit = 226358 
RTWc_limit = 535585 
CCDLc_limit = 160048 
rwq = 0 
CCDLc_limit_alone = 105739 
WTRc_limit_alone = 214214 
RTWc_limit_alone = 493420 

Commands details: 
total_CMD = 4130514 
n_nop = 3710076 
Read = 244963 
Write = 0 
L2_Alloc = 0 
L2_WB = 28451 
n_act = 81235 
n_pre = 81219 
n_ref = 0 
n_req = 257060 
total_req = 273414 

Dual Bus Interface Util: 
issued_total_row = 162454 
issued_total_col = 273414 
Row_Bus_Util =  0.039330 
CoL_Bus_Util = 0.066194 
Either_Row_CoL_Bus_Util = 0.101788 
Issued_on_Two_Bus_Simul_Util = 0.003736 
issued_two_Eff = 0.036700 
queue_avg = 14.679143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.6791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3713392 n_act=80088 n_pre=80072 n_ref_event=0 n_req=255880 n_rd=243835 n_rd_L2_A=0 n_write=0 n_wr_bk=28262 bw_util=0.2635
n_activity=2068655 dram_eff=0.5261
bk0: 15101a 3364617i bk1: 15262a 3368957i bk2: 15489a 3350901i bk3: 15471a 3349656i bk4: 15294a 3373904i bk5: 15566a 3329369i bk6: 15465a 3330187i bk7: 15427a 3348393i bk8: 14939a 3398119i bk9: 14854a 3395585i bk10: 15043a 3384653i bk11: 15258a 3363128i bk12: 15068a 3362108i bk13: 15146a 3364595i bk14: 15099a 3372418i bk15: 15353a 3356818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687010
Row_Buffer_Locality_read = 0.709201
Row_Buffer_Locality_write = 0.237775
Bank_Level_Parallism = 7.301122
Bank_Level_Parallism_Col = 5.675980
Bank_Level_Parallism_Ready = 2.529665
write_to_read_ratio_blp_rw_average = 0.276692
GrpLevelPara = 2.891232 

BW Util details:
bwutil = 0.263499 
total_CMD = 4130514 
util_bw = 1088388 
Wasted_Col = 478190 
Wasted_Row = 199860 
Idle = 2364076 

BW Util Bottlenecks: 
RCDc_limit = 537706 
RCDWRc_limit = 27933 
WTRc_limit = 228251 
RTWc_limit = 520256 
CCDLc_limit = 158356 
rwq = 0 
CCDLc_limit_alone = 105871 
WTRc_limit_alone = 216641 
RTWc_limit_alone = 479381 

Commands details: 
total_CMD = 4130514 
n_nop = 3713392 
Read = 243835 
Write = 0 
L2_Alloc = 0 
L2_WB = 28262 
n_act = 80088 
n_pre = 80072 
n_ref = 0 
n_req = 255880 
total_req = 272097 

Dual Bus Interface Util: 
issued_total_row = 160160 
issued_total_col = 272097 
Row_Bus_Util =  0.038775 
CoL_Bus_Util = 0.065875 
Either_Row_CoL_Bus_Util = 0.100985 
Issued_on_Two_Bus_Simul_Util = 0.003664 
issued_two_Eff = 0.036284 
queue_avg = 14.248691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3712129 n_act=80719 n_pre=80703 n_ref_event=0 n_req=256064 n_rd=243908 n_rd_L2_A=0 n_write=0 n_wr_bk=28443 bw_util=0.2637
n_activity=2071178 dram_eff=0.526
bk0: 15070a 3362654i bk1: 15126a 3363566i bk2: 15510a 3326450i bk3: 15250a 3344392i bk4: 15414a 3335248i bk5: 15197a 3366152i bk6: 15388a 3346777i bk7: 15340a 3346603i bk8: 15200a 3381070i bk9: 15045a 3384342i bk10: 15387a 3352294i bk11: 15165a 3364177i bk12: 15101a 3351692i bk13: 15092a 3359970i bk14: 15379a 3341020i bk15: 15244a 3346892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684770
Row_Buffer_Locality_read = 0.707500
Row_Buffer_Locality_write = 0.228694
Bank_Level_Parallism = 7.340895
Bank_Level_Parallism_Col = 5.680736
Bank_Level_Parallism_Ready = 2.543526
write_to_read_ratio_blp_rw_average = 0.274430
GrpLevelPara = 2.878409 

BW Util details:
bwutil = 0.263745 
total_CMD = 4130514 
util_bw = 1089404 
Wasted_Col = 485668 
Wasted_Row = 199593 
Idle = 2355849 

BW Util Bottlenecks: 
RCDc_limit = 544052 
RCDWRc_limit = 28265 
WTRc_limit = 229190 
RTWc_limit = 521861 
CCDLc_limit = 158406 
rwq = 0 
CCDLc_limit_alone = 105224 
WTRc_limit_alone = 217147 
RTWc_limit_alone = 480722 

Commands details: 
total_CMD = 4130514 
n_nop = 3712129 
Read = 243908 
Write = 0 
L2_Alloc = 0 
L2_WB = 28443 
n_act = 80719 
n_pre = 80703 
n_ref = 0 
n_req = 256064 
total_req = 272351 

Dual Bus Interface Util: 
issued_total_row = 161422 
issued_total_col = 272351 
Row_Bus_Util =  0.039080 
CoL_Bus_Util = 0.065936 
Either_Row_CoL_Bus_Util = 0.101291 
Issued_on_Two_Bus_Simul_Util = 0.003725 
issued_two_Eff = 0.036780 
queue_avg = 14.436904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.4369
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3713381 n_act=80225 n_pre=80209 n_ref_event=0 n_req=255676 n_rd=243588 n_rd_L2_A=0 n_write=0 n_wr_bk=28404 bw_util=0.2634
n_activity=2066375 dram_eff=0.5265
bk0: 15028a 3380550i bk1: 15219a 3360444i bk2: 15107a 3364808i bk3: 15532a 3320642i bk4: 15198a 3359106i bk5: 15245a 3345357i bk6: 15303a 3351301i bk7: 15441a 3343157i bk8: 15018a 3392442i bk9: 15018a 3386316i bk10: 15293a 3374649i bk11: 15468a 3351320i bk12: 15092a 3358772i bk13: 15055a 3357177i bk14: 15323a 3351052i bk15: 15248a 3356830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686224
Row_Buffer_Locality_read = 0.708877
Row_Buffer_Locality_write = 0.229732
Bank_Level_Parallism = 7.325819
Bank_Level_Parallism_Col = 5.694504
Bank_Level_Parallism_Ready = 2.559116
write_to_read_ratio_blp_rw_average = 0.273806
GrpLevelPara = 2.887451 

BW Util details:
bwutil = 0.263398 
total_CMD = 4130514 
util_bw = 1087968 
Wasted_Col = 481269 
Wasted_Row = 198827 
Idle = 2362450 

BW Util Bottlenecks: 
RCDc_limit = 541639 
RCDWRc_limit = 28622 
WTRc_limit = 233111 
RTWc_limit = 527466 
CCDLc_limit = 157520 
rwq = 0 
CCDLc_limit_alone = 104217 
WTRc_limit_alone = 220695 
RTWc_limit_alone = 486579 

Commands details: 
total_CMD = 4130514 
n_nop = 3713381 
Read = 243588 
Write = 0 
L2_Alloc = 0 
L2_WB = 28404 
n_act = 80225 
n_pre = 80209 
n_ref = 0 
n_req = 255676 
total_req = 271992 

Dual Bus Interface Util: 
issued_total_row = 160434 
issued_total_col = 271992 
Row_Bus_Util =  0.038841 
CoL_Bus_Util = 0.065849 
Either_Row_CoL_Bus_Util = 0.100988 
Issued_on_Two_Bus_Simul_Util = 0.003702 
issued_two_Eff = 0.036662 
queue_avg = 14.133293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.1333
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3709170 n_act=81430 n_pre=81414 n_ref_event=0 n_req=257394 n_rd=245298 n_rd_L2_A=0 n_write=0 n_wr_bk=28414 bw_util=0.2651
n_activity=2077296 dram_eff=0.5271
bk0: 15145a 3347393i bk1: 15381a 3342801i bk2: 15288a 3367505i bk3: 15406a 3339438i bk4: 15227a 3343110i bk5: 15636a 3327859i bk6: 15516a 3324057i bk7: 15605a 3320967i bk8: 15178a 3388207i bk9: 15138a 3379244i bk10: 15653a 3344351i bk11: 15333a 3340988i bk12: 15288a 3346409i bk13: 14986a 3357346i bk14: 15258a 3334157i bk15: 15260a 3351858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683637
Row_Buffer_Locality_read = 0.705648
Row_Buffer_Locality_write = 0.237269
Bank_Level_Parallism = 7.372208
Bank_Level_Parallism_Col = 5.732805
Bank_Level_Parallism_Ready = 2.548733
write_to_read_ratio_blp_rw_average = 0.274503
GrpLevelPara = 2.896139 

BW Util details:
bwutil = 0.265063 
total_CMD = 4130514 
util_bw = 1094848 
Wasted_Col = 485646 
Wasted_Row = 202547 
Idle = 2347473 

BW Util Bottlenecks: 
RCDc_limit = 548441 
RCDWRc_limit = 27749 
WTRc_limit = 231796 
RTWc_limit = 528366 
CCDLc_limit = 159082 
rwq = 0 
CCDLc_limit_alone = 105174 
WTRc_limit_alone = 219088 
RTWc_limit_alone = 487166 

Commands details: 
total_CMD = 4130514 
n_nop = 3709170 
Read = 245298 
Write = 0 
L2_Alloc = 0 
L2_WB = 28414 
n_act = 81430 
n_pre = 81414 
n_ref = 0 
n_req = 257394 
total_req = 273712 

Dual Bus Interface Util: 
issued_total_row = 162844 
issued_total_col = 273712 
Row_Bus_Util =  0.039425 
CoL_Bus_Util = 0.066266 
Either_Row_CoL_Bus_Util = 0.102008 
Issued_on_Two_Bus_Simul_Util = 0.003683 
issued_two_Eff = 0.036104 
queue_avg = 14.717503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7175
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3712104 n_act=80548 n_pre=80532 n_ref_event=0 n_req=256072 n_rd=244043 n_rd_L2_A=0 n_write=0 n_wr_bk=28344 bw_util=0.2638
n_activity=2070351 dram_eff=0.5263
bk0: 15243a 3351612i bk1: 15080a 3372064i bk2: 15441a 3357205i bk3: 15478a 3347082i bk4: 15539a 3322586i bk5: 15340a 3364854i bk6: 15199a 3363742i bk7: 15340a 3354904i bk8: 15148a 3365553i bk9: 14864a 3398231i bk10: 15310a 3360690i bk11: 15295a 3381548i bk12: 15091a 3361975i bk13: 15109a 3371723i bk14: 15282a 3356041i bk15: 15284a 3343980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685448
Row_Buffer_Locality_read = 0.707797
Row_Buffer_Locality_write = 0.232023
Bank_Level_Parallism = 7.287747
Bank_Level_Parallism_Col = 5.667711
Bank_Level_Parallism_Ready = 2.551746
write_to_read_ratio_blp_rw_average = 0.273339
GrpLevelPara = 2.876032 

BW Util details:
bwutil = 0.263780 
total_CMD = 4130514 
util_bw = 1089548 
Wasted_Col = 484491 
Wasted_Row = 200149 
Idle = 2356326 

BW Util Bottlenecks: 
RCDc_limit = 542993 
RCDWRc_limit = 28145 
WTRc_limit = 225572 
RTWc_limit = 525315 
CCDLc_limit = 159790 
rwq = 0 
CCDLc_limit_alone = 106127 
WTRc_limit_alone = 213487 
RTWc_limit_alone = 483737 

Commands details: 
total_CMD = 4130514 
n_nop = 3712104 
Read = 244043 
Write = 0 
L2_Alloc = 0 
L2_WB = 28344 
n_act = 80548 
n_pre = 80532 
n_ref = 0 
n_req = 256072 
total_req = 272387 

Dual Bus Interface Util: 
issued_total_row = 161080 
issued_total_col = 272387 
Row_Bus_Util =  0.038998 
CoL_Bus_Util = 0.065945 
Either_Row_CoL_Bus_Util = 0.101297 
Issued_on_Two_Bus_Simul_Util = 0.003645 
issued_two_Eff = 0.035986 
queue_avg = 14.205355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2054
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3712543 n_act=80651 n_pre=80635 n_ref_event=0 n_req=255693 n_rd=243599 n_rd_L2_A=0 n_write=0 n_wr_bk=28404 bw_util=0.2634
n_activity=2063274 dram_eff=0.5273
bk0: 14902a 3366163i bk1: 15216a 3349684i bk2: 15236a 3350063i bk3: 15314a 3324535i bk4: 15622a 3337407i bk5: 15604a 3329620i bk6: 15342a 3327549i bk7: 15406a 3337823i bk8: 15034a 3364758i bk9: 15231a 3355618i bk10: 14840a 3376220i bk11: 15160a 3348999i bk12: 15183a 3352715i bk13: 15230a 3341581i bk14: 15130a 3369154i bk15: 15149a 3356794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684579
Row_Buffer_Locality_read = 0.707376
Row_Buffer_Locality_write = 0.225401
Bank_Level_Parallism = 7.412209
Bank_Level_Parallism_Col = 5.746458
Bank_Level_Parallism_Ready = 2.536849
write_to_read_ratio_blp_rw_average = 0.278382
GrpLevelPara = 2.893492 

BW Util details:
bwutil = 0.263408 
total_CMD = 4130514 
util_bw = 1088012 
Wasted_Col = 480048 
Wasted_Row = 200831 
Idle = 2361623 

BW Util Bottlenecks: 
RCDc_limit = 539694 
RCDWRc_limit = 28547 
WTRc_limit = 226950 
RTWc_limit = 528856 
CCDLc_limit = 158713 
rwq = 0 
CCDLc_limit_alone = 104890 
WTRc_limit_alone = 215008 
RTWc_limit_alone = 486975 

Commands details: 
total_CMD = 4130514 
n_nop = 3712543 
Read = 243599 
Write = 0 
L2_Alloc = 0 
L2_WB = 28404 
n_act = 80651 
n_pre = 80635 
n_ref = 0 
n_req = 255693 
total_req = 272003 

Dual Bus Interface Util: 
issued_total_row = 161286 
issued_total_col = 272003 
Row_Bus_Util =  0.039047 
CoL_Bus_Util = 0.065852 
Either_Row_CoL_Bus_Util = 0.101191 
Issued_on_Two_Bus_Simul_Util = 0.003708 
issued_two_Eff = 0.036648 
queue_avg = 14.742236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.7422
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3713322 n_act=80402 n_pre=80386 n_ref_event=0 n_req=255231 n_rd=243144 n_rd_L2_A=0 n_write=0 n_wr_bk=28316 bw_util=0.2629
n_activity=2073467 dram_eff=0.5237
bk0: 15128a 3378857i bk1: 15262a 3353483i bk2: 15526a 3343729i bk3: 15129a 3374179i bk4: 15534a 3342020i bk5: 15403a 3349011i bk6: 15316a 3348408i bk7: 15686a 3334817i bk8: 14884a 3390599i bk9: 14616a 3409208i bk10: 15117a 3374970i bk11: 15163a 3350021i bk12: 15096a 3384077i bk13: 15172a 3370480i bk14: 15176a 3341804i bk15: 14936a 3370771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684983
Row_Buffer_Locality_read = 0.707753
Row_Buffer_Locality_write = 0.226938
Bank_Level_Parallism = 7.264537
Bank_Level_Parallism_Col = 5.640500
Bank_Level_Parallism_Ready = 2.507055
write_to_read_ratio_blp_rw_average = 0.277903
GrpLevelPara = 2.876809 

BW Util details:
bwutil = 0.262883 
total_CMD = 4130514 
util_bw = 1085840 
Wasted_Col = 487072 
Wasted_Row = 201391 
Idle = 2356211 

BW Util Bottlenecks: 
RCDc_limit = 545167 
RCDWRc_limit = 28754 
WTRc_limit = 228407 
RTWc_limit = 524797 
CCDLc_limit = 159567 
rwq = 0 
CCDLc_limit_alone = 106733 
WTRc_limit_alone = 216522 
RTWc_limit_alone = 483848 

Commands details: 
total_CMD = 4130514 
n_nop = 3713322 
Read = 243144 
Write = 0 
L2_Alloc = 0 
L2_WB = 28316 
n_act = 80402 
n_pre = 80386 
n_ref = 0 
n_req = 255231 
total_req = 271460 

Dual Bus Interface Util: 
issued_total_row = 160788 
issued_total_col = 271460 
Row_Bus_Util =  0.038927 
CoL_Bus_Util = 0.065721 
Either_Row_CoL_Bus_Util = 0.101002 
Issued_on_Two_Bus_Simul_Util = 0.003645 
issued_two_Eff = 0.036089 
queue_avg = 14.201721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2017
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3713122 n_act=80182 n_pre=80166 n_ref_event=0 n_req=255943 n_rd=243865 n_rd_L2_A=0 n_write=0 n_wr_bk=28357 bw_util=0.2636
n_activity=2063293 dram_eff=0.5277
bk0: 15137a 3359803i bk1: 14997a 3381677i bk2: 15082a 3375296i bk3: 15263a 3354029i bk4: 15526a 3355079i bk5: 15506a 3347540i bk6: 15348a 3359807i bk7: 15443a 3349620i bk8: 14836a 3406263i bk9: 15073a 3367724i bk10: 15405a 3368522i bk11: 15619a 3339651i bk12: 15053a 3365291i bk13: 15347a 3348287i bk14: 15173a 3356096i bk15: 15057a 3370469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686719
Row_Buffer_Locality_read = 0.709651
Row_Buffer_Locality_write = 0.223713
Bank_Level_Parallism = 7.287924
Bank_Level_Parallism_Col = 5.666108
Bank_Level_Parallism_Ready = 2.540796
write_to_read_ratio_blp_rw_average = 0.273818
GrpLevelPara = 2.889178 

BW Util details:
bwutil = 0.263620 
total_CMD = 4130514 
util_bw = 1088888 
Wasted_Col = 479109 
Wasted_Row = 199825 
Idle = 2362692 

BW Util Bottlenecks: 
RCDc_limit = 537669 
RCDWRc_limit = 28472 
WTRc_limit = 231601 
RTWc_limit = 519664 
CCDLc_limit = 158115 
rwq = 0 
CCDLc_limit_alone = 104738 
WTRc_limit_alone = 219517 
RTWc_limit_alone = 478371 

Commands details: 
total_CMD = 4130514 
n_nop = 3713122 
Read = 243865 
Write = 0 
L2_Alloc = 0 
L2_WB = 28357 
n_act = 80182 
n_pre = 80166 
n_ref = 0 
n_req = 255943 
total_req = 272222 

Dual Bus Interface Util: 
issued_total_row = 160348 
issued_total_col = 272222 
Row_Bus_Util =  0.038820 
CoL_Bus_Util = 0.065905 
Either_Row_CoL_Bus_Util = 0.101051 
Issued_on_Two_Bus_Simul_Util = 0.003675 
issued_two_Eff = 0.036364 
queue_avg = 14.222684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.2227
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4130514 n_nop=3712524 n_act=80465 n_pre=80449 n_ref_event=0 n_req=256298 n_rd=244269 n_rd_L2_A=0 n_write=0 n_wr_bk=28282 bw_util=0.2639
n_activity=2068784 dram_eff=0.527
bk0: 15052a 3378852i bk1: 15110a 3362975i bk2: 15371a 3357906i bk3: 15300a 3338254i bk4: 15494a 3338361i bk5: 15578a 3347198i bk6: 15399a 3371402i bk7: 15386a 3347412i bk8: 14981a 3399568i bk9: 14852a 3397073i bk10: 15412a 3347004i bk11: 15295a 3359035i bk12: 15219a 3331137i bk13: 15230a 3357403i bk14: 15361a 3340426i bk15: 15229a 3362986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686049
Row_Buffer_Locality_read = 0.708461
Row_Buffer_Locality_write = 0.230942
Bank_Level_Parallism = 7.311038
Bank_Level_Parallism_Col = 5.677820
Bank_Level_Parallism_Ready = 2.544573
write_to_read_ratio_blp_rw_average = 0.272823
GrpLevelPara = 2.883886 

BW Util details:
bwutil = 0.263939 
total_CMD = 4130514 
util_bw = 1090204 
Wasted_Col = 483619 
Wasted_Row = 200480 
Idle = 2356211 

BW Util Bottlenecks: 
RCDc_limit = 544643 
RCDWRc_limit = 27740 
WTRc_limit = 230024 
RTWc_limit = 517537 
CCDLc_limit = 158409 
rwq = 0 
CCDLc_limit_alone = 105457 
WTRc_limit_alone = 217986 
RTWc_limit_alone = 476623 

Commands details: 
total_CMD = 4130514 
n_nop = 3712524 
Read = 244269 
Write = 0 
L2_Alloc = 0 
L2_WB = 28282 
n_act = 80465 
n_pre = 80449 
n_ref = 0 
n_req = 256298 
total_req = 272551 

Dual Bus Interface Util: 
issued_total_row = 160914 
issued_total_col = 272551 
Row_Bus_Util =  0.038957 
CoL_Bus_Util = 0.065985 
Either_Row_CoL_Bus_Util = 0.101196 
Issued_on_Two_Bus_Simul_Util = 0.003747 
issued_two_Eff = 0.037022 
queue_avg = 14.314775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.3148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 301277, Miss = 121783, Miss_rate = 0.404, Pending_hits = 3112, Reservation_fails = 1898
L2_cache_bank[1]: Access = 302867, Miss = 122266, Miss_rate = 0.404, Pending_hits = 767, Reservation_fails = 0
L2_cache_bank[2]: Access = 300026, Miss = 121641, Miss_rate = 0.405, Pending_hits = 750, Reservation_fails = 269
L2_cache_bank[3]: Access = 300027, Miss = 121874, Miss_rate = 0.406, Pending_hits = 849, Reservation_fails = 96
L2_cache_bank[4]: Access = 298761, Miss = 122924, Miss_rate = 0.411, Pending_hits = 973, Reservation_fails = 467
L2_cache_bank[5]: Access = 299666, Miss = 122039, Miss_rate = 0.407, Pending_hits = 866, Reservation_fails = 721
L2_cache_bank[6]: Access = 298279, Miss = 121498, Miss_rate = 0.407, Pending_hits = 747, Reservation_fails = 941
L2_cache_bank[7]: Access = 294733, Miss = 122337, Miss_rate = 0.415, Pending_hits = 819, Reservation_fails = 187
L2_cache_bank[8]: Access = 299535, Miss = 122449, Miss_rate = 0.409, Pending_hits = 3178, Reservation_fails = 817
L2_cache_bank[9]: Access = 301125, Miss = 121459, Miss_rate = 0.403, Pending_hits = 812, Reservation_fails = 388
L2_cache_bank[10]: Access = 289735, Miss = 121362, Miss_rate = 0.419, Pending_hits = 728, Reservation_fails = 423
L2_cache_bank[11]: Access = 294765, Miss = 122226, Miss_rate = 0.415, Pending_hits = 788, Reservation_fails = 184
L2_cache_bank[12]: Access = 309694, Miss = 122553, Miss_rate = 0.396, Pending_hits = 951, Reservation_fails = 1969
L2_cache_bank[13]: Access = 298465, Miss = 122745, Miss_rate = 0.411, Pending_hits = 907, Reservation_fails = 124
L2_cache_bank[14]: Access = 291999, Miss = 122253, Miss_rate = 0.419, Pending_hits = 808, Reservation_fails = 296
L2_cache_bank[15]: Access = 302442, Miss = 121790, Miss_rate = 0.403, Pending_hits = 788, Reservation_fails = 23
L2_cache_bank[16]: Access = 298896, Miss = 121289, Miss_rate = 0.406, Pending_hits = 3116, Reservation_fails = 851
L2_cache_bank[17]: Access = 296958, Miss = 122310, Miss_rate = 0.412, Pending_hits = 864, Reservation_fails = 38
L2_cache_bank[18]: Access = 296160, Miss = 121777, Miss_rate = 0.411, Pending_hits = 780, Reservation_fails = 592
L2_cache_bank[19]: Access = 308272, Miss = 121367, Miss_rate = 0.394, Pending_hits = 769, Reservation_fails = 1738
L2_cache_bank[20]: Access = 302931, Miss = 121560, Miss_rate = 0.401, Pending_hits = 749, Reservation_fails = 1009
L2_cache_bank[21]: Access = 291182, Miss = 122305, Miss_rate = 0.420, Pending_hits = 767, Reservation_fails = 803
L2_cache_bank[22]: Access = 297737, Miss = 122289, Miss_rate = 0.411, Pending_hits = 776, Reservation_fails = 28
L2_cache_bank[23]: Access = 299082, Miss = 121980, Miss_rate = 0.408, Pending_hits = 781, Reservation_fails = 266
L2_total_cache_accesses = 7174614
L2_total_cache_misses = 2928076
L2_total_cache_miss_rate = 0.4081
L2_total_cache_pending_hits = 26445
L2_total_cache_reservation_fails = 14128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3934996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1179292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1748784
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 26445
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 285097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6889517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285097
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 895
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13233
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=7174614
icnt_total_pkts_simt_to_mem=7174614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7174614
Req_Network_cycles = 1610675
Req_Network_injected_packets_per_cycle =       4.4544 
Req_Network_conflicts_per_cycle =       2.0507
Req_Network_conflicts_per_cycle_util =       3.7620
Req_Bank_Level_Parallism =       8.1714
Req_Network_in_buffer_full_per_cycle =       0.0001
Req_Network_in_buffer_avg_util =       6.5602
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       3.3518

Reply_Network_injected_packets_num = 7174614
Reply_Network_cycles = 1610675
Reply_Network_injected_packets_per_cycle =        4.4544
Reply_Network_conflicts_per_cycle =        2.5340
Reply_Network_conflicts_per_cycle_util =       4.6487
Reply_Bank_Level_Parallism =       8.1717
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.4580
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1485
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 22 min, 10 sec (8530 sec)
gpgpu_simulation_rate = 17102 (inst/sec)
gpgpu_simulation_rate = 188 (cycle/sec)
gpgpu_silicon_slowdown = 7260638x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_afforest] = 8505309.053000 ms.
Verifying...
	runtime [serial] = 388.950000 ms.
Correct
GPGPU-Sim: *** exit detected ***
