Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan  8 02:40:29 2025
| Host         : baa28d90d760 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hardwareWrapper_timing_summary_routed.rpt -pb hardwareWrapper_timing_summary_routed.pb -rpx hardwareWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hardwareWrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1450)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3986)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1450)
---------------------------
 There are 1450 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3986)
---------------------------------------------------
 There are 3986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3996          inf        0.000                      0                 3996           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3996 Endpoints
Min Delay          3996 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[0][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.821ns  (logic 3.291ns (13.816%)  route 20.530ns (86.184%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT3=1 LUT5=4 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.716 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.716    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.031 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__4/O[3]
                         net (fo=1, routed)           0.825    16.856    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[23]
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.307    17.163 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5/O
                         net (fo=1, routed)           1.114    18.277    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.401 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.807    19.208    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.124    19.332 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0/O
                         net (fo=2, routed)           1.445    20.777    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[23]
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124    20.901 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[23]_INST_0/O
                         net (fo=32, routed)          2.796    23.697    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[23]
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124    23.821 r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile[0][23]_i_1/O
                         net (fo=1, routed)           0.000    23.821    nolabel_line43/riscvTop_i/RegFile_0/inst/regfile[0][23]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[8][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.773ns  (logic 3.050ns (12.829%)  route 20.723ns (87.171%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.914 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/O[3]
                         net (fo=1, routed)           0.977    16.891    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[19]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.307    17.198 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.339    17.536    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124    17.660 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2/O
                         net (fo=3, routed)           1.737    19.398    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0/O
                         net (fo=1, routed)           0.810    20.332    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[19]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.124    20.456 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[19]_INST_0/O
                         net (fo=32, routed)          3.317    23.773    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[19]
    SLICE_X13Y46         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[8][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[2][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.746ns  (logic 3.167ns (13.337%)  route 20.579ns (86.663%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.716 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.716    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.031 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__4/O[3]
                         net (fo=1, routed)           0.825    16.856    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[23]
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.307    17.163 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5/O
                         net (fo=1, routed)           1.114    18.277    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.401 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.807    19.208    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.124    19.332 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0/O
                         net (fo=2, routed)           1.445    20.777    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[23]
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124    20.901 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[23]_INST_0/O
                         net (fo=32, routed)          2.845    23.746    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[23]
    SLICE_X35Y43         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[10][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.584ns  (logic 3.050ns (12.932%)  route 20.534ns (87.068%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.914 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/O[3]
                         net (fo=1, routed)           0.977    16.891    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[19]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.307    17.198 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.339    17.536    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124    17.660 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2/O
                         net (fo=3, routed)           1.737    19.398    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0/O
                         net (fo=1, routed)           0.810    20.332    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[19]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.124    20.456 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[19]_INST_0/O
                         net (fo=32, routed)          3.128    23.584    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[19]
    SLICE_X12Y46         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[10][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[1][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.571ns  (logic 3.167ns (13.436%)  route 20.404ns (86.564%))
  Logic Levels:           14  (CARRY4=4 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.716 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.716    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.031 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__4/O[3]
                         net (fo=1, routed)           0.825    16.856    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[23]
    SLICE_X19Y35         LUT6 (Prop_lut6_I3_O)        0.307    17.163 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5/O
                         net (fo=1, routed)           1.114    18.277    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I0_O)        0.124    18.401 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2/O
                         net (fo=2, routed)           0.807    19.208    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0_i_2_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I3_O)        0.124    19.332 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[23]_INST_0/O
                         net (fo=2, routed)           1.445    20.777    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[23]
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124    20.901 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[23]_INST_0/O
                         net (fo=32, routed)          2.670    23.571    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[23]
    SLICE_X36Y43         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[12][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.487ns  (logic 3.050ns (12.986%)  route 20.437ns (87.014%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.914 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/O[3]
                         net (fo=1, routed)           0.977    16.891    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[19]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.307    17.198 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.339    17.536    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124    17.660 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2/O
                         net (fo=3, routed)           1.737    19.398    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0/O
                         net (fo=1, routed)           0.810    20.332    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[19]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.124    20.456 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[19]_INST_0/O
                         net (fo=32, routed)          3.031    23.487    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[19]
    SLICE_X16Y47         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[31][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.451ns  (logic 3.050ns (13.006%)  route 20.401ns (86.994%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.914 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/O[3]
                         net (fo=1, routed)           0.977    16.891    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[19]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.307    17.198 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.339    17.536    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124    17.660 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2/O
                         net (fo=3, routed)           1.737    19.398    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0/O
                         net (fo=1, routed)           0.810    20.332    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[19]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.124    20.456 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[19]_INST_0/O
                         net (fo=32, routed)          2.995    23.451    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[19]
    SLICE_X17Y48         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[31][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[14][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.383ns  (logic 1.929ns (8.250%)  route 21.454ns (91.750%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/Q
                         net (fo=256, routed)         7.658     8.176    nolabel_line43/riscvTop_i/RegFile_0/inst/ra2[0]
    SLICE_X40Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.300 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.300    nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_6_n_0
    SLICE_X40Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     8.545 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.740     9.284    nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_1_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.298     9.582 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0/O
                         net (fo=2, routed)           1.699    11.282    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs2Val[4]
    SLICE_X24Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.406 f  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[4]_INST_0_i_4/O
                         net (fo=91, routed)          4.980    16.386    nolabel_line43/riscvTop_i/ExecStage_0/inst/bOut[4]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.510 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[16]_INST_0_i_9/O
                         net (fo=4, routed)           1.500    18.010    nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[16]_INST_0_i_9_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    18.134 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[10]_INST_0_i_6/O
                         net (fo=2, routed)           0.548    18.682    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToMem_reg[9]
    SLICE_X25Y31         LUT5 (Prop_lut5_I4_O)        0.124    18.806 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0_i_2/O
                         net (fo=3, routed)           0.912    19.718    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0_i_2_n_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    19.842 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0/O
                         net (fo=1, routed)           0.852    20.694    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[10]
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.124    20.818 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[10]_INST_0/O
                         net (fo=32, routed)          2.565    23.383    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[10]
    SLICE_X35Y38         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[7][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.334ns  (logic 1.929ns (8.267%)  route 21.405ns (91.733%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs2_reg[0]/Q
                         net (fo=256, routed)         7.658     8.176    nolabel_line43/riscvTop_i/RegFile_0/inst/ra2[0]
    SLICE_X40Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.300 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.300    nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_6_n_0
    SLICE_X40Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     8.545 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.740     9.284    nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0_i_1_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.298     9.582 f  nolabel_line43/riscvTop_i/RegFile_0/inst/rd2[4]_INST_0/O
                         net (fo=2, routed)           1.699    11.282    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs2Val[4]
    SLICE_X24Y31         LUT4 (Prop_lut4_I0_O)        0.124    11.406 f  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[4]_INST_0_i_4/O
                         net (fo=91, routed)          4.980    16.386    nolabel_line43/riscvTop_i/ExecStage_0/inst/bOut[4]
    SLICE_X15Y36         LUT6 (Prop_lut6_I5_O)        0.124    16.510 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[16]_INST_0_i_9/O
                         net (fo=4, routed)           1.500    18.010    nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[16]_INST_0_i_9_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124    18.134 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/aluToRegFile[10]_INST_0_i_6/O
                         net (fo=2, routed)           0.548    18.682    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToMem_reg[9]
    SLICE_X25Y31         LUT5 (Prop_lut5_I4_O)        0.124    18.806 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0_i_2/O
                         net (fo=3, routed)           0.912    19.718    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0_i_2_n_0
    SLICE_X26Y31         LUT5 (Prop_lut5_I3_O)        0.124    19.842 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[10]_INST_0/O
                         net (fo=1, routed)           0.852    20.694    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[10]
    SLICE_X28Y35         LUT5 (Prop_lut5_I4_O)        0.124    20.818 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[10]_INST_0/O
                         net (fo=32, routed)          2.516    23.334    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[10]
    SLICE_X37Y38         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[14][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.329ns  (logic 3.050ns (13.074%)  route 20.279ns (86.926%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/C
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line43/riscvTop_i/Decode_0/inst/rs1_reg[0]/Q
                         net (fo=256, routed)         8.843     9.361    nolabel_line43/riscvTop_i/RegFile_0/inst/ra1[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.485    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_8_n_0
    SLICE_X29Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.702 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.791    10.493    nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0_i_2_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    10.792 r  nolabel_line43/riscvTop_i/RegFile_0/inst/rd1[9]_INST_0/O
                         net (fo=2, routed)           1.996    12.788    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/rs1Val[9]
    SLICE_X13Y32         LUT3 (Prop_lut3_I1_O)        0.124    12.912 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut0_carry__1_i_3/O
                         net (fo=17, routed)          1.913    14.825    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aOut[6]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.949 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.949    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_i_3_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.482 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.482    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__1_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.599 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.599    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__2_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.914 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluOut1_carry__3/O[3]
                         net (fo=1, routed)           0.977    16.891    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/data1[19]
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.307    17.198 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.339    17.536    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_5_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124    17.660 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2/O
                         net (fo=3, routed)           1.737    19.398    nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0_i_2_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I3_O)        0.124    19.522 r  nolabel_line43/riscvTop_i/ExecStage_0/inst/alu/aluToRegFile[19]_INST_0/O
                         net (fo=1, routed)           0.810    20.332    nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/aluVal[19]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.124    20.456 r  nolabel_line43/riscvTop_i/RegFileWriteArbiter_0/inst/regFileWriteData[19]_INST_0/O
                         net (fo=32, routed)          2.873    23.329    nolabel_line43/riscvTop_i/RegFile_0/inst/wd[19]
    SLICE_X14Y46         FDRE                                         r  nolabel_line43/riscvTop_i/RegFile_0/inst/regfile_reg[14][19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[1]/C
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[1]/Q
                         net (fo=1, routed)           0.059     0.187    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[1]
    SLICE_X19Y27         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[10]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[10]/Q
                         net (fo=1, routed)           0.105     0.233    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[10]
    SLICE_X12Y33         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[24]/C
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[24]/Q
                         net (fo=1, routed)           0.105     0.233    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[24]
    SLICE_X13Y36         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[17]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[17]/Q
                         net (fo=1, routed)           0.101     0.242    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[17]
    SLICE_X13Y33         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[9]/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[9]/Q
                         net (fo=1, routed)           0.119     0.247    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[9]
    SLICE_X10Y27         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[0]/C
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[0]
    SLICE_X22Y26         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[31]/C
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[31]/Q
                         net (fo=1, routed)           0.110     0.251    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[31]
    SLICE_X14Y37         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/Decode_0/inst/memOp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/ExecStage_0/inst/memOp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.426%)  route 0.118ns (45.574%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/Decode_0/inst/memOp_reg[1]/C
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line43/riscvTop_i/Decode_0/inst/memOp_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    nolabel_line43/riscvTop_i/ExecStage_0/inst/memOpIn[1]
    SLICE_X14Y29         FDRE                                         r  nolabel_line43/riscvTop_i/ExecStage_0/inst/memOp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[11]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[11]/Q
                         net (fo=1, routed)           0.113     0.261    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[11]
    SLICE_X12Y33         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE                         0.000     0.000 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[21]/C
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line43/riscvTop_i/FetchLatch_0/inst/pc_reg[21]/Q
                         net (fo=1, routed)           0.102     0.266    nolabel_line43/riscvTop_i/Decode_0/inst/pc_in[21]
    SLICE_X12Y36         FDRE                                         r  nolabel_line43/riscvTop_i/Decode_0/inst/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------





