{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525897617083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525897617083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 17:26:56 2018 " "Processing started: Wed May 09 17:26:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525897617083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525897617083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio08_2 -c Laboratorio08_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525897617083 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525897617396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/hextossd/hextossd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexToSSD-HexToSSD " "Found design unit 1: HexToSSD-HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617847 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexToSSD " "Found entity 1: HexToSSD" {  } { { "../share/HexToSSD/HexToSSD.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/HexToSSD/HexToSSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525897617847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/vhdl/share/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617850 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../share/debouncer/debouncer.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/debouncer/debouncer.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525897617850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/vhdl/share/own_library.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /altera/13.0sp1/vhdl/share/own_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 own_library " "Found design unit 1: own_library" {  } { { "../share/own_library.vhd" "" { Text "C:/altera/13.0sp1/VHDL/share/own_library.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525897617852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio08_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file laboratorio08_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Laboratorio08_2-Laboratorio08_2 " "Found design unit 1: Laboratorio08_2-Laboratorio08_2" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Laboratorio08_2 " "Found entity 1: Laboratorio08_2" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525897617855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525897617855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Laboratorio08_2 " "Elaborating entity \"Laboratorio08_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525897617887 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startGamePressed Laboratorio08_2.vhd(66) " "VHDL Process Statement warning at Laboratorio08_2.vhd(66): signal \"startGamePressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525897617891 "|Laboratorio08_2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputPressed Laboratorio08_2.vhd(83) " "VHDL Process Statement warning at Laboratorio08_2.vhd(83): signal \"inputPressed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1525897617891 "|Laboratorio08_2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "btnNotPressed Laboratorio08_2.vhd(83) " "HDL error at Laboratorio08_2.vhd(83): can't infer register for \"btnNotPressed\" because its behavior does not match any supported register model" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 83 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1525897617894 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btnNotPressed Laboratorio08_2.vhd(63) " "Inferred latch for \"btnNotPressed\" at Laboratorio08_2.vhd(63)" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525897617894 "|Laboratorio08_2"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "gameRunning Laboratorio08_2.vhd(71) " "HDL error at Laboratorio08_2.vhd(71): can't infer register for \"gameRunning\" because its behavior does not match any supported register model" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 71 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "Quartus II" 0 -1 1525897617894 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "gameRunning Laboratorio08_2.vhd(83) " "Can't infer register for \"gameRunning\" at Laboratorio08_2.vhd(83) because it does not hold its value outside the clock edge" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1525897617894 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Laboratorio08_2.vhd(66) " "HDL error at Laboratorio08_2.vhd(66): couldn't implement registers for assignments on this clock edge" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 66 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1525897617895 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Laboratorio08_2.vhd(71) " "HDL error at Laboratorio08_2.vhd(71): couldn't implement registers for assignments on this clock edge" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 71 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1525897617895 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Laboratorio08_2.vhd(83) " "HDL error at Laboratorio08_2.vhd(83): couldn't implement registers for assignments on this clock edge" {  } { { "Laboratorio08_2.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Laboratorio08_2/Laboratorio08_2.vhd" 83 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1525897617895 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1525897617897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525897617983 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 09 17:26:57 2018 " "Processing ended: Wed May 09 17:26:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525897617983 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525897617983 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525897617983 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525897617983 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 3 s " "Quartus II Full Compilation was unsuccessful. 9 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525897618603 ""}
