Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 11:07:51 2017
| Host         : Dc_Wang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HDMI_display_Demon_timing_summary_routed.rpt -rpx HDMI_display_Demon_timing_summary_routed.rpx
| Design       : HDMI_display_Demon
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.693        0.000                      0                  259        0.156        0.000                      0                  259        0.538        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.693        0.000                      0                  259        0.156        0.000                      0                  259        6.234        0.000                       0                   159  
  clk_out2_clk_wiz_0                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.416ns (30.986%)  route 3.154ns (69.014%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 12.159 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X41Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.202 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.669     0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     0.591 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          0.904     1.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.150     1.645 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.698     2.343    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.360     2.703 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           0.883     3.586    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I1_O)        0.326     3.912 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.912    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[2]_i_1__0_n_0
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.557    12.159    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]/C
                         clock pessimism              0.587    12.746    
                         clock uncertainty           -0.172    12.574    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.031    12.605    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.709ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.416ns (31.112%)  route 3.135ns (68.888%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 12.159 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X41Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.202 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.669     0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     0.591 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          0.904     1.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.150     1.645 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.698     2.343    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.360     2.703 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           0.864     3.567    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I3_O)        0.326     3.893 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.893    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1]_i_1__0_n_0
    SLICE_X39Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.557    12.159    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
                         clock pessimism              0.587    12.746    
                         clock uncertainty           -0.172    12.574    
    SLICE_X39Y85         FDRE (Setup_fdre_C_D)        0.029    12.603    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  8.709    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.952ns (21.444%)  route 3.488ns (78.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 12.151 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.727    -0.666    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X41Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.210 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[0]/Q
                         net (fo=3, routed)           1.004     0.794    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d[0]
    SLICE_X40Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.918 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[5]_i_2/O
                         net (fo=10, routed)          0.891     1.809    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[5]_i_2_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I3_O)        0.124     1.933 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[4]_i_9/O
                         net (fo=2, routed)           0.970     2.903    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[4]_i_9_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I3_O)        0.124     3.027 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[3]_i_3__1/O
                         net (fo=1, routed)           0.623     3.650    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[3]_i_3__1_n_0
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.124     3.774 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.774    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t[3]
    SLICE_X41Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.549    12.151    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X41Y77         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3]/C
                         clock pessimism              0.625    12.776    
                         clock uncertainty           -0.172    12.604    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)        0.029    12.633    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.883ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.416ns (32.330%)  route 2.964ns (67.670%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 12.159 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X41Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.202 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.669     0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     0.591 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          0.904     1.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.150     1.645 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.698     2.343    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.360     2.703 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           0.693     3.396    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I2_O)        0.326     3.722 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.722    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_1__0_n_0
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.557    12.159    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]/C
                         clock pessimism              0.587    12.746    
                         clock uncertainty           -0.172    12.574    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.031    12.605    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -3.722    
  -------------------------------------------------------------------
                         slack                                  8.883    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.416ns (32.360%)  route 2.960ns (67.640%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 12.159 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X41Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.202 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.669     0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     0.591 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          0.904     1.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.150     1.645 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.698     2.343    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.360     2.703 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           0.689     3.392    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I2_O)        0.326     3.718 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     3.718    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.557    12.159    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]/C
                         clock pessimism              0.587    12.746    
                         clock uncertainty           -0.172    12.574    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.029    12.603    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.320ns (30.088%)  route 3.067ns (69.912%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 12.160 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X40Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.419    -0.239 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1]/Q
                         net (fo=8, routed)           1.299     1.060    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg_n_0_[1]
    SLICE_X41Y86         LUT2 (Prop_lut2_I0_O)        0.327     1.387 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0/O
                         net (fo=2, routed)           0.511     1.898    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[6]_i_2__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I4_O)        0.326     2.224 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0/O
                         net (fo=6, routed)           0.321     2.545    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3]_i_4__0_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     2.669 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_2__0/O
                         net (fo=1, routed)           0.936     3.605    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_2__0_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     3.729 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.729    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m[3]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.558    12.160    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X42Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]/C
                         clock pessimism              0.625    12.785    
                         clock uncertainty           -0.172    12.613    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.077    12.690    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             9.130ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.952ns (23.024%)  route 3.183ns (76.976%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 12.161 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.733    -0.660    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X39Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1]/Q
                         net (fo=10, routed)          1.320     1.116    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg_n_0_[1]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.240 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[1]_i_4__0/O
                         net (fo=1, routed)           0.452     1.692    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[1]_i_4__0_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3__0/O
                         net (fo=15, routed)          0.978     2.794    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[1]_i_3__0_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.124     2.918 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_4__0/O
                         net (fo=1, routed)           0.433     3.351    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_4__0_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.475 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.475    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[4]
    SLICE_X43Y87         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.559    12.161    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X43Y87         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                         clock pessimism              0.587    12.748    
                         clock uncertainty           -0.172    12.576    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.029    12.605    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  9.130    

Slack (MET) :             9.205ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.090ns (28.460%)  route 2.740ns (71.540%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 12.160 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.735    -0.658    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X41Y86         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.202 f  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1]/Q
                         net (fo=2, routed)           0.669     0.467    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1]
    SLICE_X41Y86         LUT3 (Prop_lut3_I1_O)        0.124     0.591 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0/O
                         net (fo=12, routed)          0.904     1.495    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[8]_i_1__0_n_0
    SLICE_X40Y85         LUT5 (Prop_lut5_I0_O)        0.150     1.645 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1/O
                         net (fo=6, routed)           0.698     2.343    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[3]_i_1_n_0
    SLICE_X40Y85         LUT3 (Prop_lut3_I0_O)        0.360     2.703 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0/O
                         net (fo=6, routed)           0.469     3.172    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[7]_i_1__0_n_0
    SLICE_X42Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.558    12.160    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X42Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]/C
                         clock pessimism              0.625    12.785    
                         clock uncertainty           -0.172    12.613    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)       -0.236    12.377    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[7]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                  9.205    

Slack (MET) :             9.221ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.202ns (29.446%)  route 2.880ns (70.554%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 12.156 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.727    -0.666    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.247 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/Q
                         net (fo=3, routed)           0.894     0.648    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.299     0.947 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[5]_i_2__0/O
                         net (fo=10, routed)          0.853     1.800    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[5]_i_2__0_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.152     1.952 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__1/O
                         net (fo=5, routed)           1.133     3.084    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__1_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.332     3.416 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2]_i_1__0_n_0
    SLICE_X39Y82         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.554    12.156    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y82         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
                         clock pessimism              0.624    12.780    
                         clock uncertainty           -0.172    12.608    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.029    12.637    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  9.221    

Slack (MET) :             9.224ns  (required time - arrival time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.202ns (29.453%)  route 2.879ns (70.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 12.156 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.727    -0.666    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.247 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/Q
                         net (fo=3, routed)           0.894     0.648    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]
    SLICE_X39Y81         LUT4 (Prop_lut4_I2_O)        0.299     0.947 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[5]_i_2__0/O
                         net (fo=10, routed)          0.853     1.800    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[5]_i_2__0_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.152     1.952 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__1/O
                         net (fo=5, routed)           1.132     3.083    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_5__1_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.332     3.415 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.415    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3]_i_1__1_n_0
    SLICE_X39Y82         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  clk_100M (IN)
                         net (fo=0)                   0.000    13.468    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         1.554    12.156    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y82         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
                         clock pessimism              0.624    12.780    
                         clock uncertainty           -0.172    12.608    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.031    12.639    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  9.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.584    -0.511    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X42Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.294    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg_n_0_[3]
    SLICE_X43Y85         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.249    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d[3]_i_1__1_n_0
    SLICE_X43Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.853    -0.744    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X43Y85         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]/C
                         clock pessimism              0.247    -0.498    
    SLICE_X43Y85         FDRE (Hold_fdre_C_D)         0.092    -0.406    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.392%)  route 0.150ns (44.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.579    -0.516    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[8]/Q
                         net (fo=5, routed)           0.150    -0.225    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/p_0_in
    SLICE_X42Y81         LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.180    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[8]_i_1__1_n_0
    SLICE_X42Y81         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.849    -0.748    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X42Y81         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X42Y81         FDSE (Hold_fdse_C_D)         0.121    -0.359    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_hdmi_data_gen/vsync_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.930%)  route 0.124ns (43.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.582    -0.513    u_hdmi_data_gen/clk_out1
    SLICE_X38Y84         FDRE                                         r  u_hdmi_data_gen/vsync_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  u_hdmi_data_gen/vsync_r_reg/Q
                         net (fo=2, routed)           0.124    -0.224    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/VGA_VS
    SLICE_X41Y83         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.851    -0.746    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X41Y83         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
                         clock pessimism              0.269    -0.478    
    SLICE_X41Y83         FDRE (Hold_fdre_C_D)         0.070    -0.408    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.355%)  route 0.133ns (41.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.579    -0.516    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X40Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[8]/Q
                         net (fo=13, routed)          0.133    -0.242    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/p_0_in
    SLICE_X42Y78         LUT5 (Prop_lut5_I2_O)        0.045    -0.197 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[3]_i_1__0_n_0
    SLICE_X42Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.846    -0.751    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X42Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.121    -0.382    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.366%)  route 0.109ns (32.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.578    -0.517    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X40Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.279    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg_n_0_[0]
    SLICE_X42Y78         LUT5 (Prop_lut5_I3_O)        0.098    -0.181 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.181    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d[0]_i_1__0_n_0
    SLICE_X42Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.846    -0.751    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X42Y78         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120    -0.383    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.426%)  route 0.158ns (45.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.583    -0.512    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X40Y83         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/Q
                         net (fo=11, routed)          0.158    -0.212    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd
    SLICE_X42Y82         LUT4 (Prop_lut4_I3_O)        0.048    -0.164 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.164    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_2_n_0
    SLICE_X42Y82         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.850    -0.747    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X42Y82         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X42Y82         FDSE (Hold_fdse_C_D)         0.131    -0.368    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.579    -0.516    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.388 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.319    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d[1]
    SLICE_X39Y81         LUT5 (Prop_lut5_I3_O)        0.099    -0.220 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.220    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[1]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.847    -0.750    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X39Y81         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]/C
                         clock pessimism              0.235    -0.516    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.091    -0.425    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.141ns (17.604%)  route 0.660ns (82.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.575    -0.520    u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    SLICE_X43Y74         FDPE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.379 r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.int_rst_reg/Q
                         net (fo=8, routed)           0.660     0.281    u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/RST
    OLOGIC_X0Y75         OSERDESE2                                    r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.843    -0.754    u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/PXLCLK_I
    OLOGIC_X0Y75         OSERDESE2                                    r  u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
                         clock pessimism              0.269    -0.486    
    OLOGIC_X0Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.073    u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.029%)  route 0.158ns (45.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.583    -0.512    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X40Y83         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/Q
                         net (fo=11, routed)          0.158    -0.212    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd
    SLICE_X42Y82         LUT5 (Prop_lut5_I3_O)        0.045    -0.167 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[2]_i_1_n_0
    SLICE_X42Y82         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.850    -0.747    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/PXLCLK_I
    SLICE_X42Y82         FDSE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
                         clock pessimism              0.249    -0.499    
    SLICE_X42Y82         FDSE (Hold_fdse_C_D)         0.120    -0.379    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.756%)  route 0.136ns (42.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.580    -0.515    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X40Y80         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1]/Q
                         net (fo=12, routed)          0.136    -0.237    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg_n_0_[1]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.192 r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[1]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  u_clk/inst/clkout1_buf/O
                         net (fo=157, routed)         0.847    -0.750    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/PXLCLK_I
    SLICE_X40Y79         FDRE                                         r  u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.092    -0.410    u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   u_clk/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y81     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y78     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y75     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X41Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X40Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X39Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X38Y81     u_HDMI/U0/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   u_clk/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y82     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y81     u_HDMI/U0/Inst_DVITransmitter/Inst_d0_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y84     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y83     u_HDMI/U0/Inst_DVITransmitter/Inst_d1_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y78     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y77     u_HDMI/U0/Inst_DVITransmitter/Inst_d2_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y76     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y75     u_HDMI/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_clk/inst/mmcm_adv_inst/CLKFBOUT



