
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035987                       # Number of seconds simulated
sim_ticks                                 35987479887                       # Number of ticks simulated
final_tick                               563903736546                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 285254                       # Simulator instruction rate (inst/s)
host_op_rate                                   359893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3103700                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907688                       # Number of bytes of host memory used
host_seconds                                 11595.02                       # Real time elapsed on the host
sim_insts                                  3307529848                       # Number of instructions simulated
sim_ops                                    4172963098                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       589824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       467968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2194176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1490304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1490304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4608                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3656                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17142                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11643                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11643                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31424262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16389700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13003634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60970538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             152942                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41411736                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41411736                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41411736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31424262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16389700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13003634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              102382273                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86300912                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31075428                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25275865                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077204                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13186269                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12243292                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3192295                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91638                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34372501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169714633                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31075428                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15435587                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35644992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10659589                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5723552                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16794769                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84287720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48642728     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1913515      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2487421      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3782531      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3664852      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2792968      3.31%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1658495      1.97%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2497097      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16848113     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84287720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360082                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.966545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35515525                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5607575                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34349380                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268801                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8546433                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5272342                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203005661                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8546433                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37385902                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1040628                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1829411                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32703855                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781486                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197110915                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          849                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1201863                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873927                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274623841                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917967786                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917967786                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103874732                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41811                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23572                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7865562                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18263715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9688014                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       188039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3256166                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183204701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39682                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147591097                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274935                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59590677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181109700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6346                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84287720                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29459367     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18464558     21.91%     56.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952604     14.18%     71.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8119274      9.63%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7607696      9.03%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4058335      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2985422      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       895194      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       745270      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84287720                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725726     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             9      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149803     14.29%     83.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173057     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122818712     83.22%     83.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084864      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14563600      9.87%     94.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8107252      5.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147591097                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710192                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048595                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380793436                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242835889                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143438286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148639692                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498197                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6995781                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2267                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2465565                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          595                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8546433                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         620169                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97875                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183244383                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1193514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18263715                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9688014                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23014                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1171728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2443139                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144747966                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706977                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843123                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21630071                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20273990                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7923094                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677247                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143476047                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143438286                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92148958                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258769251                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662071                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356105                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60340183                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2111504                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75741287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622687                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29368665     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21690148     28.64%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7983455     10.54%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4571388      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3819730      5.04%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1896656      2.50%     91.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1859029      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800901      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3751315      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75741287                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3751315                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255234578                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375040148                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2013192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863009                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863009                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158736                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158736                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651368216                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198117976                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187526819                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86300912                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31730997                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25869541                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2122239                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13165810                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12382066                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3420888                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93583                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31737220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174286243                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31730997                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15802954                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38700989                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11266800                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5257589                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15668694                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1032074                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84814271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46113282     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2558522      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4770450      5.62%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4771114      5.63%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2954230      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2363015      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1473313      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1381870      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18428475     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84814271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367679                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019518                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33094048                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5197597                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37178099                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228612                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9115904                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5367588                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2585                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     209088316                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12976                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9115904                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35500539                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1009882                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       894854                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34954245                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3338837                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201615452                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1390320                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1020098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283178187                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    940502790                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    940502790                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175028992                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108149174                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35906                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9286994                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18652302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9513439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119430                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3337761                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190064838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151372763                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       298191                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64309191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196691740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84814271                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784756                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28926749     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18462183     21.77%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12241258     14.43%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8002571      9.44%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8420433      9.93%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4055392      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3226464      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       730893      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       748328      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84814271                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         944279     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        179745     13.81%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177642     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126622081     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2033495      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17234      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14643962      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8055991      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151372763                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754011                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1301666                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389159650                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254408827                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147907482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152674429                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       472947                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7241861                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2284939                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9115904                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         517229                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90482                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190099307                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       376101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18652302                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9513439                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17234                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70820                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1325037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2504740                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149369580                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13970586                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2003179                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21837430                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21178867                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7866844                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730800                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147953870                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147907482                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94265136                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        270546199                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713858                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101936595                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125514404                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64585362                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2145534                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75698367                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150121                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28593769     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21265120     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8834014     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4402926      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4396088      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1778331      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1786539      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955403      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3686177      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75698367                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101936595                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125514404                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18638932                       # Number of memory references committed
system.switch_cpus1.commit.loads             11410432                       # Number of loads committed
system.switch_cpus1.commit.membars              17234                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18116691                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113078954                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2588816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3686177                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262111956                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389321464                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1486641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101936595                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125514404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101936595                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846614                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846614                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181176                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181176                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670967314                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205491203                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192075652                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34468                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86300912                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32392880                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26428150                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2159387                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13669548                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12777938                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3347538                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94908                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33548496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             175944055                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32392880                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16125476                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38153767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11268535                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5219693                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16331866                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       829432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86013281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47859514     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3115992      3.62%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4698911      5.46%     64.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3253296      3.78%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2286446      2.66%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2229446      2.59%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1337668      1.56%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2870416      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18361592     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86013281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375348                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038728                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34510866                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5452251                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36427429                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       531664                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9091069                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5456930                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     210698397                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9091069                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36427340                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         502595                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2173024                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35003695                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2815553                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     204446101                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1180845                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    286692867                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    951690960                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    951690960                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176657248                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110035588                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36885                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17609                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8363006                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18748748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9600642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113999                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2955810                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190589658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        152290668                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302623                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63503577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194258097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86013281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770548                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916680                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30884948     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17137255     19.92%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12445887     14.47%     70.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8235453      9.57%     79.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8292130      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4002118      4.65%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3539884      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       667982      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       807624      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86013281                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         829795     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164377     14.09%     85.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       172663     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127387233     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1923302      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17550      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14964754      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7997829      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     152290668                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764647                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1166835                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007662                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    392064074                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254128783                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148081444                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153457503                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       476952                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7269517                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2300781                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9091069                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         259882                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49850                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190624823                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18748748                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9600642                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17609                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1313299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2490979                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149493858                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13986491                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2796809                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21790308                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21255609                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7803817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732240                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148145170                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148081444                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95939017                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        272587094                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715873                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351957                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102714025                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126609880                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64015148                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2176787                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76922212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645947                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29540330     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21974306     28.57%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8300924     10.79%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4651439      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3939369      5.12%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760976      2.29%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1685961      2.19%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1149969      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3918938      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76922212                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102714025                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126609880                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18779092                       # Number of memory references committed
system.switch_cpus2.commit.loads             11479231                       # Number of loads committed
system.switch_cpus2.commit.membars              17550                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18369822                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113981475                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2618695                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3918938                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263628302                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390346921                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 287631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102714025                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126609880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102714025                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840206                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840206                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190185                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190185                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       671409427                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205952563                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193696472                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35100                       # number of misc regfile writes
system.l20.replacements                          8848                       # number of replacements
system.l20.tagsinuse                     10239.968542                       # Cycle average of tags in use
system.l20.total_refs                          554292                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19088                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.038768                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          567.021689                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898633                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3785.019173                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5880.029047                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369631                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574222                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43430                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43430                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25387                       # number of Writeback hits
system.l20.Writeback_hits::total                25387                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43430                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43430                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43430                       # number of overall hits
system.l20.overall_hits::total                  43430                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8828                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8841                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8835                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8835                       # number of overall misses
system.l20.overall_misses::total                 8848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1091150952                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1092286310                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       674258                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       674258                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1091825210                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1092960568                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1091825210                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1092960568                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52258                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52271                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25387                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25387                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            7                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52265                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52278                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52265                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52278                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168931                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169138                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169042                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169249                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169042                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169249                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 123601.149977                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 123547.823776                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 96322.571429                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 96322.571429                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 123579.537068                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 123526.284810                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 123579.537068                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 123526.284810                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5925                       # number of writebacks
system.l20.writebacks::total                     5925                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8828                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8841                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1007887575                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1008899850                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       608046                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       608046                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1008495621                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1009507896                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1008495621                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1009507896                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168931                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169138                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169042                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169249                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169042                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169249                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114169.412664                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114116.033254                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 86863.714286                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 86863.714286                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114147.778268                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114094.472875                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114147.778268                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114094.472875                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4623                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371765                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14863                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.012783                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.630709                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.660412                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2161.124062                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7750.584817                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030823                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001236                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.211047                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.756893                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35000                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35000                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10554                       # number of Writeback hits
system.l21.Writeback_hits::total                10554                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35000                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35000                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35000                       # number of overall hits
system.l21.overall_hits::total                  35000                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4608                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4622                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4608                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4622                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4608                       # number of overall misses
system.l21.overall_misses::total                 4622                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1913070                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    594207194                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      596120264                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1913070                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    594207194                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       596120264                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1913070                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    594207194                       # number of overall miss cycles
system.l21.overall_miss_latency::total      596120264                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39608                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39622                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10554                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10554                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39608                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39622                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39608                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39622                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116340                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116652                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116340                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116652                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116340                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116652                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128951.213976                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128974.527045                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128951.213976                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128974.527045                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 136647.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128951.213976                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128974.527045                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3304                       # number of writebacks
system.l21.writebacks::total                     3304                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4608                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4622                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4608                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4622                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4608                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4622                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    550786967                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    552569417                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    550786967                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    552569417                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1782450                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    550786967                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    552569417                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116340                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116652                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116340                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116652                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116340                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116652                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119528.421658                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119552.015794                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119528.421658                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119552.015794                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 127317.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119528.421658                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119552.015794                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3672                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335136                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15960                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.998496                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          692.987390                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995612                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1747.824113                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.531737                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9826.661148                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056395                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142238                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799696                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30267                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30267                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9923                       # number of Writeback hits
system.l22.Writeback_hits::total                 9923                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30267                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30267                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30267                       # number of overall hits
system.l22.overall_hits::total                  30267                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3656                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3672                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3656                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3672                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3656                       # number of overall misses
system.l22.overall_misses::total                 3672                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2385964                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    468431192                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      470817156                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2385964                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    468431192                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       470817156                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2385964                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    468431192                       # number of overall miss cycles
system.l22.overall_miss_latency::total      470817156                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33923                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33939                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9923                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9923                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33923                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33939                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33923                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33939                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107773                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108194                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107773                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108194                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107773                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108194                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128126.693654                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128218.179739                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128126.693654                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128218.179739                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 149122.750000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128126.693654                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128218.179739                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2414                       # number of writebacks
system.l22.writebacks::total                     2414                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3656                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3672                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3656                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3672                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3656                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3672                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    433988829                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    436223533                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    433988829                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    436223533                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2234704                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    433988829                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    436223533                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107773                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108194                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107773                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108194                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107773                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108194                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118705.916028                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118797.258442                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118705.916028                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118797.258442                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       139669                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118705.916028                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118797.258442                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016802367                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2050004.772177                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16794750                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16794750                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16794750                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16794750                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16794750                       # number of overall hits
system.cpu0.icache.overall_hits::total       16794750                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16794769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16794769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16794769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16794769                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16794769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16794769                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52265                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173620831                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52521                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.741151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.267331                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.732669                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911201                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088799                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10430019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10430019                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183351                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17623                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17613370                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17613370                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17613370                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17613370                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131795                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131795                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4751                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136546                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136546                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6432563462                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6432563462                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    494749730                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    494749730                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6927313192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6927313192                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6927313192                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6927313192                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10561814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10561814                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17749916                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17749916                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17749916                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17749916                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012478                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012478                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000661                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000661                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48807.340658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48807.340658                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104135.914544                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104135.914544                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50732.450544                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50732.450544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50732.450544                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50732.450544                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2669271                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             30                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 88975.700000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25387                       # number of writebacks
system.cpu0.dcache.writebacks::total            25387                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        79537                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        79537                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4744                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4744                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84281                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84281                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84281                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52258                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52258                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52265                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52265                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52265                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52265                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1455946003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1455946003                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       681258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       681258                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1456627261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1456627261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1456627261                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1456627261                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27860.729515                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27860.729515                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 97322.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97322.571429                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27870.032737                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27870.032737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27870.032737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27870.032737                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996517                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015418938                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193129.455724                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996517                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15668677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15668677                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15668677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15668677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15668677                       # number of overall hits
system.cpu1.icache.overall_hits::total       15668677                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2568547                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2568547                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2568547                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2568547                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15668694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15668694                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15668694                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15668694                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15668694                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15668694                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       151091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       151091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       151091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       151091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1927070                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1927070                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1927070                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 137647.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 137647.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39608                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169499946                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39864                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4251.955298                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.546914                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.453086                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904480                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095520                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10660090                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10660090                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7194585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7194585                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17234                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17234                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17854675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17854675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17854675                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17854675                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102375                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102375                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102375                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102375                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102375                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4601126318                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4601126318                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4601126318                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4601126318                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4601126318                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4601126318                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10762465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10762465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7194585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7194585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17957050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17957050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17957050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17957050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009512                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44943.846818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44943.846818                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44943.846818                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44943.846818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44943.846818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44943.846818                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10554                       # number of writebacks
system.cpu1.dcache.writebacks::total            10554                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        62767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        62767                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        62767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        62767                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        62767                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        62767                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39608                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39608                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    824591519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    824591519                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    824591519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    824591519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    824591519                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    824591519                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20818.812336                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20818.812336                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20818.812336                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20818.812336                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20818.812336                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20818.812336                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995608                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019476112                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206658.251082                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995608                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025634                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16331846                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16331846                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16331846                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16331846                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16331846                       # number of overall hits
system.cpu2.icache.overall_hits::total       16331846                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3084498                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3084498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3084498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3084498                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16331866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16331866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16331866                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16331866                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16331866                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16331866                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154224.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154224.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154224.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2401964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2401964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2401964                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150122.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150122.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33923                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164597876                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34179                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4815.760438                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.665440                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.334560                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10646744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10646744                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7264761                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7264761                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17579                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17579                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17550                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17550                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17911505                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17911505                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17911505                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17911505                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68251                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68251                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68251                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68251                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68251                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68251                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2220068503                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2220068503                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2220068503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2220068503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2220068503                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2220068503                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10714995                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10714995                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7264761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7264761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17550                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17979756                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17979756                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17979756                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17979756                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003796                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32527.999634                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32527.999634                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32527.999634                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32527.999634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32527.999634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32527.999634                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9923                       # number of writebacks
system.cpu2.dcache.writebacks::total             9923                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34328                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34328                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34328                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34328                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33923                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33923                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33923                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    707131562                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    707131562                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    707131562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    707131562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    707131562                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    707131562                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20845.195354                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20845.195354                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20845.195354                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20845.195354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20845.195354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20845.195354                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
