;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, @101
	DJN -1, @-20
	SUB -12, 0
	SUB -10, 0
	ADD #312, @252
	DAT <312, <252
	JMP <121, 106
	SUB -12, 0
	SUB 0, @101
	SUB 12, @10
	CMP 0, @101
	ADD #12, @-12
	ADD #12, @-12
	SUB 2, @100
	SLT 15, 100
	SUB 12, @10
	DJN -1, @-20
	CMP 2, @100
	ADD #12, @-12
	SLT -10, 0
	ADD #312, @252
	SUB @0, @0
	ADD #12, @-12
	SUB @0, @0
	SUB -12, 0
	SUB -12, 0
	SUB -10, 0
	SUB -10, 0
	ADD #312, @252
	SLT -10, 0
	SUB -12, 0
	SUB -65, @1
	SUB -65, @1
	SUB -65, @1
	SLT 15, 100
	SUB -65, @1
	JMP 6, #-0
	SUB #72, @201
	ADD #12, @-12
	SLT 15, 100
	SLT 15, 100
	SUB -65, @1
	DAT <120, #320
	CMP -207, <-122
	DAT <120, #320
	MOV -7, <-20
	DAT <120, #320
