

================================================================
== Vivado HLS Report for 'matrixmul_1D'
================================================================
* Date:           Fri Jun  3 03:45:14 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  100805|  100805|  100805|  100805|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  66048|  66048|       258|          -|          -|   256|    no    |
        | + Loop 1.1      |    256|    256|         2|          -|          -|   128|    no    |
        |- Loop 2         |     24|     24|         8|          -|          -|     3|    no    |
        | + Loop 2.1      |      6|      6|         2|          -|          -|     3|    no    |
        |- Loop 3         |     24|     24|         8|          -|          -|     3|    no    |
        | + Loop 3.1      |      6|      6|         2|          -|          -|     3|    no    |
        |- Loop 4         |   1680|   1680|       210|          -|          -|     8|    no    |
        | + Loop 4.1      |    208|    208|        26|          -|          -|     8|    no    |
        |  ++ Loop 4.1.1  |     24|     24|         3|          -|          -|     8|    no    |
        |- Loop 5         |  33024|  33024|       258|          -|          -|   128|    no    |
        | + Loop 5.1      |    256|    256|         2|          -|          -|   128|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	5  / (exitcond7)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond5)
	8  / (exitcond5)
6 --> 
	7  / (!exitcond4)
	5  / (exitcond4)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond3)
	11  / (exitcond3)
9 --> 
	10  / (!exitcond2)
	8  / (exitcond2)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond8)
	16  / (exitcond8)
12 --> 
	13  / (!exitcond9)
	11  / (exitcond9)
13 --> 
	14  / (!exitcond10)
	12  / (exitcond10)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	17  / (!exitcond1)
17 --> 
	18  / (!exitcond)
	16  / (exitcond)
18 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32768 x i8]* %Input_orign) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %AB) nounwind, !map !13"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @matrixmul_1D_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%Input = alloca [32768 x i8], align 1" [HW2_2_HLS/1DmatrixMul.cpp:8]   --->   Operation 22 'alloca' 'Input' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%A = alloca [16384 x i8], align 1" [HW2_2_HLS/1DmatrixMul.cpp:9]   --->   Operation 23 'alloca' 'A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%B = alloca [16384 x i8], align 1" [HW2_2_HLS/1DmatrixMul.cpp:10]   --->   Operation 24 'alloca' 'B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%AB_2D = alloca [16384 x i19], align 4" [HW2_2_HLS/1DmatrixMul.cpp:11]   --->   Operation 25 'alloca' 'AB_2D' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader22" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i3 = phi i9 [ 0, %.preheader24.preheader ], [ %i, %.preheader22.loopexit ]"   --->   Operation 27 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "%exitcond7 = icmp eq i9 %i3, -256" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 28 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%i = add i9 %i3, 1" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader20.preheader, label %.preheader21.preheader" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i3, i7 0)" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i16 %tmp_1 to i17" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 33 'zext' 'tmp_2_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader21" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 34 'br' <Predicate = (!exitcond7)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader20" [HW2_2_HLS/1DmatrixMul.cpp:32]   --->   Operation 35 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i8 [ %j_1, %0 ], [ 0, %.preheader21.preheader ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.55ns)   --->   "%exitcond6 = icmp eq i8 %j, -128" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 37 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j, 1" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 39 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader22.loopexit, label %0" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %i3 to i8" [HW2_2_HLS/1DmatrixMul.cpp:26]   --->   Operation 41 'trunc' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp, i8 %j)" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 42 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = zext i16 %tmp_4 to i64" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 43 'zext' 'tmp_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%Input_orign_addr = getelementptr [32768 x i8]* %Input_orign, i64 0, i64 %tmp_5" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 44 'getelementptr' 'Input_orign_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%Input_orign_load = load i8* %Input_orign_addr, align 1" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 45 'load' 'Input_orign_load' <Predicate = (!exitcond6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %j to i17" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 46 'zext' 'tmp_6_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.07ns)   --->   "%tmp_3 = add i17 %tmp_6_cast, %tmp_2_cast" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 47 'add' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader22"   --->   Operation 48 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%Input_orign_load = load i8* %Input_orign_addr, align 1" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 49 'load' 'Input_orign_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i17 %tmp_3 to i64" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 50 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%Input_addr = getelementptr [32768 x i8]* %Input, i64 0, i64 %tmp_3_cast" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 51 'getelementptr' 'Input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.25ns)   --->   "store i8 %Input_orign_load, i8* %Input_addr, align 1" [HW2_2_HLS/1DmatrixMul.cpp:28]   --->   Operation 52 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader21" [HW2_2_HLS/1DmatrixMul.cpp:27]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%i4 = phi i2 [ %i_1, %.preheader20.loopexit ], [ 0, %.preheader20.preheader ]"   --->   Operation 54 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.95ns)   --->   "%exitcond5 = icmp eq i2 %i4, -1" [HW2_2_HLS/1DmatrixMul.cpp:32]   --->   Operation 55 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i4, 1" [HW2_2_HLS/1DmatrixMul.cpp:32]   --->   Operation 57 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader18.preheader, label %.preheader19.preheader" [HW2_2_HLS/1DmatrixMul.cpp:32]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader19" [HW2_2_HLS/1DmatrixMul.cpp:33]   --->   Operation 59 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader18" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 60 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%j5 = phi i2 [ %j_2, %1 ], [ 0, %.preheader19.preheader ]"   --->   Operation 61 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.95ns)   --->   "%exitcond4 = icmp eq i2 %j5, -1" [HW2_2_HLS/1DmatrixMul.cpp:33]   --->   Operation 62 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.56ns)   --->   "%j_2 = add i2 %j5, 1" [HW2_2_HLS/1DmatrixMul.cpp:33]   --->   Operation 64 'add' 'j_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader20.loopexit, label %1" [HW2_2_HLS/1DmatrixMul.cpp:33]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i5.i2(i2 %i4, i5 0, i2 %j5)" [HW2_2_HLS/1DmatrixMul.cpp:32]   --->   Operation 66 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = zext i9 %tmp_7 to i64" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 67 'zext' 'tmp_8' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%Input_addr_1 = getelementptr [32768 x i8]* %Input, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 68 'getelementptr' 'Input_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 69 'load' 'Input_load' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader20"   --->   Operation 70 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp_8" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 71 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%Input_load = load i8* %Input_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 72 'load' 'Input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_7 : Operation 73 [1/1] (3.25ns)   --->   "store i8 %Input_load, i8* %A_addr, align 1" [HW2_2_HLS/1DmatrixMul.cpp:34]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader19" [HW2_2_HLS/1DmatrixMul.cpp:33]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%i6 = phi i2 [ %i_2, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 75 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %i6, -1" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 76 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 77 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i6, 1" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 78 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader15.preheader, label %.preheader17.preheader" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul.cpp:38]   --->   Operation 80 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_8 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader15" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 81 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%j7 = phi i2 [ %j_3, %2 ], [ 0, %.preheader17.preheader ]"   --->   Operation 82 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %j7, -1" [HW2_2_HLS/1DmatrixMul.cpp:38]   --->   Operation 83 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.56ns)   --->   "%j_3 = add i2 %j7, 1" [HW2_2_HLS/1DmatrixMul.cpp:38]   --->   Operation 85 'add' 'j_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader18.loopexit, label %2" [HW2_2_HLS/1DmatrixMul.cpp:38]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i6.i2.i5.i2(i6 -32, i2 %i6, i5 0, i2 %j7)" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 87 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = zext i15 %tmp_9 to i64" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 88 'zext' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%Input_addr_2 = getelementptr [32768 x i8]* %Input, i64 0, i64 %tmp_2" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 89 'getelementptr' 'Input_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_2, align 1" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 90 'load' 'Input_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 91 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i5.i2(i2 %i6, i5 0, i2 %j7)" [HW2_2_HLS/1DmatrixMul.cpp:37]   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_10 = zext i9 %tmp_6 to i64" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 93 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_10" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 94 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/2] (3.25ns)   --->   "%Input_load_1 = load i8* %Input_addr_2, align 1" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 95 'load' 'Input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_10 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %Input_load_1, i8* %B_addr, align 1" [HW2_2_HLS/1DmatrixMul.cpp:39]   --->   Operation 96 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader17" [HW2_2_HLS/1DmatrixMul.cpp:38]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%i8 = phi i4 [ %i_3, %.preheader15.loopexit ], [ 0, %.preheader15.preheader ]"   --->   Operation 98 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (1.30ns)   --->   "%exitcond8 = icmp eq i4 %i8, -8" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 99 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 100 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i8, 1" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 101 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader11.preheader, label %.preheader13.preheader" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (1.76ns)   --->   "br label %.preheader13" [HW2_2_HLS/1DmatrixMul.cpp:45]   --->   Operation 103 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_11 : Operation 104 [1/1] (1.76ns)   --->   "br label %.preheader11" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 104 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%j9 = phi i4 [ %j_5, %6 ], [ 0, %.preheader13.preheader ]"   --->   Operation 105 'phi' 'j9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.30ns)   --->   "%exitcond9 = icmp eq i4 %j9, -8" [HW2_2_HLS/1DmatrixMul.cpp:45]   --->   Operation 106 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.73ns)   --->   "%j_5 = add i4 %j9, 1" [HW2_2_HLS/1DmatrixMul.cpp:45]   --->   Operation 108 'add' 'j_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader15.loopexit, label %3" [HW2_2_HLS/1DmatrixMul.cpp:45]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4(i4 %i8, i3 0, i4 %j9)" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 110 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_17 = zext i11 %tmp_13 to i64" [HW2_2_HLS/1DmatrixMul.cpp:46]   --->   Operation 111 'zext' 'tmp_17' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%AB_2D_addr = getelementptr [16384 x i19]* %AB_2D, i64 0, i64 %tmp_17" [HW2_2_HLS/1DmatrixMul.cpp:46]   --->   Operation 112 'getelementptr' 'AB_2D_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (1.76ns)   --->   "br label %4" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 113 'br' <Predicate = (!exitcond9)> <Delay = 1.76>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader15"   --->   Operation 114 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 3.25>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%k = phi i4 [ 0, %3 ], [ %k_1, %5 ]"   --->   Operation 115 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%sum = phi i19 [ 0, %3 ], [ %sum_1, %5 ]"   --->   Operation 116 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (1.30ns)   --->   "%exitcond10 = icmp eq i4 %k, -8" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 117 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.73ns)   --->   "%k_1 = add i4 %k, 1" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 119 'add' 'k_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %6, label %5" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4(i4 %i8, i3 0, i4 %k)" [HW2_2_HLS/1DmatrixMul.cpp:44]   --->   Operation 121 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20 = zext i11 %tmp_19 to i64" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 122 'zext' 'tmp_20' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16384 x i8]* %A, i64 0, i64 %tmp_20" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 123 'getelementptr' 'A_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4(i4 %k, i3 0, i4 %j9)" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 124 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_22 = zext i11 %tmp_21 to i64" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 125 'zext' 'tmp_22' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [16384 x i8]* %B, i64 0, i64 %tmp_22" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 126 'getelementptr' 'B_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 127 'load' 'A_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_13 : Operation 128 [2/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 128 'load' 'B_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_13 : Operation 129 [1/1] (3.25ns)   --->   "store i19 %sum, i19* %AB_2D_addr, align 4" [HW2_2_HLS/1DmatrixMul.cpp:52]   --->   Operation 129 'store' <Predicate = (exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader13" [HW2_2_HLS/1DmatrixMul.cpp:45]   --->   Operation 130 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 131 [1/2] (3.25ns)   --->   "%A_load = load i8* %A_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 131 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_14 : Operation 132 [1/2] (3.25ns)   --->   "%B_load = load i8* %B_addr_1, align 1" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 132 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>

State 15 <SV = 8> <Delay = 6.38>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i8 %A_load to i16" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 133 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i8 %B_load to i16" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 134 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (3.36ns)   --->   "%tmp_16 = mul i16 %tmp_18_cast, %tmp_19_cast" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 135 'mul' 'tmp_16' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i16 %tmp_16 to i19" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 136 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (3.02ns)   --->   "%sum_1 = add i19 %tmp_20_cast, %sum" [HW2_2_HLS/1DmatrixMul.cpp:49]   --->   Operation 137 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %4" [HW2_2_HLS/1DmatrixMul.cpp:48]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.91>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%i5 = phi i8 [ %i_4, %.preheader11.loopexit ], [ 0, %.preheader11.preheader ]"   --->   Operation 139 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i5, -128" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 140 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 141 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (1.91ns)   --->   "%i_4 = add i8 %i5, 1" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 142 'add' 'i_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %.preheader.preheader" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i5, i7 0)" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 144 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_19_cast1 = zext i15 %tmp_11 to i16" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 145 'zext' 'tmp_19_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %i5 to i7" [HW2_2_HLS/1DmatrixMul.cpp:57]   --->   Operation 146 'trunc' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_12, i7 0)" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 147 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 148 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [HW2_2_HLS/1DmatrixMul.cpp:62]   --->   Operation 149 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.19>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%j4 = phi i8 [ %j_4, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 150 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%j4_cast2 = zext i8 %j4 to i14" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 151 'zext' 'j4_cast2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j4, -128" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 152 'icmp' 'exitcond' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 153 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (1.91ns)   --->   "%j_4 = add i8 %j4, 1" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 154 'add' 'j_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader11.loopexit, label %7" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i8 %j4 to i16" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 156 'zext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (1.94ns)   --->   "%tmp_18 = add i16 %tmp_19_cast1, %tmp_12_cast" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 157 'add' 'tmp_18' <Predicate = (!exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i16 %tmp_18 to i64" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 158 'zext' 'tmp_23_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%AB_2D_addr_1 = getelementptr [16384 x i19]* %AB_2D, i64 0, i64 %tmp_23_cast" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 159 'getelementptr' 'AB_2D_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 160 [2/2] (3.25ns)   --->   "%AB_2D_load = load i19* %AB_2D_addr_1, align 4" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 160 'load' 'AB_2D_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_17 : Operation 161 [1/1] (1.81ns)   --->   "%tmp_14 = add i14 %j4_cast2, %tmp_s" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 161 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "br label %.preheader11"   --->   Operation 162 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 6.50>
ST_18 : Operation 163 [1/2] (3.25ns)   --->   "%AB_2D_load = load i19* %AB_2D_addr_1, align 4" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 163 'load' 'AB_2D_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%extLd = zext i19 %AB_2D_load to i32" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 164 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_15 = zext i14 %tmp_14 to i64" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 165 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [16384 x i32]* %AB, i64 0, i64 %tmp_15" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 166 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (3.25ns)   --->   "store i32 %extLd, i32* %AB_addr, align 4" [HW2_2_HLS/1DmatrixMul.cpp:59]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 16384> <RAM>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_2_HLS/1DmatrixMul.cpp:58]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Input_orign]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19      (specbitsmap      ) [ 0000000000000000000]
StgValue_20      (specbitsmap      ) [ 0000000000000000000]
StgValue_21      (spectopmodule    ) [ 0000000000000000000]
Input            (alloca           ) [ 0011111111100000000]
A                (alloca           ) [ 0011111111111111000]
B                (alloca           ) [ 0011111111111111000]
AB_2D            (alloca           ) [ 0011111111111111111]
StgValue_26      (br               ) [ 0111100000000000000]
i3               (phi              ) [ 0011100000000000000]
exitcond7        (icmp             ) [ 0011100000000000000]
empty            (speclooptripcount) [ 0000000000000000000]
i                (add              ) [ 0111100000000000000]
StgValue_31      (br               ) [ 0000000000000000000]
tmp_1            (bitconcatenate   ) [ 0000000000000000000]
tmp_2_cast       (zext             ) [ 0001100000000000000]
StgValue_34      (br               ) [ 0011100000000000000]
StgValue_35      (br               ) [ 0011111100000000000]
j                (phi              ) [ 0001000000000000000]
exitcond6        (icmp             ) [ 0011100000000000000]
empty_3          (speclooptripcount) [ 0000000000000000000]
j_1              (add              ) [ 0011100000000000000]
StgValue_40      (br               ) [ 0000000000000000000]
tmp              (trunc            ) [ 0000000000000000000]
tmp_4            (bitconcatenate   ) [ 0000000000000000000]
tmp_5            (zext             ) [ 0000000000000000000]
Input_orign_addr (getelementptr    ) [ 0000100000000000000]
tmp_6_cast       (zext             ) [ 0000000000000000000]
tmp_3            (add              ) [ 0000100000000000000]
StgValue_48      (br               ) [ 0111100000000000000]
Input_orign_load (load             ) [ 0000000000000000000]
tmp_3_cast       (zext             ) [ 0000000000000000000]
Input_addr       (getelementptr    ) [ 0000000000000000000]
StgValue_52      (store            ) [ 0000000000000000000]
StgValue_53      (br               ) [ 0011100000000000000]
i4               (phi              ) [ 0000011100000000000]
exitcond5        (icmp             ) [ 0000011100000000000]
empty_4          (speclooptripcount) [ 0000000000000000000]
i_1              (add              ) [ 0010011100000000000]
StgValue_58      (br               ) [ 0000000000000000000]
StgValue_59      (br               ) [ 0000011100000000000]
StgValue_60      (br               ) [ 0000011111100000000]
j5               (phi              ) [ 0000001000000000000]
exitcond4        (icmp             ) [ 0000011100000000000]
empty_5          (speclooptripcount) [ 0000000000000000000]
j_2              (add              ) [ 0000011100000000000]
StgValue_65      (br               ) [ 0000000000000000000]
tmp_7            (bitconcatenate   ) [ 0000000000000000000]
tmp_8            (zext             ) [ 0000000100000000000]
Input_addr_1     (getelementptr    ) [ 0000000100000000000]
StgValue_70      (br               ) [ 0010011100000000000]
A_addr           (getelementptr    ) [ 0000000000000000000]
Input_load       (load             ) [ 0000000000000000000]
StgValue_73      (store            ) [ 0000000000000000000]
StgValue_74      (br               ) [ 0000011100000000000]
i6               (phi              ) [ 0000000011100000000]
exitcond3        (icmp             ) [ 0000000011100000000]
empty_6          (speclooptripcount) [ 0000000000000000000]
i_2              (add              ) [ 0000010011100000000]
StgValue_79      (br               ) [ 0000000000000000000]
StgValue_80      (br               ) [ 0000000011100000000]
StgValue_81      (br               ) [ 0000000011111111000]
j7               (phi              ) [ 0000000001100000000]
exitcond2        (icmp             ) [ 0000000011100000000]
empty_7          (speclooptripcount) [ 0000000000000000000]
j_3              (add              ) [ 0000000011100000000]
StgValue_86      (br               ) [ 0000000000000000000]
tmp_9            (bitconcatenate   ) [ 0000000000000000000]
tmp_2            (zext             ) [ 0000000000000000000]
Input_addr_2     (getelementptr    ) [ 0000000000100000000]
StgValue_91      (br               ) [ 0000010011100000000]
tmp_6            (bitconcatenate   ) [ 0000000000000000000]
tmp_10           (zext             ) [ 0000000000000000000]
B_addr           (getelementptr    ) [ 0000000000000000000]
Input_load_1     (load             ) [ 0000000000000000000]
StgValue_96      (store            ) [ 0000000000000000000]
StgValue_97      (br               ) [ 0000000011100000000]
i8               (phi              ) [ 0000000000011111000]
exitcond8        (icmp             ) [ 0000000000011111000]
empty_8          (speclooptripcount) [ 0000000000000000000]
i_3              (add              ) [ 0000000010011111000]
StgValue_102     (br               ) [ 0000000000000000000]
StgValue_103     (br               ) [ 0000000000011111000]
StgValue_104     (br               ) [ 0000000000011111111]
j9               (phi              ) [ 0000000000001111000]
exitcond9        (icmp             ) [ 0000000000011111000]
empty_9          (speclooptripcount) [ 0000000000000000000]
j_5              (add              ) [ 0000000000011111000]
StgValue_109     (br               ) [ 0000000000000000000]
tmp_13           (bitconcatenate   ) [ 0000000000000000000]
tmp_17           (zext             ) [ 0000000000000000000]
AB_2D_addr       (getelementptr    ) [ 0000000000000111000]
StgValue_113     (br               ) [ 0000000000011111000]
StgValue_114     (br               ) [ 0000000010011111000]
k                (phi              ) [ 0000000000000100000]
sum              (phi              ) [ 0000000000000111000]
exitcond10       (icmp             ) [ 0000000000011111000]
empty_10         (speclooptripcount) [ 0000000000000000000]
k_1              (add              ) [ 0000000000011111000]
StgValue_120     (br               ) [ 0000000000000000000]
tmp_19           (bitconcatenate   ) [ 0000000000000000000]
tmp_20           (zext             ) [ 0000000000000000000]
A_addr_1         (getelementptr    ) [ 0000000000000010000]
tmp_21           (bitconcatenate   ) [ 0000000000000000000]
tmp_22           (zext             ) [ 0000000000000000000]
B_addr_1         (getelementptr    ) [ 0000000000000010000]
StgValue_129     (store            ) [ 0000000000000000000]
StgValue_130     (br               ) [ 0000000000011111000]
A_load           (load             ) [ 0000000000000001000]
B_load           (load             ) [ 0000000000000001000]
tmp_18_cast      (zext             ) [ 0000000000000000000]
tmp_19_cast      (zext             ) [ 0000000000000000000]
tmp_16           (mul              ) [ 0000000000000000000]
tmp_20_cast      (zext             ) [ 0000000000000000000]
sum_1            (add              ) [ 0000000000011111000]
StgValue_138     (br               ) [ 0000000000011111000]
i5               (phi              ) [ 0000000000000000100]
exitcond1        (icmp             ) [ 0000000000000000111]
empty_11         (speclooptripcount) [ 0000000000000000000]
i_4              (add              ) [ 0000000000010000111]
StgValue_143     (br               ) [ 0000000000000000000]
tmp_11           (bitconcatenate   ) [ 0000000000000000000]
tmp_19_cast1     (zext             ) [ 0000000000000000011]
tmp_12           (trunc            ) [ 0000000000000000000]
tmp_s            (bitconcatenate   ) [ 0000000000000000011]
StgValue_148     (br               ) [ 0000000000000000111]
StgValue_149     (ret              ) [ 0000000000000000000]
j4               (phi              ) [ 0000000000000000010]
j4_cast2         (zext             ) [ 0000000000000000000]
exitcond         (icmp             ) [ 0000000000000000111]
empty_12         (speclooptripcount) [ 0000000000000000000]
j_4              (add              ) [ 0000000000000000111]
StgValue_155     (br               ) [ 0000000000000000000]
tmp_12_cast      (zext             ) [ 0000000000000000000]
tmp_18           (add              ) [ 0000000000000000000]
tmp_23_cast      (zext             ) [ 0000000000000000000]
AB_2D_addr_1     (getelementptr    ) [ 0000000000000000001]
tmp_14           (add              ) [ 0000000000000000001]
StgValue_162     (br               ) [ 0000000000010000111]
AB_2D_load       (load             ) [ 0000000000000000000]
extLd            (zext             ) [ 0000000000000000000]
tmp_15           (zext             ) [ 0000000000000000000]
AB_addr          (getelementptr    ) [ 0000000000000000000]
StgValue_167     (store            ) [ 0000000000000000000]
StgValue_168     (br               ) [ 0000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Input_orign">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Input_orign"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_1D_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i6.i2.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="Input_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Input/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="A_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="B_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="AB_2D_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_2D/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Input_orign_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_orign_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="15" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Input_orign_load/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="Input_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="17" slack="0"/>
<pin id="105" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_52/4 Input_load/6 Input_load_1/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Input_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_1/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="A_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="1"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_73/7 A_load/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Input_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="15" slack="0"/>
<pin id="138" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Input_addr_2/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="B_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_96/10 B_load/13 "/>
</bind>
</comp>

<comp id="154" class="1004" name="AB_2D_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_2D_addr/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_addr_1_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="11" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="19" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_129/13 AB_2D_load/17 "/>
</bind>
</comp>

<comp id="179" class="1004" name="AB_2D_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_2D_addr_1/17 "/>
</bind>
</comp>

<comp id="186" class="1004" name="AB_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="14" slack="0"/>
<pin id="190" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/18 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_167_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/18 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i3_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i3_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="j_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="i4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="i4_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j5_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="j5_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="1" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="i6_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="1"/>
<pin id="247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="i6_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/8 "/>
</bind>
</comp>

<comp id="257" class="1005" name="j7_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="j7_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i8_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i8_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="281" class="1005" name="j9_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j9 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="j9_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j9/12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="k_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="k_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="304" class="1005" name="sum_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="19" slack="1"/>
<pin id="306" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="19" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/13 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i5_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i5_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/16 "/>
</bind>
</comp>

<comp id="328" class="1005" name="j4_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="j4_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/17 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond7_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="0" index="1" bw="9" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="0" index="1" bw="9" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_2_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="exitcond6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="j_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_6_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="1"/>
<pin id="399" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_3_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exitcond5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="exitcond4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="j_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="2" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="2" slack="0"/>
<pin id="434" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="exitcond3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="i_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="exitcond2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="j_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="0" index="2" bw="2" slack="1"/>
<pin id="472" dir="0" index="3" bw="1" slack="0"/>
<pin id="473" dir="0" index="4" bw="2" slack="0"/>
<pin id="474" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="2"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="2" slack="1"/>
<pin id="490" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_10_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond8_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="exitcond9_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="j_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_13_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="1"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="0" index="3" bw="4" slack="0"/>
<pin id="529" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_17_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond10_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/13 "/>
</bind>
</comp>

<comp id="545" class="1004" name="k_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_19_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="2"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="0" index="3" bw="4" slack="0"/>
<pin id="556" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_20_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_21_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="0" index="3" bw="4" slack="1"/>
<pin id="571" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_22_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_18_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_19_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="exitcond1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/16 "/>
</bind>
</comp>

<comp id="593" class="1004" name="i_4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_11_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_19_cast1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="0"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast1/16 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_s_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="14" slack="0"/>
<pin id="617" dir="0" index="1" bw="7" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="623" class="1004" name="j4_cast2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast2/17 "/>
</bind>
</comp>

<comp id="627" class="1004" name="exitcond_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/17 "/>
</bind>
</comp>

<comp id="633" class="1004" name="j_4_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/17 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_12_cast_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/17 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_18_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="15" slack="1"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_23_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/17 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_14_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="14" slack="1"/>
<pin id="656" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="extLd_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="19" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/18 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_15_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="14" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="667" class="1007" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="0" index="2" bw="19" slack="2"/>
<pin id="671" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_16/15 tmp_20_cast/15 sum_1/15 "/>
</bind>
</comp>

<comp id="678" class="1005" name="i_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_2_cast_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="17" slack="1"/>
<pin id="685" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="691" class="1005" name="j_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="Input_orign_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="15" slack="1"/>
<pin id="698" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Input_orign_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="17" slack="1"/>
<pin id="703" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="i_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="j_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="0"/>
<pin id="719" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_8_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="727" class="1005" name="Input_addr_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="15" slack="1"/>
<pin id="729" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="i_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="0"/>
<pin id="737" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="j_3_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="748" class="1005" name="Input_addr_2_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="1"/>
<pin id="750" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="Input_addr_2 "/>
</bind>
</comp>

<comp id="756" class="1005" name="i_3_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="764" class="1005" name="j_5_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="769" class="1005" name="AB_2D_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="1"/>
<pin id="771" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="AB_2D_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="k_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="0"/>
<pin id="779" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="A_addr_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="14" slack="1"/>
<pin id="784" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="B_addr_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="14" slack="1"/>
<pin id="789" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="A_load_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="797" class="1005" name="B_load_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="1"/>
<pin id="799" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="802" class="1005" name="sum_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="19" slack="1"/>
<pin id="804" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="i_4_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="815" class="1005" name="tmp_19_cast1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_s_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="1"/>
<pin id="822" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="828" class="1005" name="j_4_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="833" class="1005" name="AB_2D_addr_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="AB_2D_addr_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_14_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="1"/>
<pin id="840" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="95" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="107" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="107" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="256"><net_src comp="249" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="316"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="203" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="203" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="203" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="215" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="215" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="199" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="215" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="395"><net_src comp="215" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="409"><net_src comp="226" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="226" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="238" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="238" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="222" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="238" pin="4"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="448"><net_src comp="249" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="249" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="261" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="261" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="245" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="479"><net_src comp="261" pin="4"/><net_sink comp="468" pin=4"/></net>

<net id="483"><net_src comp="468" pin="5"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="245" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="257" pin="1"/><net_sink comp="485" pin=3"/></net>

<net id="498"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="504"><net_src comp="273" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="273" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="285" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="56" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="285" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="269" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="285" pin="4"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="543"><net_src comp="297" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="56" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="297" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="269" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="297" pin="4"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="551" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="297" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="64" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="281" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="566" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="591"><net_src comp="321" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="28" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="321" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="32" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="68" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="321" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="24" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="321" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="24" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="332" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="332" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="28" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="332" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="32" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="332" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="657"><net_src comp="623" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="174" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="672"><net_src comp="581" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="584" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="304" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="681"><net_src comp="345" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="686"><net_src comp="359" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="694"><net_src comp="369" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="699"><net_src comp="88" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="704"><net_src comp="396" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="712"><net_src comp="411" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="720"><net_src comp="423" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="725"><net_src comp="439" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="730"><net_src comp="114" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="738"><net_src comp="450" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="746"><net_src comp="462" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="751"><net_src comp="134" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="759"><net_src comp="506" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="767"><net_src comp="518" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="772"><net_src comp="154" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="780"><net_src comp="545" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="785"><net_src comp="160" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="790"><net_src comp="166" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="795"><net_src comp="127" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="800"><net_src comp="147" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="805"><net_src comp="667" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="813"><net_src comp="593" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="818"><net_src comp="607" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="823"><net_src comp="615" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="831"><net_src comp="633" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="836"><net_src comp="179" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="841"><net_src comp="653" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="663" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {18 }
 - Input state : 
	Port: matrixmul_1D : Input_orign | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		i : 1
		StgValue_31 : 2
		tmp_1 : 1
		tmp_2_cast : 2
	State 3
		exitcond6 : 1
		j_1 : 1
		StgValue_40 : 2
		tmp_4 : 1
		tmp_5 : 2
		Input_orign_addr : 3
		Input_orign_load : 4
		tmp_6_cast : 1
		tmp_3 : 2
	State 4
		Input_addr : 1
		StgValue_52 : 2
	State 5
		exitcond5 : 1
		i_1 : 1
		StgValue_58 : 2
	State 6
		exitcond4 : 1
		j_2 : 1
		StgValue_65 : 2
		tmp_7 : 1
		tmp_8 : 2
		Input_addr_1 : 3
		Input_load : 4
	State 7
		StgValue_73 : 1
	State 8
		exitcond3 : 1
		i_2 : 1
		StgValue_79 : 2
	State 9
		exitcond2 : 1
		j_3 : 1
		StgValue_86 : 2
		tmp_9 : 1
		tmp_2 : 2
		Input_addr_2 : 3
		Input_load_1 : 4
	State 10
		tmp_10 : 1
		B_addr : 2
		StgValue_96 : 3
	State 11
		exitcond8 : 1
		i_3 : 1
		StgValue_102 : 2
	State 12
		exitcond9 : 1
		j_5 : 1
		StgValue_109 : 2
		tmp_13 : 1
		tmp_17 : 2
		AB_2D_addr : 3
	State 13
		exitcond10 : 1
		k_1 : 1
		StgValue_120 : 2
		tmp_19 : 1
		tmp_20 : 2
		A_addr_1 : 3
		tmp_21 : 1
		tmp_22 : 2
		B_addr_1 : 3
		A_load : 4
		B_load : 4
		StgValue_129 : 1
	State 14
	State 15
		tmp_16 : 1
		tmp_20_cast : 2
		sum_1 : 3
	State 16
		exitcond1 : 1
		i_4 : 1
		StgValue_143 : 2
		tmp_11 : 1
		tmp_19_cast1 : 2
		tmp_12 : 1
		tmp_s : 2
	State 17
		j4_cast2 : 1
		exitcond : 1
		j_4 : 1
		StgValue_155 : 2
		tmp_12_cast : 1
		tmp_18 : 2
		tmp_23_cast : 3
		AB_2D_addr_1 : 4
		AB_2D_load : 5
		tmp_14 : 2
	State 18
		extLd : 1
		AB_addr : 1
		StgValue_167 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_345      |    0    |    0    |    15   |
|          |      j_1_fu_369     |    0    |    0    |    15   |
|          |     tmp_3_fu_396    |    0    |    0    |    23   |
|          |      i_1_fu_411     |    0    |    0    |    10   |
|          |      j_2_fu_423     |    0    |    0    |    10   |
|          |      i_2_fu_450     |    0    |    0    |    10   |
|    add   |      j_3_fu_462     |    0    |    0    |    10   |
|          |      i_3_fu_506     |    0    |    0    |    13   |
|          |      j_5_fu_518     |    0    |    0    |    13   |
|          |      k_1_fu_545     |    0    |    0    |    13   |
|          |      i_4_fu_593     |    0    |    0    |    15   |
|          |      j_4_fu_633     |    0    |    0    |    15   |
|          |    tmp_18_fu_643    |    0    |    0    |    21   |
|          |    tmp_14_fu_653    |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond7_fu_339  |    0    |    0    |    13   |
|          |   exitcond6_fu_363  |    0    |    0    |    11   |
|          |   exitcond5_fu_405  |    0    |    0    |    8    |
|          |   exitcond4_fu_417  |    0    |    0    |    8    |
|          |   exitcond3_fu_444  |    0    |    0    |    8    |
|   icmp   |   exitcond2_fu_456  |    0    |    0    |    8    |
|          |   exitcond8_fu_500  |    0    |    0    |    9    |
|          |   exitcond9_fu_512  |    0    |    0    |    9    |
|          |  exitcond10_fu_539  |    0    |    0    |    9    |
|          |   exitcond1_fu_587  |    0    |    0    |    11   |
|          |   exitcond_fu_627   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_667     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_351    |    0    |    0    |    0    |
|          |     tmp_4_fu_379    |    0    |    0    |    0    |
|          |     tmp_7_fu_429    |    0    |    0    |    0    |
|          |     tmp_9_fu_468    |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_485    |    0    |    0    |    0    |
|          |    tmp_13_fu_524    |    0    |    0    |    0    |
|          |    tmp_19_fu_551    |    0    |    0    |    0    |
|          |    tmp_21_fu_566    |    0    |    0    |    0    |
|          |    tmp_11_fu_599    |    0    |    0    |    0    |
|          |     tmp_s_fu_615    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_2_cast_fu_359  |    0    |    0    |    0    |
|          |     tmp_5_fu_387    |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_392  |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_401  |    0    |    0    |    0    |
|          |     tmp_8_fu_439    |    0    |    0    |    0    |
|          |     tmp_2_fu_480    |    0    |    0    |    0    |
|          |    tmp_10_fu_495    |    0    |    0    |    0    |
|          |    tmp_17_fu_534    |    0    |    0    |    0    |
|   zext   |    tmp_20_fu_561    |    0    |    0    |    0    |
|          |    tmp_22_fu_576    |    0    |    0    |    0    |
|          |  tmp_18_cast_fu_581 |    0    |    0    |    0    |
|          |  tmp_19_cast_fu_584 |    0    |    0    |    0    |
|          | tmp_19_cast1_fu_607 |    0    |    0    |    0    |
|          |   j4_cast2_fu_623   |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_639 |    0    |    0    |    0    |
|          |  tmp_23_cast_fu_648 |    0    |    0    |    0    |
|          |     extLd_fu_658    |    0    |    0    |    0    |
|          |    tmp_15_fu_663    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |      tmp_fu_375     |    0    |    0    |    0    |
|          |    tmp_12_fu_611    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   307   |
|----------|---------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|  A  |    8   |    0   |    0   |
|AB_2D|   19   |    0   |    0   |
|  B  |    8   |    0   |    0   |
|Input|   16   |    0   |    0   |
+-----+--------+--------+--------+
|Total|   51   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  AB_2D_addr_1_reg_833  |   14   |
|   AB_2D_addr_reg_769   |   14   |
|    A_addr_1_reg_782    |   14   |
|     A_load_reg_792     |    8   |
|    B_addr_1_reg_787    |   14   |
|     B_load_reg_797     |    8   |
|  Input_addr_1_reg_727  |   15   |
|  Input_addr_2_reg_748  |   15   |
|Input_orign_addr_reg_696|   15   |
|       i3_reg_199       |    9   |
|       i4_reg_222       |    2   |
|       i5_reg_317       |    8   |
|       i6_reg_245       |    2   |
|       i8_reg_269       |    4   |
|       i_1_reg_709      |    2   |
|       i_2_reg_735      |    2   |
|       i_3_reg_756      |    4   |
|       i_4_reg_810      |    8   |
|        i_reg_678       |    9   |
|       j4_reg_328       |    8   |
|       j5_reg_234       |    2   |
|       j7_reg_257       |    2   |
|       j9_reg_281       |    4   |
|       j_1_reg_691      |    8   |
|       j_2_reg_717      |    2   |
|       j_3_reg_743      |    2   |
|       j_4_reg_828      |    8   |
|       j_5_reg_764      |    4   |
|        j_reg_211       |    8   |
|       k_1_reg_777      |    4   |
|        k_reg_293       |    4   |
|      sum_1_reg_802     |   19   |
|       sum_reg_304      |   19   |
|     tmp_14_reg_838     |   14   |
|  tmp_19_cast1_reg_815  |   16   |
|   tmp_2_cast_reg_683   |   17   |
|      tmp_3_reg_701     |   17   |
|      tmp_8_reg_722     |   64   |
|      tmp_s_reg_820     |   14   |
+------------------------+--------+
|          Total         |   403  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_107 |  p0  |   5  |  15  |   75   ||    27   |
| grp_access_fu_127 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_147 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_174 |  p0  |   3  |  14  |   42   ||    15   |
|     i3_reg_199    |  p0  |   2  |   9  |   18   ||    9    |
|     i4_reg_222    |  p0  |   2  |   2  |    4   ||    9    |
|     i6_reg_245    |  p0  |   2  |   2  |    4   ||    9    |
|     j7_reg_257    |  p0  |   2  |   2  |    4   ||    9    |
|     i8_reg_269    |  p0  |   2  |   4  |    8   ||    9    |
|     j9_reg_281    |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_304    |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   315  || 21.5025 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   307  |
|   Memory  |   51   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   144  |
|  Register |    -   |    -   |    -   |   403  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   51   |    1   |   21   |   403  |   451  |
+-----------+--------+--------+--------+--------+--------+
