\hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source}{}\doxysection{RCCEx UART7 Clock Source}
\label{group___r_c_c_ex___u_a_r_t7___clock___source}\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_gad8a055b15806cead0eeb191a6d8f0e65}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PCLK1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga8ff9bf57f6f1fbb372ad9e20ceaae1e7}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac704660db375be76cd9b833ddb7db4a0}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6f4a05c75c182028e3c4b6bfb92018}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_HSI@{RCC\_UART7CLKSOURCE\_HSI}}
\index{RCC\_UART7CLKSOURCE\_HSI@{RCC\_UART7CLKSOURCE\_HSI}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_HSI}{RCC\_UART7CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6f4a05c75c182028e3c4b6bfb92018}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00426}{426}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_LSE@{RCC\_UART7CLKSOURCE\_LSE}}
\index{RCC\_UART7CLKSOURCE\_LSE@{RCC\_UART7CLKSOURCE\_LSE}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_LSE}{RCC\_UART7CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e3960231ff117751346592a24a48b}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00427}{427}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_gad8a055b15806cead0eeb191a6d8f0e65}\label{group___r_c_c_ex___u_a_r_t7___clock___source_gad8a055b15806cead0eeb191a6d8f0e65}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_PCLK1@{RCC\_UART7CLKSOURCE\_PCLK1}}
\index{RCC\_UART7CLKSOURCE\_PCLK1@{RCC\_UART7CLKSOURCE\_PCLK1}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_PCLK1}{RCC\_UART7CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PCLK1~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00424}{424}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga8ff9bf57f6f1fbb372ad9e20ceaae1e7}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga8ff9bf57f6f1fbb372ad9e20ceaae1e7}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_SYSCLK@{RCC\_UART7CLKSOURCE\_SYSCLK}}
\index{RCC\_UART7CLKSOURCE\_SYSCLK@{RCC\_UART7CLKSOURCE\_SYSCLK}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_SYSCLK}{RCC\_UART7CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac704660db375be76cd9b833ddb7db4a0}{RCC\+\_\+\+DCKCFGR2\+\_\+\+UART7\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00425}{425}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

