

================================================================
== Vitis HLS Report for 'MMWeightToArray_Pipeline_VITIS_LOOP_295_1'
================================================================
* Date:           Mon Mar 10 15:36:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_295_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      80|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     189|    -|
|Register             |        -|     -|       33|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       33|     269|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |rep_5_fu_224_p2                   |         +|   0|  0|  37|          30|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln295_fu_218_p2              |      icmp|   0|  0|  37|          30|          30|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  80|          63|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MM_SA_W_10_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_11_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_12_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_13_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_14_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_15_blk_n         |   9|          2|    1|          2|
    |MM_SA_W_1_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_2_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_3_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_4_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_5_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_6_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_7_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_8_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_9_blk_n          |   9|          2|    1|          2|
    |MM_SA_W_blk_n            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_rep_4   |   9|          2|   30|         60|
    |fifo_mm_w_blk_n          |   9|          2|    1|          2|
    |rep_fu_82                |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 189|         42|   79|        158|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |rep_fu_82                |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  33|   0|   33|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MMWeightToArray_Pipeline_VITIS_LOOP_295_1|  return value|
|fifo_mm_w_dout             |   in|  512|     ap_fifo|                                  fifo_mm_w|       pointer|
|fifo_mm_w_num_data_valid   |   in|    8|     ap_fifo|                                  fifo_mm_w|       pointer|
|fifo_mm_w_fifo_cap         |   in|    8|     ap_fifo|                                  fifo_mm_w|       pointer|
|fifo_mm_w_empty_n          |   in|    1|     ap_fifo|                                  fifo_mm_w|       pointer|
|fifo_mm_w_read             |  out|    1|     ap_fifo|                                  fifo_mm_w|       pointer|
|MM_SA_W_din                |  out|  128|     ap_fifo|                                    MM_SA_W|       pointer|
|MM_SA_W_num_data_valid     |   in|    3|     ap_fifo|                                    MM_SA_W|       pointer|
|MM_SA_W_fifo_cap           |   in|    3|     ap_fifo|                                    MM_SA_W|       pointer|
|MM_SA_W_full_n             |   in|    1|     ap_fifo|                                    MM_SA_W|       pointer|
|MM_SA_W_write              |  out|    1|     ap_fifo|                                    MM_SA_W|       pointer|
|MM_SA_W_4_din              |  out|  128|     ap_fifo|                                  MM_SA_W_4|       pointer|
|MM_SA_W_4_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_4|       pointer|
|MM_SA_W_4_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_4|       pointer|
|MM_SA_W_4_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_4|       pointer|
|MM_SA_W_4_write            |  out|    1|     ap_fifo|                                  MM_SA_W_4|       pointer|
|MM_SA_W_8_din              |  out|  128|     ap_fifo|                                  MM_SA_W_8|       pointer|
|MM_SA_W_8_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_8|       pointer|
|MM_SA_W_8_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_8|       pointer|
|MM_SA_W_8_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_8|       pointer|
|MM_SA_W_8_write            |  out|    1|     ap_fifo|                                  MM_SA_W_8|       pointer|
|MM_SA_W_12_din             |  out|  128|     ap_fifo|                                 MM_SA_W_12|       pointer|
|MM_SA_W_12_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_12|       pointer|
|MM_SA_W_12_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_12|       pointer|
|MM_SA_W_12_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_12|       pointer|
|MM_SA_W_12_write           |  out|    1|     ap_fifo|                                 MM_SA_W_12|       pointer|
|MM_SA_W_1_din              |  out|  128|     ap_fifo|                                  MM_SA_W_1|       pointer|
|MM_SA_W_1_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_1|       pointer|
|MM_SA_W_1_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_1|       pointer|
|MM_SA_W_1_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_1|       pointer|
|MM_SA_W_1_write            |  out|    1|     ap_fifo|                                  MM_SA_W_1|       pointer|
|MM_SA_W_5_din              |  out|  128|     ap_fifo|                                  MM_SA_W_5|       pointer|
|MM_SA_W_5_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_5|       pointer|
|MM_SA_W_5_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_5|       pointer|
|MM_SA_W_5_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_5|       pointer|
|MM_SA_W_5_write            |  out|    1|     ap_fifo|                                  MM_SA_W_5|       pointer|
|MM_SA_W_9_din              |  out|  128|     ap_fifo|                                  MM_SA_W_9|       pointer|
|MM_SA_W_9_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_9|       pointer|
|MM_SA_W_9_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_9|       pointer|
|MM_SA_W_9_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_9|       pointer|
|MM_SA_W_9_write            |  out|    1|     ap_fifo|                                  MM_SA_W_9|       pointer|
|MM_SA_W_13_din             |  out|  128|     ap_fifo|                                 MM_SA_W_13|       pointer|
|MM_SA_W_13_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_13|       pointer|
|MM_SA_W_13_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_13|       pointer|
|MM_SA_W_13_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_13|       pointer|
|MM_SA_W_13_write           |  out|    1|     ap_fifo|                                 MM_SA_W_13|       pointer|
|MM_SA_W_2_din              |  out|  128|     ap_fifo|                                  MM_SA_W_2|       pointer|
|MM_SA_W_2_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_2|       pointer|
|MM_SA_W_2_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_2|       pointer|
|MM_SA_W_2_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_2|       pointer|
|MM_SA_W_2_write            |  out|    1|     ap_fifo|                                  MM_SA_W_2|       pointer|
|MM_SA_W_6_din              |  out|  128|     ap_fifo|                                  MM_SA_W_6|       pointer|
|MM_SA_W_6_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_6|       pointer|
|MM_SA_W_6_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_6|       pointer|
|MM_SA_W_6_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_6|       pointer|
|MM_SA_W_6_write            |  out|    1|     ap_fifo|                                  MM_SA_W_6|       pointer|
|MM_SA_W_10_din             |  out|  128|     ap_fifo|                                 MM_SA_W_10|       pointer|
|MM_SA_W_10_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_10|       pointer|
|MM_SA_W_10_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_10|       pointer|
|MM_SA_W_10_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_10|       pointer|
|MM_SA_W_10_write           |  out|    1|     ap_fifo|                                 MM_SA_W_10|       pointer|
|MM_SA_W_14_din             |  out|  128|     ap_fifo|                                 MM_SA_W_14|       pointer|
|MM_SA_W_14_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_14|       pointer|
|MM_SA_W_14_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_14|       pointer|
|MM_SA_W_14_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_14|       pointer|
|MM_SA_W_14_write           |  out|    1|     ap_fifo|                                 MM_SA_W_14|       pointer|
|MM_SA_W_3_din              |  out|  128|     ap_fifo|                                  MM_SA_W_3|       pointer|
|MM_SA_W_3_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_3|       pointer|
|MM_SA_W_3_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_3|       pointer|
|MM_SA_W_3_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_3|       pointer|
|MM_SA_W_3_write            |  out|    1|     ap_fifo|                                  MM_SA_W_3|       pointer|
|MM_SA_W_7_din              |  out|  128|     ap_fifo|                                  MM_SA_W_7|       pointer|
|MM_SA_W_7_num_data_valid   |   in|    3|     ap_fifo|                                  MM_SA_W_7|       pointer|
|MM_SA_W_7_fifo_cap         |   in|    3|     ap_fifo|                                  MM_SA_W_7|       pointer|
|MM_SA_W_7_full_n           |   in|    1|     ap_fifo|                                  MM_SA_W_7|       pointer|
|MM_SA_W_7_write            |  out|    1|     ap_fifo|                                  MM_SA_W_7|       pointer|
|MM_SA_W_11_din             |  out|  128|     ap_fifo|                                 MM_SA_W_11|       pointer|
|MM_SA_W_11_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_11|       pointer|
|MM_SA_W_11_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_11|       pointer|
|MM_SA_W_11_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_11|       pointer|
|MM_SA_W_11_write           |  out|    1|     ap_fifo|                                 MM_SA_W_11|       pointer|
|MM_SA_W_15_din             |  out|  128|     ap_fifo|                                 MM_SA_W_15|       pointer|
|MM_SA_W_15_num_data_valid  |   in|    3|     ap_fifo|                                 MM_SA_W_15|       pointer|
|MM_SA_W_15_fifo_cap        |   in|    3|     ap_fifo|                                 MM_SA_W_15|       pointer|
|MM_SA_W_15_full_n          |   in|    1|     ap_fifo|                                 MM_SA_W_15|       pointer|
|MM_SA_W_15_write           |  out|    1|     ap_fifo|                                 MM_SA_W_15|       pointer|
|p_read                     |   in|   30|     ap_none|                                     p_read|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:295->top.cpp:83]   --->   Operation 5 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_mm_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read" [tools.cpp:290->top.cpp:83]   --->   Operation 23 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln295 = store i30 0, i30 %rep" [tools.cpp:295->top.cpp:83]   --->   Operation 24 'store' 'store_ln295' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_300_2.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rep_4 = load i30 %rep" [tools.cpp:295->top.cpp:83]   --->   Operation 26 'load' 'rep_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln295 = icmp_eq  i30 %rep_4, i30 %p_read_1" [tools.cpp:295->top.cpp:83]   --->   Operation 27 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%rep_5 = add i30 %rep_4, i30 1" [tools.cpp:295->top.cpp:83]   --->   Operation 28 'add' 'rep_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %VITIS_LOOP_300_2.split.i, void %MMWeightToArray.exit.loopexit.exitStub" [tools.cpp:295->top.cpp:83]   --->   Operation 29 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.36ns)   --->   "%store_ln295 = store i30 %rep_5, i30 %rep" [tools.cpp:295->top.cpp:83]   --->   Operation 30 'store' 'store_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.36>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln295)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln298 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:298->top.cpp:83]   --->   Operation 31 'specpipeline' 'specpipeline_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln297 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [tools.cpp:297->top.cpp:83]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [tools.cpp:295->top.cpp:83]   --->   Operation 33 'specloopname' 'specloopname_ln295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.46ns)   --->   "%temp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_mm_w" [tools.cpp:299->top.cpp:83]   --->   Operation 34 'read' 'temp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 128> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i512 %temp" [tools.cpp:302->top.cpp:83]   --->   Operation 35 'trunc' 'trunc_ln302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W, i128 %trunc_ln302" [tools.cpp:305->top.cpp:83]   --->   Operation 36 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 37 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_4, i128 %trunc_ln302" [tools.cpp:305->top.cpp:83]   --->   Operation 37 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 38 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_8, i128 %trunc_ln302" [tools.cpp:305->top.cpp:83]   --->   Operation 38 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 39 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_12, i128 %trunc_ln302" [tools.cpp:305->top.cpp:83]   --->   Operation 39 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_s = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp, i32 128, i32 255" [tools.cpp:302->top.cpp:83]   --->   Operation 40 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_1, i128 %p_s" [tools.cpp:305->top.cpp:83]   --->   Operation 41 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 42 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_5, i128 %p_s" [tools.cpp:305->top.cpp:83]   --->   Operation 42 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 43 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_9, i128 %p_s" [tools.cpp:305->top.cpp:83]   --->   Operation 43 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 44 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_13, i128 %p_s" [tools.cpp:305->top.cpp:83]   --->   Operation 44 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_1 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp, i32 256, i32 383" [tools.cpp:302->top.cpp:83]   --->   Operation 45 'partselect' 'p_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_2, i128 %p_1" [tools.cpp:305->top.cpp:83]   --->   Operation 46 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 47 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_6, i128 %p_1" [tools.cpp:305->top.cpp:83]   --->   Operation 47 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 48 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_10, i128 %p_1" [tools.cpp:305->top.cpp:83]   --->   Operation 48 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 49 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_14, i128 %p_1" [tools.cpp:305->top.cpp:83]   --->   Operation 49 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0 = partselect i128 @_ssdm_op_PartSelect.i128.i512.i32.i32, i512 %temp, i32 384, i32 511" [tools.cpp:302->top.cpp:83]   --->   Operation 50 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_3, i128 %p_0" [tools.cpp:305->top.cpp:83]   --->   Operation 51 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 52 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_7, i128 %p_0" [tools.cpp:305->top.cpp:83]   --->   Operation 52 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 53 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_11, i128 %p_0" [tools.cpp:305->top.cpp:83]   --->   Operation 53 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 54 [1/1] (1.52ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_15, i128 %p_0" [tools.cpp:305->top.cpp:83]   --->   Operation 54 'write' 'write_ln305' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln295 = br void %VITIS_LOOP_300_2.i" [tools.cpp:295->top.cpp:83]   --->   Operation 55 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_mm_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                     (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
p_read_1                (read             ) [ 000]
store_ln295             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
rep_4                   (load             ) [ 000]
icmp_ln295              (icmp             ) [ 010]
rep_5                   (add              ) [ 000]
br_ln295                (br               ) [ 000]
store_ln295             (store            ) [ 000]
specpipeline_ln298      (specpipeline     ) [ 000]
speclooptripcount_ln297 (speclooptripcount) [ 000]
specloopname_ln295      (specloopname     ) [ 000]
temp                    (read             ) [ 000]
trunc_ln302             (trunc            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
p_s                     (partselect       ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
p_1                     (partselect       ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
p_0                     (partselect       ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
write_ln305             (write            ) [ 000]
br_ln295                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_mm_w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_mm_w"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MM_SA_W">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MM_SA_W_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MM_SA_W_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MM_SA_W_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MM_SA_W_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MM_SA_W_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MM_SA_W_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MM_SA_W_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MM_SA_W_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MM_SA_W_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MM_SA_W_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MM_SA_W_14">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MM_SA_W_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MM_SA_W_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MM_SA_W_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MM_SA_W_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="rep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="30" slack="0"/>
<pin id="88" dir="0" index="1" bw="30" slack="0"/>
<pin id="89" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="temp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln305_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="128" slack="0"/>
<pin id="101" dir="0" index="2" bw="128" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln305_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="128" slack="0"/>
<pin id="108" dir="0" index="2" bw="128" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln305_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="128" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln305_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="0"/>
<pin id="122" dir="0" index="2" bw="128" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln305_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="0" index="2" bw="128" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln305_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="128" slack="0"/>
<pin id="136" dir="0" index="2" bw="128" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln305_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="0" index="2" bw="128" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln305_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="128" slack="0"/>
<pin id="150" dir="0" index="2" bw="128" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln305_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="0"/>
<pin id="157" dir="0" index="2" bw="128" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln305_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="128" slack="0"/>
<pin id="164" dir="0" index="2" bw="128" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln305_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="128" slack="0"/>
<pin id="171" dir="0" index="2" bw="128" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln305_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="128" slack="0"/>
<pin id="178" dir="0" index="2" bw="128" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln305_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="0"/>
<pin id="185" dir="0" index="2" bw="128" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln305_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="0"/>
<pin id="192" dir="0" index="2" bw="128" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln305_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="0"/>
<pin id="199" dir="0" index="2" bw="128" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln305_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="128" slack="0"/>
<pin id="206" dir="0" index="2" bw="128" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln305/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln295_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="30" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="rep_4_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln295_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="30" slack="0"/>
<pin id="220" dir="0" index="1" bw="30" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="rep_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="30" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln295_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="0"/>
<pin id="232" dir="0" index="1" bw="30" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln302_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="512" slack="0"/>
<pin id="237" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln302/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="128" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="0"/>
<pin id="246" dir="0" index="2" bw="9" slack="0"/>
<pin id="247" dir="0" index="3" bw="9" slack="0"/>
<pin id="248" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="128" slack="0"/>
<pin id="259" dir="0" index="1" bw="512" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="0" index="3" bw="10" slack="0"/>
<pin id="262" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_0_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="128" slack="0"/>
<pin id="273" dir="0" index="1" bw="512" slack="0"/>
<pin id="274" dir="0" index="2" bw="10" slack="0"/>
<pin id="275" dir="0" index="3" bw="10" slack="0"/>
<pin id="276" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="rep_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="66" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="86" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="92" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="92" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="253"><net_src comp="243" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="254"><net_src comp="243" pin="4"/><net_sink comp="133" pin=2"/></net>

<net id="255"><net_src comp="243" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="256"><net_src comp="243" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="263"><net_src comp="68" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="92" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="257" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="268"><net_src comp="257" pin="4"/><net_sink comp="161" pin=2"/></net>

<net id="269"><net_src comp="257" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="92" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="78" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="80" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="281"><net_src comp="271" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="282"><net_src comp="271" pin="4"/><net_sink comp="189" pin=2"/></net>

<net id="283"><net_src comp="271" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="284"><net_src comp="271" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="288"><net_src comp="82" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_mm_w | {}
	Port: MM_SA_W | {2 }
	Port: MM_SA_W_4 | {2 }
	Port: MM_SA_W_8 | {2 }
	Port: MM_SA_W_12 | {2 }
	Port: MM_SA_W_1 | {2 }
	Port: MM_SA_W_5 | {2 }
	Port: MM_SA_W_9 | {2 }
	Port: MM_SA_W_13 | {2 }
	Port: MM_SA_W_2 | {2 }
	Port: MM_SA_W_6 | {2 }
	Port: MM_SA_W_10 | {2 }
	Port: MM_SA_W_14 | {2 }
	Port: MM_SA_W_3 | {2 }
	Port: MM_SA_W_7 | {2 }
	Port: MM_SA_W_11 | {2 }
	Port: MM_SA_W_15 | {2 }
 - Input state : 
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : p_read | {1 }
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : fifo_mm_w | {2 }
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_4 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_8 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_12 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_1 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_5 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_9 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_13 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_2 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_6 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_10 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_14 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_3 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_7 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_11 | {}
	Port: MMWeightToArray_Pipeline_VITIS_LOOP_295_1 : MM_SA_W_15 | {}
  - Chain level:
	State 1
		store_ln295 : 1
		rep_4 : 1
		icmp_ln295 : 2
		rep_5 : 2
		br_ln295 : 3
		store_ln295 : 3
	State 2
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1
		write_ln305 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln295_fu_218    |    0    |    37   |
|----------|--------------------------|---------|---------|
|    add   |       rep_5_fu_224       |    0    |    37   |
|----------|--------------------------|---------|---------|
|   read   |    p_read_1_read_fu_86   |    0    |    0    |
|          |      temp_read_fu_92     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  write_ln305_write_fu_98 |    0    |    0    |
|          | write_ln305_write_fu_105 |    0    |    0    |
|          | write_ln305_write_fu_112 |    0    |    0    |
|          | write_ln305_write_fu_119 |    0    |    0    |
|          | write_ln305_write_fu_126 |    0    |    0    |
|          | write_ln305_write_fu_133 |    0    |    0    |
|          | write_ln305_write_fu_140 |    0    |    0    |
|   write  | write_ln305_write_fu_147 |    0    |    0    |
|          | write_ln305_write_fu_154 |    0    |    0    |
|          | write_ln305_write_fu_161 |    0    |    0    |
|          | write_ln305_write_fu_168 |    0    |    0    |
|          | write_ln305_write_fu_175 |    0    |    0    |
|          | write_ln305_write_fu_182 |    0    |    0    |
|          | write_ln305_write_fu_189 |    0    |    0    |
|          | write_ln305_write_fu_196 |    0    |    0    |
|          | write_ln305_write_fu_203 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln302_fu_235    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        p_s_fu_243        |    0    |    0    |
|partselect|        p_1_fu_257        |    0    |    0    |
|          |        p_0_fu_271        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    74   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|rep_reg_285|   30   |
+-----------+--------+
|   Total   |   30   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   30   |    -   |
+-----------+--------+--------+
|   Total   |   30   |   74   |
+-----------+--------+--------+
