-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\Phase_voltages_per_switching_state_FCS_MPC_6Phase_PMSM\hdlsrc\Phase_voltages_per_switching_state_MPC_6Phase\Phase_voltages_per_switching_state_MPC_6Phase_dut.vhd
-- Created: 2022-09-01 10:37:16
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Phase_voltages_per_switching_state_MPC_6Phase_dut
-- Source Path: Phase_voltages_per_switching_state_MPC_6Phase/Phase_voltages_per_switching_state_MPC_6Phase_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Phase_voltages_per_switching_state_MPC_6Phase_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        theta_el                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        theta_el_offset_AXI               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        u_dc_link_voltage_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Index                             :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        use_AXI                           :   IN    std_logic;  -- ufix1
        theta_el_AXI                      :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
        Index_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        valid_in_ADC                      :   IN    std_logic;  -- ufix1
        valid_in_delay_compensation       :   IN    std_logic;  -- ufix1
        valid_in_min_cost_function_and_vopt :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        d_voltage_per_switching_state     :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_voltage_per_switching_state     :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_voltage_per_switching_state     :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_voltage_per_switching_state     :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        d_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        done                              :   OUT   std_logic  -- ufix1
        );
END Phase_voltages_per_switching_state_MPC_6Phase_dut;


ARCHITECTURE rtl OF Phase_voltages_per_switching_state_MPC_6Phase_dut IS

  -- Component Declarations
  COMPONENT Phase_voltages_per_switching_state_MPC_6Phase_src_HDL_DUT
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          theta_el                        :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          theta_el_offset_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          u_dc_link_voltage_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          use_AXI                         :   IN    std_logic;  -- ufix1
          theta_el_AXI                    :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En20
          Index_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          valid_in_ADC                    :   IN    std_logic;  -- ufix1
          valid_in_delay_compensation     :   IN    std_logic;  -- ufix1
          valid_in_min_cost_function_and_vopt :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          d_voltage_per_switching_state   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_voltage_per_switching_state   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_voltage_per_switching_state   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_voltage_per_switching_state   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          d_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_voltage_per_switching_state_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          done                            :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Phase_voltages_per_switching_state_MPC_6Phase_src_HDL_DUT
    USE ENTITY work.Phase_voltages_per_switching_state_MPC_6Phase_src_HDL_DUT(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL d_voltage_per_switching_state_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL q_voltage_per_switching_state_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL x_voltage_per_switching_state_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL y_voltage_per_switching_state_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL d_voltage_per_switching_state_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL q_voltage_per_switching_state_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL x_voltage_per_switching_state_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL y_voltage_per_switching_state_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL done_sig                         : std_logic;  -- ufix1

BEGIN
  u_Phase_voltages_per_switching_state_MPC_6Phase_src_HDL_DUT : Phase_voltages_per_switching_state_MPC_6Phase_src_HDL_DUT
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              theta_el => theta_el,  -- sfix24_En20
              theta_el_offset_AXI => theta_el_offset_AXI,  -- ufix32
              u_dc_link_voltage_AXI => u_dc_link_voltage_AXI,  -- ufix32
              Index => Index,  -- sfix32
              use_AXI => use_AXI,  -- ufix1
              theta_el_AXI => theta_el_AXI,  -- sfix24_En20
              Index_AXI => Index_AXI,  -- sfix32
              valid_in_ADC => valid_in_ADC,  -- ufix1
              valid_in_delay_compensation => valid_in_delay_compensation,  -- ufix1
              valid_in_min_cost_function_and_vopt => valid_in_min_cost_function_and_vopt,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              d_voltage_per_switching_state => d_voltage_per_switching_state_sig,  -- sfix24_En11
              q_voltage_per_switching_state => q_voltage_per_switching_state_sig,  -- sfix24_En11
              x_voltage_per_switching_state => x_voltage_per_switching_state_sig,  -- sfix24_En11
              y_voltage_per_switching_state => y_voltage_per_switching_state_sig,  -- sfix24_En11
              d_voltage_per_switching_state_AXI => d_voltage_per_switching_state_AXI_sig,  -- sfix24_En11
              q_voltage_per_switching_state_AXI => q_voltage_per_switching_state_AXI_sig,  -- sfix24_En11
              x_voltage_per_switching_state_AXI => x_voltage_per_switching_state_AXI_sig,  -- sfix24_En11
              y_voltage_per_switching_state_AXI => y_voltage_per_switching_state_AXI_sig,  -- sfix24_En11
              done => done_sig  -- ufix1
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  d_voltage_per_switching_state <= d_voltage_per_switching_state_sig;

  q_voltage_per_switching_state <= q_voltage_per_switching_state_sig;

  x_voltage_per_switching_state <= x_voltage_per_switching_state_sig;

  y_voltage_per_switching_state <= y_voltage_per_switching_state_sig;

  d_voltage_per_switching_state_AXI <= d_voltage_per_switching_state_AXI_sig;

  q_voltage_per_switching_state_AXI <= q_voltage_per_switching_state_AXI_sig;

  x_voltage_per_switching_state_AXI <= x_voltage_per_switching_state_AXI_sig;

  y_voltage_per_switching_state_AXI <= y_voltage_per_switching_state_AXI_sig;

END rtl;

