
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102798                       # Number of seconds simulated
sim_ticks                                102797829609                       # Number of ticks simulated
final_tick                               632435546919                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126497                       # Simulator instruction rate (inst/s)
host_op_rate                                   159952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5891999                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901136                       # Number of bytes of host memory used
host_seconds                                 17447.02                       # Real time elapsed on the host
sim_insts                                  2207002210                       # Number of instructions simulated
sim_ops                                    2790686398                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       781056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       253312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1037440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       805632                       # Number of bytes written to this memory
system.physmem.bytes_written::total            805632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1979                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8105                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6294                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6294                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7597981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2464177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10092042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7837053                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7837053                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7837053                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7597981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2464177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17929094                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246517578                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21387055                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17423103                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1907368                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8471262                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8103450                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231279                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86559                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192942641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120302834                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21387055                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10334729                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25419244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5676208                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7384073                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799216                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229486582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204067338     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722803      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134536      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292438      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954001      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090065      0.48%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          747802      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939832      0.85%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12537767      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229486582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086757                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.488009                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190680737                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9684949                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25270276                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116531                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734085                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642824                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6539                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145221384                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51769                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734085                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190939696                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6489733                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2074029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134621                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1114406                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145009437                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        429047                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556998                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3567                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202908411                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675800242                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675800242                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34457705                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16506                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3593289                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13946220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7840211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1726135                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144490272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137159332                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79111                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20030400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41397679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229486582                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302793                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171637357     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24373948     10.62%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12312021      5.37%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989628      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579717      2.87%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2577399      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3182355      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780791      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53366      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229486582                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962668     75.31%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146328     11.45%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169344     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113725646     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007126      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609507      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7800973      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137159332                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556388                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278340                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009320                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505162697                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164553961                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133352286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138437672                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148944                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1794620                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          706                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       130645                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          546                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734085                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5761659                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       302815                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144522858                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13946220                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7840211                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16506                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        238149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12482                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          706                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136272                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199651                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134575878                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13479760                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21280400                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209432                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7800640                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545908                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133355393                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133352286                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79202308                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213459067                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540944                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371042                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22065647                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1928488                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225752497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396204                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175980019     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324313     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817063      4.79%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819923      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657456      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1547794      0.69%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534906      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098259      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972764      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225752497                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972764                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367311743                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292798164                       # The number of ROB writes
system.switch_cpus0.timesIdled                2836819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17030996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465176                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465176                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405651                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405651                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608393721                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183753663                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137906978                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246517578                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22361168                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18129492                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060603                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9157243                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8469285                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2427361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97153                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193746495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124667440                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22361168                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10896646                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27446844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6286762                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3522273                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11974000                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2058889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228915226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.669096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201468382     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1912253      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3472101      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3215594      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2041488      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1677314      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          960894      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          992567      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13174633      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228915226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090708                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505714                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191774902                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5511758                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27381525                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47645                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4199391                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3881519                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153064379                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4199391                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192265034                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1242872                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3144842                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26908900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1154182                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152933802                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        190980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       497350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216897058                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    712390337                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    712390337                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178507153                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38389902                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35150                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17574                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4263077                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14452385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7468304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1654960                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151935628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143448727                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       121022                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22958495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48372076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    228915226                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299706                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167066941     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26173366     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14080585      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7140367      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8511227      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2759331      1.21%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2579764      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       456217      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       147428      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228915226                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         432206     59.47%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151207     20.81%     80.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143366     19.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120634632     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2056634      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17576      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13295595      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7444290      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143448727                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.581901                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             726779                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516660481                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    174929488                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140348939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144175506                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       277432                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2815557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96498                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4199391                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         841734                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       118591                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151970776                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8841                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14452385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7468304                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17574                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1099042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1149153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2248195                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141383051                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12827499                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2065676                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20271629                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19958608                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7444130                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.573521                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140348975                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140348939                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80988886                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        225637247                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.569326                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358934                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103962006                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128007521                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23963573                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2086742                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224715835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569642                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369334                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170808135     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24816204     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12872620      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4134384      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5684568      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1904713      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1103009      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       974582      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2417620      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224715835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103962006                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128007521                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19008634                       # Number of memory references committed
system.switch_cpus1.commit.loads             11636828                       # Number of loads committed
system.switch_cpus1.commit.membars              17574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18476561                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115324850                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2640113                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2417620                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374269309                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308141609                       # The number of ROB writes
system.switch_cpus1.timesIdled                3004420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17602352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103962006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128007521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103962006                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.371228                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.371228                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421722                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421722                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       635883280                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196403967                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141220280                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35148                       # number of misc regfile writes
system.l20.replacements                          6112                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1081238                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38880                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.809619                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11965.500712                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.631274                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3110.120330                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             8.284639                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17674.463045                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.365158                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000294                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094913                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539382                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89204                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89204                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37370                       # number of Writeback hits
system.l20.Writeback_hits::total                37370                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89204                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89204                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89204                       # number of overall hits
system.l20.overall_hits::total                  89204                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6102                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6112                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6102                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6112                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6102                       # number of overall misses
system.l20.overall_misses::total                 6112                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1934386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1246223508                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1248157894                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1934386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1246223508                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1248157894                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1934386                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1246223508                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1248157894                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95306                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95316                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37370                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37370                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95306                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95316                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95306                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95316                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064025                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.064124                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064025                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.064124                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064025                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.064124                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204231.974435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204214.315118                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204231.974435                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204214.315118                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204231.974435                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204214.315118                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4395                       # number of writebacks
system.l20.writebacks::total                     4395                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6102                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6112                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6102                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6112                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6102                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6112                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    880282186                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    881616905                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    880282186                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    881616905                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    880282186                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    881616905                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064025                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.064124                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064025                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.064124                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064025                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.064124                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144261.256309                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144243.603567                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144261.256309                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144243.603567                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144261.256309                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144243.603567                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1993                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          475880                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34761                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.690055                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7068.768228                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996815                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1011.756103                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           113.550009                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24559.928845                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215722                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030876                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003465                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.749510                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38575                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38575                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11643                       # number of Writeback hits
system.l21.Writeback_hits::total                11643                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38575                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38575                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38575                       # number of overall hits
system.l21.overall_hits::total                  38575                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1979                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1993                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1979                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1993                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1979                       # number of overall misses
system.l21.overall_misses::total                 1993                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2758936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    406945286                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      409704222                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2758936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    406945286                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       409704222                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2758936                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    406945286                       # number of overall miss cycles
system.l21.overall_miss_latency::total      409704222                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40554                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40568                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11643                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11643                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40554                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40568                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40554                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40568                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.048799                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.049127                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.048799                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.049127                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.048799                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.049127                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205631.776655                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205571.611641                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205631.776655                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205571.611641                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 197066.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205631.776655                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205571.611641                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1899                       # number of writebacks
system.l21.writebacks::total                     1899                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1979                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1993                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1979                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1993                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1979                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1993                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    287934082                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    289847858                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    287934082                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    289847858                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1913776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    287934082                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    289847858                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.048799                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.049127                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.048799                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.049127                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.048799                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.049127                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145494.735725                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145432.944305                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145494.735725                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145432.944305                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 136698.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145494.735725                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145432.944305                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.631268                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011806856                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849738.310786                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.631268                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799206                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799206                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799206                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2122386                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2122386                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799216                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799216                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799216                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799216                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95306                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966782                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95562                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1998.354806                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585201                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414799                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382610                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382610                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677237                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677237                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16362                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059847                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059847                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396713                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396713                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396788                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396788                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396788                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396788                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34108886320                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34108886320                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8252320                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8252320                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34117138640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34117138640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34117138640                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34117138640                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456635                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456635                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456635                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456635                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036803                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036803                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021498                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021498                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021498                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85978.746146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85978.746146                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 110030.933333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 110030.933333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85983.292438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85983.292438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85983.292438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85983.292438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37370                       # number of writebacks
system.cpu0.dcache.writebacks::total            37370                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301407                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301407                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301482                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301482                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301482                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95306                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95306                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95306                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95306                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7346628871                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7346628871                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7346628871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7346628871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7346628871                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7346628871                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77084.641796                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77084.641796                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77084.641796                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77084.641796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77084.641796                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77084.641796                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996807                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015021837                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192271.786177                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996807                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11973985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11973985                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11973985                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11973985                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11973985                       # number of overall hits
system.cpu1.icache.overall_hits::total       11973985                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3332484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3332484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3332484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3332484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11974000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11974000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11974000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11974000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11974000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11974000                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222165.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222165.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222165.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2886336                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2886336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2886336                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206166.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206166.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40554                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169201249                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40810                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4146.073242                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.005212                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.994788                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910177                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089823                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9639688                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9639688                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7338423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7338423                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17574                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17574                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16978111                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16978111                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16978111                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16978111                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121971                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121971                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121971                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121971                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121971                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121971                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11365854496                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11365854496                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11365854496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11365854496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11365854496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11365854496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9761659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9761659                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7338423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7338423                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17100082                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17100082                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17100082                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17100082                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93184.892278                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93184.892278                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93184.892278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93184.892278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93184.892278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93184.892278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11643                       # number of writebacks
system.cpu1.dcache.writebacks::total            11643                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81417                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81417                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81417                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81417                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81417                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40554                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40554                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40554                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40554                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40554                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2937714734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2937714734                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2937714734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2937714734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2937714734                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2937714734                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004154                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72439.580165                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72439.580165                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72439.580165                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72439.580165                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72439.580165                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72439.580165                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
