INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_5/synth/timing/xsim/uart_transceiver_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-311] analyzing module baud_controller_0
INFO: [VRFC 10-311] analyzing module check_incomming_mes
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-311] analyzing module receiver_baud
INFO: [VRFC 10-311] analyzing module receiver_flags
INFO: [VRFC 10-311] analyzing module receiver_stages
INFO: [VRFC 10-311] analyzing module transmit_module
INFO: [VRFC 10-311] analyzing module transmitter_WR_module
INFO: [VRFC 10-311] analyzing module trasmitter_baud
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module uart_transceiver
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transceiver_tb
INFO: [VRFC 10-2458] undeclared symbol Tx_BUSY, assumed default net type wire [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_FERROR, assumed default net type wire [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_PERROR, assumed default net type wire [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol Rx_VALID, assumed default net type wire [/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/uart_transceiver_tb.v:14]
