info x 37 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 memory
term mark 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 34 10 0 257 2 0 0 0 0 0 1 1 0 rwInstd_logicRISING_EDGENone
var add 2 5 0 36 11 0 257 2 0 0 0 0 0 1 1 0 addressInstd_logic_vectorRISING_EDGENone
var add 3 31 0 36 12 0 257 2 0 0 0 0 0 1 1 0 dbusInOutstd_logic_vectorRISING_EDGENone
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 109 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 1 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 1 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 2 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 000000
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000000100
cell fill 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000000000000000100
time info 1 1 10 10 50 50 0 1 0 0 0 0 0 0 0 0 ns
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 mem.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 2 -1 2 5 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = mem.vhd
Thu Dec 09 21:48:28 2004
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
