# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CodeLock.srcs/sources_1/imports/tmp/button.vhd" \
"../../../../CodeLock.srcs/sim_1/imports/MozillaDownloads/tb_EdgeDetector.vhd" \

# Do not sort compile order
nosort
