  module correctness:
  output A,B,C ,D, E, F, G;

signal SL1 in 
signal SL2 in 

  (present SL1 then emit SL2 else nothing end present)
  ||
  (present SL2 then emit SL1 else nothing end present)
  
end signal
end signal

  end module