Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Oct 15 16:28:52 2024
| Host         : DonGun running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axispi_wrapper_control_sets_placed.rpt
| Design       : axispi_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           10 |
| Yes          | No                    | No                     |             145 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                    Enable Signal                                                                    |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                              |                                                                                                                                                     |                1 |              2 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/spi_axi_lite_0/inst/shft_reg[14]_srl14_i_1_n_0                                                                                             |                                                                                                                                                     |                2 |              3 |         1.50 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                     | axispi_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                     | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                     | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2               | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0       | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0      | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                            | axispi_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                2 |              6 |         3.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2               |                                                                                                                                                     |                3 |              9 |         3.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                     | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1 |                                                                                                                                                     |                4 |             12 |         3.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                            |                                                                                                                                                     |                3 |             13 |         4.33 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                     |                                                                                                                                                     |                3 |             13 |         4.33 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                    |                                                                                                                                                     |                4 |             13 |         3.25 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                     |                                                                                                                                                     |                2 |             14 |         7.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                            |                                                                                                                                                     |                2 |             14 |         7.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                                                                                                                                                     |                3 |             16 |         5.33 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                          |                                                                                                                                                     |                4 |             17 |         4.25 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                          |                                                                                                                                                     |                4 |             17 |         4.25 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                          |                                                                                                                                                     |                4 |             17 |         4.25 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]              |                                                                                                                                                     |                3 |             17 |         5.67 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/spi_axi_lite_0/inst/count0                                                                                                                 | axispi_i/spi_axi_lite_0/inst/count0[31]_i_1_n_0                                                                                                     |                7 |             32 |         4.57 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 | axispi_i/spi_axi_lite_0/inst/count1_0                                                                                                               | axispi_i/spi_axi_lite_0/inst/count0[31]_i_1_n_0                                                                                                     |                8 |             32 |         4.00 |
|  axispi_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                     |                                                                                                                                                     |               21 |             87 |         4.14 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


