###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Wed Mar 19 19:53:00 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[126]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[126] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.823
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.296
     = Beginpoint Arrival Time       0.296
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                               |                   |              |       |  Time   |   Time   | 
     |-------------------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance             | CLK ^             |              |       |   0.296 |    0.273 | 
     | psum_mem_instance             | CLK ^ -> Q[126] ^ | sram_w8_160b | 0.433 |   0.729 |    0.706 | 
     | FE_OCPC4296_FE_OFN77_out_126_ | I ^ -> Z ^        | BUFFD16      | 0.094 |   0.823 |    0.800 | 
     |                               | out[126] ^        |              | 0.000 |   0.823 |    0.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin mac_array_instance/col_idx_7__mac_col_
inst/mac_8in_instance/product3_reg_13_/CP 
Endpoint:   mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/
product3_reg_13_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/Q        
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.285
- Setup                         0.103
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.182
- Arrival Time                  1.196
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.282
     = Beginpoint Arrival Time       0.282
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_7__mac_col_inst/query_q | CP ^         |          |       |   0.282 |    0.268 | 
     | _reg_27_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/query_q | CP ^ -> Q v  | DFQD4    | 0.173 |   0.455 |    0.441 | 
     | _reg_27_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B1 v -> ZN v | MOAI22D1 | 0.078 |   0.533 |    0.519 | 
     | _instance/FE_RC_3773_0                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | I v -> Z v   | CKBD4    | 0.050 |   0.583 |    0.568 | 
     | _instance/FE_PSC4707_n1107                         |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B1 v -> ZN ^ | OAI22D4  | 0.045 |   0.628 |    0.613 | 
     | _instance/U1117                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A ^ -> S v   | FA1D1    | 0.152 |   0.780 |    0.766 | 
     | _instance/U1118                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A v -> CO v  | FA1D1    | 0.162 |   0.942 |    0.928 | 
     | _instance/U151                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 v -> ZN ^ | NR2XD2   | 0.047 |   0.989 |    0.974 | 
     | _instance/U325                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 ^ -> ZN v | OAI21D4  | 0.041 |   1.030 |    1.015 | 
     | _instance/U1136                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | I v -> ZN ^  | CKND2    | 0.030 |   1.060 |    1.045 | 
     | _instance/FE_OCPC4205_n1244                        |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 ^ -> ZN v | OAI21D4  | 0.024 |   1.084 |    1.069 | 
     | _instance/U293                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B v -> ZN ^  | AOI21D2  | 0.051 |   1.135 |    1.121 | 
     | _instance/FE_RC_5040_0                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 ^ -> Z ^  | XOR2D1   | 0.061 |   1.196 |    1.182 | 
     | _instance/U86                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.196 |    1.182 | 
     | _instance/product3_reg_13_                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[96]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[96] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.814
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.296
     = Beginpoint Arrival Time       0.296
     +----------------------------------------------------------------------------------+ 
     |     Instance      |       Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                  |              |       |  Time   |   Time   | 
     |-------------------+------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^            |              |       |   0.296 |    0.282 | 
     | psum_mem_instance | CLK ^ -> Q[96] ^ | sram_w8_160b | 0.410 |   0.707 |    0.692 | 
     | FE_OFC128_out_96_ | I ^ -> Z ^       | BUFFD16      | 0.090 |   0.797 |    0.783 | 
     |                   | out[96] ^        |              | 0.017 |   0.814 |    0.800 | 
     +----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[107]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[107] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.812
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.296
     = Beginpoint Arrival Time       0.296
     +------------------------------------------------------------------------------------+ 
     |      Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                    |                   |              |       |  Time   |   Time   | 
     |--------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^             |              |       |   0.296 |    0.284 | 
     | psum_mem_instance  | CLK ^ -> Q[107] ^ | sram_w8_160b | 0.415 |   0.711 |    0.699 | 
     | FE_OFC106_out_107_ | I ^ -> Z ^        | BUFFD16      | 0.100 |   0.811 |    0.799 | 
     |                    | out[107] ^        |              | 0.002 |   0.812 |    0.800 | 
     +------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin mac_array_instance/col_idx_7__mac_col_
inst/mac_8in_instance/product3_reg_14_/CP 
Endpoint:   mac_array_instance/col_idx_7__mac_col_inst/mac_8in_instance/
product3_reg_14_/D (^) checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/Q        
(v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.285
- Setup                         0.103
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.182
- Arrival Time                  1.193
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.282
     = Beginpoint Arrival Time       0.282
     +-----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                                    |              |          |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+---------+----------| 
     | mac_array_instance/col_idx_7__mac_col_inst/query_q | CP ^         |          |       |   0.282 |    0.271 | 
     | _reg_27_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/query_q | CP ^ -> Q v  | DFQD4    | 0.173 |   0.455 |    0.444 | 
     | _reg_27_                                           |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B1 v -> ZN v | MOAI22D1 | 0.078 |   0.533 |    0.522 | 
     | _instance/FE_RC_3773_0                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | I v -> Z v   | CKBD4    | 0.050 |   0.583 |    0.571 | 
     | _instance/FE_PSC4707_n1107                         |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B1 v -> ZN ^ | OAI22D4  | 0.045 |   0.628 |    0.616 | 
     | _instance/U1117                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A ^ -> S v   | FA1D1    | 0.152 |   0.780 |    0.768 | 
     | _instance/U1118                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A v -> CO v  | FA1D1    | 0.162 |   0.942 |    0.931 | 
     | _instance/U151                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 v -> ZN ^ | NR2XD2   | 0.047 |   0.989 |    0.977 | 
     | _instance/U325                                     |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 ^ -> ZN v | OAI21D4  | 0.041 |   1.030 |    1.018 | 
     | _instance/U1136                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 v -> ZN ^ | AOI21D2  | 0.043 |   1.072 |    1.061 | 
     | _instance/U1711                                    |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | B ^ -> ZN v  | OAI21D2  | 0.048 |   1.121 |    1.109 | 
     | _instance/FE_RC_5316_0                             |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | A1 v -> Z ^  | XOR2D1   | 0.073 |   1.193 |    1.182 | 
     | _instance/U89                                      |              |          |       |         |          | 
     | mac_array_instance/col_idx_7__mac_col_inst/mac_8in | D ^          | DFKCNQD1 | 0.000 |   1.193 |    1.182 | 
     | _instance/product3_reg_14_                         |              |          |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------+ 

