// Seed: 2596824053
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output tri1 id_1;
  logic id_3;
  assign id_1 = {id_2{1}} & id_3;
  logic id_4;
  assign #1 id_3[-1'b0] = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wand id_12,
    input supply0 id_13,
    input supply1 id_14
);
  logic id_16;
  ;
  wire id_17;
  assign id_0 = id_12;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  assign id_17 = id_4;
  assign id_0  = -1;
endmodule
