

================================================================
== Vivado HLS Report for 'fir_hw'
================================================================
* Date:           Tue Nov  6 15:57:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HET_gyak4
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbv484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     8.454|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  512|  512|  512|  512|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_shift  |  254|  254|         2|          -|          -|   127|    no    |
        |- for_mac    |  256|  256|         2|          -|          -|   128|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_2)
	4  / (tmp_2)
3 --> 
	2  / true
4 --> 
	5  / (!tmp)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %input_V), !map !93"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %res_V), !map !97"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @fir_hw_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %0" [../_src/fir_hw.cpp:150]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.03>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i7 [ -1, %codeRepl1 ], [ %i_1, %1 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%tmp_2 = icmp eq i7 %i, 0" [../_src/fir_hw.cpp:150]   --->   Operation 11 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %2, label %1" [../_src/fir_hw.cpp:150]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.37ns)   --->   "%i_1 = add i7 %i, -1" [../_src/fir_hw.cpp:152]   --->   Operation 14 'add' 'i_1' <Predicate = (!tmp_2)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5 = zext i7 %i_1 to i64" [../_src/fir_hw.cpp:152]   --->   Operation 15 'zext' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tomb_V_addr = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_5" [../_src/fir_hw.cpp:152]   --->   Operation 16 'getelementptr' 'tomb_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.66ns)   --->   "%tomb_V_load = load i24* %tomb_V_addr, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 17 'load' 'tomb_V_load' <Predicate = (!tmp_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_V_read = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %input_V)" [../_src/fir_hw.cpp:155]   --->   Operation 18 'read' 'input_V_read' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.66ns)   --->   "store i24 %input_V_read, i24* getelementptr inbounds ([128 x i24]* @tomb_V, i64 0, i64 0), align 16" [../_src/fir_hw.cpp:155]   --->   Operation 19 'store' <Predicate = (tmp_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (1.06ns)   --->   "br label %3" [../_src/fir_hw.cpp:158]   --->   Operation 20 'br' <Predicate = (tmp_2)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [../_src/fir_hw.cpp:151]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = zext i7 %i to i64" [../_src/fir_hw.cpp:152]   --->   Operation 22 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (2.66ns)   --->   "%tomb_V_load = load i24* %tomb_V_addr, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 23 'load' 'tomb_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tomb_V_addr_1 = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_3" [../_src/fir_hw.cpp:152]   --->   Operation 24 'getelementptr' 'tomb_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.66ns)   --->   "store i24 %tomb_V_load, i24* %tomb_V_addr_1, align 4" [../_src/fir_hw.cpp:152]   --->   Operation 25 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %0" [../_src/fir_hw.cpp:150]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.94>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i45 [ 0, %2 ], [ %acc_V, %4 ]"   --->   Operation 27 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i1 = phi i8 [ 127, %2 ], [ %i_2, %4 ]"   --->   Operation 28 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i1_cast = sext i8 %i1 to i32" [../_src/fir_hw.cpp:158]   --->   Operation 29 'sext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i1, i32 7)" [../_src/fir_hw.cpp:158]   --->   Operation 30 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 31 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %4" [../_src/fir_hw.cpp:158]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = zext i32 %i1_cast to i64" [../_src/fir_hw.cpp:160]   --->   Operation 33 'zext' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%coeff_hw_V_addr = getelementptr [128 x i15]* @coeff_hw_V, i64 0, i64 %tmp_7" [../_src/fir_hw.cpp:160]   --->   Operation 34 'getelementptr' 'coeff_hw_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.66ns)   --->   "%coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2" [../_src/fir_hw.cpp:160]   --->   Operation 35 'load' 'coeff_hw_V_load' <Predicate = (!tmp)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tomb_V_addr_2 = getelementptr [128 x i24]* @tomb_V, i64 0, i64 %tmp_7" [../_src/fir_hw.cpp:160]   --->   Operation 36 'getelementptr' 'tomb_V_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.66ns)   --->   "%tomb_V_load_1 = load i24* %tomb_V_addr_2, align 4" [../_src/fir_hw.cpp:160]   --->   Operation 37 'load' 'tomb_V_load_1' <Predicate = (!tmp)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_4 : Operation 38 [1/1] (1.39ns)   --->   "%i_2 = add i8 %i1, -1" [../_src/fir_hw.cpp:158]   --->   Operation 38 'add' 'i_2' <Predicate = (!tmp)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%signbit = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 39 'bitselect' 'signbit' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_2 = call i24 @_ssdm_op_PartSelect.i24.i45.i32.i32(i45 %p_Val2_s, i32 17, i32 40)" [../_src/fir_hw.cpp:163]   --->   Operation 40 'partselect' 'p_Val2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 16)" [../_src/fir_hw.cpp:163]   --->   Operation 41 'bitselect' 'tmp_16' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 40)" [../_src/fir_hw.cpp:163]   --->   Operation 42 'bitselect' 'tmp_17' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_18 = trunc i45 %p_Val2_s to i1" [../_src/fir_hw.cpp:160]   --->   Operation 43 'trunc' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_1 = or i1 %tmp_18, %tmp_16" [../_src/fir_hw.cpp:160]   --->   Operation 44 'or' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_8 = call i15 @_ssdm_op_PartSelect.i15.i45.i32.i32(i45 %p_Val2_s, i32 1, i32 15)" [../_src/fir_hw.cpp:160]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_8, i1 %tmp_1)" [../_src/fir_hw.cpp:160]   --->   Operation 46 'bitconcatenate' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.49ns) (out node of the LUT)   --->   "%tmp_s = icmp ne i16 %tmp_9, 0" [../_src/fir_hw.cpp:163]   --->   Operation 47 'icmp' 'tmp_s' <Predicate = (tmp)> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%qb_assign = and i1 %tmp_s, %signbit" [../_src/fir_hw.cpp:163]   --->   Operation 48 'and' 'qb_assign' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4 = zext i1 %qb_assign to i24" [../_src/fir_hw.cpp:163]   --->   Operation 49 'zext' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.63ns) (out node of the LUT)   --->   "%p_Val2_3 = add i24 %p_Val2_2, %tmp_4" [../_src/fir_hw.cpp:163]   --->   Operation 50 'add' 'p_Val2_3' <Predicate = (tmp)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_3, i32 23)" [../_src/fir_hw.cpp:163]   --->   Operation 51 'bitselect' 'newsignbit' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node carry)   --->   "%tmp_6 = xor i1 %newsignbit, true" [../_src/fir_hw.cpp:163]   --->   Operation 52 'xor' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.61ns) (out node of the LUT)   --->   "%carry = and i1 %tmp_17, %tmp_6" [../_src/fir_hw.cpp:163]   --->   Operation 53 'and' 'carry' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_s, i32 41)" [../_src/fir_hw.cpp:163]   --->   Operation 54 'bitselect' 'tmp_20' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i45.i32.i32(i45 %p_Val2_s, i32 42, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 55 'partselect' 'tmp_10' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.86ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_10, -1" [../_src/fir_hw.cpp:163]   --->   Operation 56 'icmp' 'Range2_all_ones' <Predicate = (tmp)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i45.i32.i32(i45 %p_Val2_s, i32 41, i32 44)" [../_src/fir_hw.cpp:163]   --->   Operation 57 'partselect' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.08ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_11, -1" [../_src/fir_hw.cpp:163]   --->   Operation 58 'icmp' 'Range1_all_ones' <Predicate = (tmp)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.08ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_11, 0" [../_src/fir_hw.cpp:163]   --->   Operation 59 'icmp' 'Range1_all_zeros' <Predicate = (tmp)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros" [../_src/fir_hw.cpp:163]   --->   Operation 60 'select' 'deleted_zeros' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%tmp_12 = xor i1 %tmp_20, true" [../_src/fir_hw.cpp:163]   --->   Operation 61 'xor' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%p_41_i = and i1 %Range2_all_ones, %tmp_12" [../_src/fir_hw.cpp:163]   --->   Operation 62 'and' 'p_41_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node brmerge40_demorgan_i)   --->   "%deleted_ones = select i1 %carry, i1 %p_41_i, i1 %Range1_all_ones" [../_src/fir_hw.cpp:163]   --->   Operation 63 'select' 'deleted_ones' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.61ns)   --->   "%p_38_i = and i1 %carry, %Range1_all_ones" [../_src/fir_hw.cpp:163]   --->   Operation 64 'and' 'p_38_i' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%p_not_i = xor i1 %deleted_zeros, true" [../_src/fir_hw.cpp:163]   --->   Operation 65 'xor' 'p_not_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%brmerge_i = or i1 %newsignbit, %p_not_i" [../_src/fir_hw.cpp:163]   --->   Operation 66 'or' 'brmerge_i' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.61ns)   --->   "%tmp_13 = xor i1 %signbit, true" [../_src/fir_hw.cpp:163]   --->   Operation 67 'xor' 'tmp_13' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i_i)   --->   "%overflow = and i1 %brmerge_i, %tmp_13" [../_src/fir_hw.cpp:163]   --->   Operation 68 'and' 'overflow' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.62ns) (out node of the LUT)   --->   "%brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones" [../_src/fir_hw.cpp:163]   --->   Operation 69 'and' 'brmerge40_demorgan_i' <Predicate = (tmp)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %p_38_i, %brmerge40_demorgan_i" [../_src/fir_hw.cpp:163]   --->   Operation 70 'or' 'tmp1_demorgan' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [../_src/fir_hw.cpp:163]   --->   Operation 71 'xor' 'tmp1' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.61ns) (out node of the LUT)   --->   "%underflow = and i1 %signbit, %tmp1" [../_src/fir_hw.cpp:163]   --->   Operation 72 'and' 'underflow' <Predicate = (tmp)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.62ns) (out node of the LUT)   --->   "%brmerge_i_i = or i1 %underflow, %overflow" [../_src/fir_hw.cpp:163]   --->   Operation 73 'or' 'brmerge_i_i' <Predicate = (tmp)> <Delay = 0.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp2 = or i1 %brmerge40_demorgan_i, %tmp_13" [../_src/fir_hw.cpp:163]   --->   Operation 74 'or' 'tmp2' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%underflow_not = or i1 %tmp2, %p_38_i" [../_src/fir_hw.cpp:163]   --->   Operation 75 'or' 'underflow_not' <Predicate = (tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.66ns) (out node of the LUT)   --->   "%p_Val2_5_mux = select i1 %brmerge_i_i, i24 8388607, i24 %p_Val2_3" [../_src/fir_hw.cpp:163]   --->   Operation 76 'select' 'p_Val2_5_mux' <Predicate = (tmp)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%p_Val2_5 = select i1 %underflow, i24 -8388608, i24 %p_Val2_3" [../_src/fir_hw.cpp:163]   --->   Operation 77 'select' 'p_Val2_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.66ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %underflow_not, i24 %p_Val2_5_mux, i24 %p_Val2_5" [../_src/fir_hw.cpp:163]   --->   Operation 78 'select' 'tmp_14' <Predicate = (tmp)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %res_V, i24 %tmp_14)" [../_src/fir_hw.cpp:163]   --->   Operation 79 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [../_src/fir_hw.cpp:165]   --->   Operation 80 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.45>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [../_src/fir_hw.cpp:159]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (2.66ns)   --->   "%coeff_hw_V_load = load i15* %coeff_hw_V_addr, align 2" [../_src/fir_hw.cpp:160]   --->   Operation 82 'load' 'coeff_hw_V_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 128> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%OP1_V_cast_cast = sext i15 %coeff_hw_V_load to i39" [../_src/fir_hw.cpp:160]   --->   Operation 83 'sext' 'OP1_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (2.66ns)   --->   "%tomb_V_load_1 = load i24* %tomb_V_addr_2, align 4" [../_src/fir_hw.cpp:160]   --->   Operation 84 'load' 'tomb_V_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i24 %tomb_V_load_1 to i39" [../_src/fir_hw.cpp:160]   --->   Operation 85 'sext' 'OP2_V_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (2.84ns)   --->   "%p_Val2_1 = mul i39 %OP1_V_cast_cast, %OP2_V_cast_cast" [../_src/fir_hw.cpp:160]   --->   Operation 86 'mul' 'p_Val2_1' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i39 %p_Val2_1 to i45" [../_src/fir_hw.cpp:160]   --->   Operation 87 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.95ns)   --->   "%acc_V = add i45 %p_Val2_s, %tmp_4_cast" [../_src/fir_hw.cpp:160]   --->   Operation 88 'add' 'acc_V' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %3" [../_src/fir_hw.cpp:158]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../_src/fir_hw.cpp:152) [10]  (1.06 ns)

 <State 2>: 4.04ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../_src/fir_hw.cpp:152) [10]  (0 ns)
	'add' operation ('i', ../_src/fir_hw.cpp:152) [17]  (1.37 ns)
	'getelementptr' operation ('tomb_V_addr', ../_src/fir_hw.cpp:152) [19]  (0 ns)
	'load' operation ('tomb_V_load', ../_src/fir_hw.cpp:152) on array 'tomb_V' [20]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('tomb_V_load', ../_src/fir_hw.cpp:152) on array 'tomb_V' [20]  (2.66 ns)
	'store' operation (../_src/fir_hw.cpp:152) of variable 'tomb_V_load', ../_src/fir_hw.cpp:152 on array 'tomb_V' [22]  (2.66 ns)

 <State 4>: 6.94ns
The critical path consists of the following:
	'phi' operation ('acc.V') with incoming values : ('acc.V', ../_src/fir_hw.cpp:160) [29]  (0 ns)
	'or' operation ('tmp_1', ../_src/fir_hw.cpp:160) [55]  (0 ns)
	'icmp' operation ('tmp_s', ../_src/fir_hw.cpp:163) [58]  (1.5 ns)
	'and' operation ('qb', ../_src/fir_hw.cpp:163) [59]  (0 ns)
	'add' operation ('__Val2__', ../_src/fir_hw.cpp:163) [61]  (1.64 ns)
	'xor' operation ('tmp_6', ../_src/fir_hw.cpp:163) [63]  (0 ns)
	'and' operation ('carry', ../_src/fir_hw.cpp:163) [64]  (0.616 ns)
	'select' operation ('deleted_ones', ../_src/fir_hw.cpp:163) [74]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', ../_src/fir_hw.cpp:163) [80]  (0.62 ns)
	'or' operation ('tmp1_demorgan', ../_src/fir_hw.cpp:163) [81]  (0 ns)
	'xor' operation ('tmp1', ../_src/fir_hw.cpp:163) [82]  (0 ns)
	'and' operation ('underflow', ../_src/fir_hw.cpp:163) [83]  (0.616 ns)
	'or' operation ('brmerge_i_i', ../_src/fir_hw.cpp:163) [84]  (0.62 ns)
	'select' operation ('p_Val2_5_mux', ../_src/fir_hw.cpp:163) [87]  (0.667 ns)
	'select' operation ('tmp_14', ../_src/fir_hw.cpp:163) [89]  (0.667 ns)

 <State 5>: 8.45ns
The critical path consists of the following:
	'load' operation ('coeff_hw_V_load', ../_src/fir_hw.cpp:160) on array 'coeff_hw_V' [39]  (2.66 ns)
	'mul' operation ('__Val2__', ../_src/fir_hw.cpp:160) [44]  (2.84 ns)
	'add' operation ('acc.V', ../_src/fir_hw.cpp:160) [46]  (2.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
