Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 05:23:38 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned/post_route_timing.rpt
| Design       : td_fused_top_tdf12_writeOutputs_unaligned
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
empty_fu_86_reg[2]/C           empty_fu_86_reg[12]/R          5.870         
empty_fu_86_reg[2]/C           empty_fu_86_reg[13]/R          5.870         
empty_fu_86_reg[2]/C           empty_fu_86_reg[14]/R          5.870         
empty_fu_86_reg[2]/C           empty_fu_86_reg[15]/R          5.870         
empty_fu_86_reg[2]/C           empty_fu_86_reg[10]/R          5.968         
empty_fu_86_reg[2]/C           empty_fu_86_reg[11]/R          5.968         
empty_fu_86_reg[2]/C           empty_fu_86_reg[8]/R           5.968         
empty_fu_86_reg[2]/C           empty_fu_86_reg[9]/R           5.968         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[0]/R       6.052         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[1]/R       6.052         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[2]/R       6.052         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[3]/R       6.052         
empty_fu_86_reg[2]/C           empty_fu_86_reg[4]/R           6.074         
empty_fu_86_reg[2]/C           empty_fu_86_reg[5]/R           6.074         
empty_fu_86_reg[2]/C           empty_fu_86_reg[6]/R           6.074         
empty_fu_86_reg[2]/C           empty_fu_86_reg[7]/R           6.074         
empty_fu_86_reg[2]/C           empty_fu_86_reg[0]/R           6.180         
empty_fu_86_reg[2]/C           empty_fu_86_reg[1]/R           6.180         
empty_fu_86_reg[2]/C           empty_fu_86_reg[2]/R           6.180         
empty_fu_86_reg[2]/C           empty_fu_86_reg[3]/R           6.180         
empty_fu_86_reg[2]/C           empty_fu_86_reg[12]/CE         6.190         
empty_fu_86_reg[2]/C           empty_fu_86_reg[13]/CE         6.190         
empty_fu_86_reg[2]/C           empty_fu_86_reg[14]/CE         6.190         
empty_fu_86_reg[2]/C           empty_fu_86_reg[15]/CE         6.190         
empty_fu_86_reg[2]/C           empty_fu_86_reg[0]/CE          6.201         
empty_fu_86_reg[2]/C           empty_fu_86_reg[1]/CE          6.201         
empty_fu_86_reg[2]/C           empty_fu_86_reg[2]/CE          6.201         
empty_fu_86_reg[2]/C           empty_fu_86_reg[3]/CE          6.201         
empty_fu_86_reg[2]/C           empty_fu_86_reg[10]/CE         6.213         
empty_fu_86_reg[2]/C           empty_fu_86_reg[11]/CE         6.213         
empty_fu_86_reg[2]/C           empty_fu_86_reg[8]/CE          6.213         
empty_fu_86_reg[2]/C           empty_fu_86_reg[9]/CE          6.213         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[10]/R      6.275         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[11]/R      6.275         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[8]/R       6.275         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[9]/R       6.275         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[4]/R       6.294         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[5]/R       6.294         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[6]/R       6.294         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[7]/R       6.294         
empty_fu_86_reg[2]/C           empty_fu_86_reg[4]/CE          6.296         
empty_fu_86_reg[2]/C           empty_fu_86_reg[5]/CE          6.296         
empty_fu_86_reg[2]/C           empty_fu_86_reg[6]/CE          6.296         
empty_fu_86_reg[2]/C           empty_fu_86_reg[7]/CE          6.296         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[12]/R      6.299         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[13]/R      6.299         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[14]/R      6.299         
outputChanIdx_3_reg[0]/C       outputChanIdx_3_reg[15]/R      6.299         
outputChanIdx_3_reg[0]/C       add_ln94_4_fu_296_p2/RSTC      6.492         
empty_fu_86_reg[2]/C           icmp_ln88_reg_429_reg[0]/D     6.707         
ap_done_reg_reg/C              empty_fu_86_reg[15]/D          7.047         
ap_done_reg_reg/C              empty_fu_86_reg[13]/D          7.061         
indices_01_read_reg_387_reg[2]/C
                               add_ln94_4_fu_296_p2/D[6]      7.073         
ap_done_reg_reg/C              empty_fu_86_reg[14]/D          7.104         
o_reg_131_reg[0]/C             outputRow_3_1_reg[5]/D         7.109         
indices_01_read_reg_387_reg[2]/C
                               add_ln94_4_fu_296_p2/D[5]      7.123         
ap_done_reg_reg/C              empty_fu_86_reg[12]/D          7.127         
ap_done_reg_reg/C              empty_fu_86_reg[11]/D          7.139         
ap_done_reg_reg/C              empty_fu_86_reg[9]/D           7.153         
ap_done_reg_reg/C              empty_fu_86_reg[10]/D          7.196         
ap_done_reg_reg/C              empty_fu_86_reg[8]/D           7.219         
o_reg_131_reg[0]/C             outputRow_3_0_reg[5]/D         7.228         
ap_done_reg_reg/C              empty_fu_86_reg[7]/D           7.253         
ap_done_reg_reg/C              empty_fu_86_reg[5]/D           7.267         
o_reg_131_reg[0]/C             outputRow_3_3_reg[9]/D         7.302         
indices_01_read_reg_387_reg[2]/C
                               add_ln94_4_fu_296_p2/D[7]      7.307         
ap_done_reg_reg/C              empty_fu_86_reg[6]/D           7.310         
ap_done_reg_reg/C              empty_fu_86_reg[4]/D           7.333         
indices_01_read_reg_387_reg[0]/C
                               add_ln94_4_fu_296_p2/D[2]      7.368         
indices_01_read_reg_387_reg[2]/C
                               add_ln94_4_fu_296_p2/D[4]      7.404         
ap_done_reg_reg/C              empty_fu_86_reg[3]/D           7.411         
o_reg_131_reg[0]/C             outputRow_3_3_reg[5]/D         7.439         
indices_01_read_reg_387_reg[1]/C
                               add_ln94_4_fu_296_p2/D[3]      7.443         
o_reg_131_reg[0]/C             outputRow_3_2_reg[9]/D         7.444         
ap_done_reg_reg/C              empty_fu_86_reg[2]/D           7.460         
o_reg_131_reg[0]/C             outputRow_3_3_reg[11]/D        7.494         
o_reg_131_reg[0]/C             outputRow_3_1_reg[9]/D         7.520         
ap_done_reg_reg/C              empty_fu_86_reg[1]/D           7.585         
o_reg_131_reg[0]/C             outputRow_3_3_reg[1]/D         7.601         
o_reg_131_reg[0]/C             outputRow_3_3_reg[10]/CE       7.629         
o_reg_131_reg[0]/C             outputRow_3_3_reg[1]/CE        7.629         
o_reg_131_reg[0]/C             outputRow_3_3_reg[2]/CE        7.629         
o_reg_131_reg[0]/C             outputRow_3_3_reg[3]/CE        7.629         
o_reg_131_reg[0]/C             outputRow_3_3_reg[5]/CE        7.629         
o_reg_131_reg[0]/C             outputRow_3_3_reg[6]/CE        7.629         
o_reg_131_reg[0]/C             outputRow_3_2_reg[10]/CE       7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[1]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[2]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[3]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[4]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[5]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[6]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_2_reg[7]/CE        7.647         
o_reg_131_reg[0]/C             outputRow_3_3_reg[13]/D        7.653         
o_reg_131_reg[0]/C             outputRow_3_0_reg[13]/D        7.655         
o_reg_131_reg[0]/C             outputRow_3_3_reg[2]/D         7.657         
o_reg_131_reg[0]/C             outputRow_3_0_reg[2]/D         7.680         
ap_done_reg_reg/C              empty_fu_86_reg[0]/D           7.698         
empty_fu_86_reg[1]/C           outputRow_3_1_reg[2]/CE        7.715         
empty_fu_86_reg[1]/C           outputRow_3_1_reg[3]/CE        7.715         



