// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/19/2023 16:11:41"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ControlUnit (
	clk,
	reset,
	RF_Rp_zero,
	I_data,
	PC_set,
	I_rd,
	D_rd,
	D_wr,
	RF_W_Wen,
	RF_Rp_Ren,
	RF_Rq_Ren,
	D_sel,
	RF_W_addr,
	RF_Rp_addr,
	RF_Rq_addr,
	RF_Sel,
	ALU_Sel,
	D_addr,
	RF_W_Data,
	I_addr);
input 	clk;
input 	reset;
input 	RF_Rp_zero;
input 	[15:0] I_data;
input 	[15:0] PC_set;
output 	I_rd;
output 	D_rd;
output 	D_wr;
output 	RF_W_Wen;
output 	RF_Rp_Ren;
output 	RF_Rq_Ren;
output 	D_sel;
output 	[3:0] RF_W_addr;
output 	[3:0] RF_Rp_addr;
output 	[3:0] RF_Rq_addr;
output 	[1:0] RF_Sel;
output 	[1:0] ALU_Sel;
output 	[7:0] D_addr;
output 	[7:0] RF_W_Data;
output 	[15:0] I_addr;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PCounter|Add0~0_combout ;
wire \PCounter|Add0~1 ;
wire \PCounter|Add0~3_combout ;
wire \PCounter|Add0~4 ;
wire \PCounter|Add0~6_combout ;
wire \PCounter|Add0~7 ;
wire \PCounter|Add0~9_combout ;
wire \PCounter|Add0~10 ;
wire \PCounter|Add0~12_combout ;
wire \PCounter|Add0~13 ;
wire \PCounter|Add0~15_combout ;
wire \PCounter|Add0~16 ;
wire \PCounter|Add0~18_combout ;
wire \PCounter|Add0~19 ;
wire \PCounter|Add0~21_combout ;
wire \PCounter|Add0~22 ;
wire \PCounter|Add0~24_combout ;
wire \PCounter|Add0~25 ;
wire \PCounter|Add0~27_combout ;
wire \PCounter|Add0~28 ;
wire \PCounter|Add0~30_combout ;
wire \PCounter|Add0~31 ;
wire \PCounter|Add0~33_combout ;
wire \PCounter|Add0~34 ;
wire \PCounter|Add0~36_combout ;
wire \PCounter|Add0~37 ;
wire \PCounter|Add0~39_combout ;
wire \PCounter|Add0~40 ;
wire \PCounter|Add0~42_combout ;
wire \PCounter|Add0~43 ;
wire \PCounter|Add0~45_combout ;
wire \Control|Selector8~0_combout ;
wire \PCounter|Add0~2_combout ;
wire \PC_set[0]~input_o ;
wire \PC_set[1]~input_o ;
wire \PC_set[2]~input_o ;
wire \PC_set[3]~input_o ;
wire \PC_set[4]~input_o ;
wire \PC_set[5]~input_o ;
wire \PC_set[6]~input_o ;
wire \PC_set[7]~input_o ;
wire \PC_set[8]~input_o ;
wire \PC_set[9]~input_o ;
wire \PC_set[10]~input_o ;
wire \PC_set[11]~input_o ;
wire \PC_set[12]~input_o ;
wire \PC_set[13]~input_o ;
wire \PC_set[14]~input_o ;
wire \PC_set[15]~input_o ;
wire \I_rd~output_o ;
wire \D_rd~output_o ;
wire \D_wr~output_o ;
wire \RF_W_Wen~output_o ;
wire \RF_Rp_Ren~output_o ;
wire \RF_Rq_Ren~output_o ;
wire \D_sel~output_o ;
wire \RF_W_addr[0]~output_o ;
wire \RF_W_addr[1]~output_o ;
wire \RF_W_addr[2]~output_o ;
wire \RF_W_addr[3]~output_o ;
wire \RF_Rp_addr[0]~output_o ;
wire \RF_Rp_addr[1]~output_o ;
wire \RF_Rp_addr[2]~output_o ;
wire \RF_Rp_addr[3]~output_o ;
wire \RF_Rq_addr[0]~output_o ;
wire \RF_Rq_addr[1]~output_o ;
wire \RF_Rq_addr[2]~output_o ;
wire \RF_Rq_addr[3]~output_o ;
wire \RF_Sel[0]~output_o ;
wire \RF_Sel[1]~output_o ;
wire \ALU_Sel[0]~output_o ;
wire \ALU_Sel[1]~output_o ;
wire \D_addr[0]~output_o ;
wire \D_addr[1]~output_o ;
wire \D_addr[2]~output_o ;
wire \D_addr[3]~output_o ;
wire \D_addr[4]~output_o ;
wire \D_addr[5]~output_o ;
wire \D_addr[6]~output_o ;
wire \D_addr[7]~output_o ;
wire \RF_W_Data[0]~output_o ;
wire \RF_W_Data[1]~output_o ;
wire \RF_W_Data[2]~output_o ;
wire \RF_W_Data[3]~output_o ;
wire \RF_W_Data[4]~output_o ;
wire \RF_W_Data[5]~output_o ;
wire \RF_W_Data[6]~output_o ;
wire \RF_W_Data[7]~output_o ;
wire \I_addr[0]~output_o ;
wire \I_addr[1]~output_o ;
wire \I_addr[2]~output_o ;
wire \I_addr[3]~output_o ;
wire \I_addr[4]~output_o ;
wire \I_addr[5]~output_o ;
wire \I_addr[6]~output_o ;
wire \I_addr[7]~output_o ;
wire \I_addr[8]~output_o ;
wire \I_addr[9]~output_o ;
wire \I_addr[10]~output_o ;
wire \I_addr[11]~output_o ;
wire \I_addr[12]~output_o ;
wire \I_addr[13]~output_o ;
wire \I_addr[14]~output_o ;
wire \I_addr[15]~output_o ;
wire \clk~input_o ;
wire \reset~input_o ;
wire \Control|stateReg.Decode~q ;
wire \I_data[12]~input_o ;
wire \I_data[13]~input_o ;
wire \I_data[14]~input_o ;
wire \Control|Selector8~1_combout ;
wire \Control|Selector8~2_combout ;
wire \Control|stateReg.Fetch~q ;
wire \Control|nextState.Load~1_combout ;
wire \Control|stateReg.Load~q ;
wire \I_data[15]~input_o ;
wire \Control|nextState.Load~0_combout ;
wire \Control|nextState.LDAI~0_combout ;
wire \Control|stateReg.LDAI~q ;
wire \Control|D_rd~combout ;
wire \Control|nextState.Store~1_combout ;
wire \Control|stateReg.Store~q ;
wire \Control|nextState.Store~0_combout ;
wire \Control|nextState.LoadConst~0_combout ;
wire \Control|stateReg.LoadConst~q ;
wire \Control|nextState.Add~0_combout ;
wire \Control|stateReg.Add~q ;
wire \Control|nextState.Subtract~0_combout ;
wire \Control|stateReg.Subtract~q ;
wire \Control|WideOr0~0_combout ;
wire \Control|WideOr0~combout ;
wire \Control|nextState.JumpIfZero~0_combout ;
wire \Control|stateReg.JumpIfZero~q ;
wire \Control|RF_Rp_addr~0_combout ;
wire \Control|WideOr4~combout ;
wire \I_data[8]~input_o ;
wire \Control|WideOr2~combout ;
wire \I_data[4]~input_o ;
wire \Control|Selector3~0_combout ;
wire \I_data[9]~input_o ;
wire \I_data[5]~input_o ;
wire \Control|Selector2~0_combout ;
wire \I_data[10]~input_o ;
wire \I_data[6]~input_o ;
wire \Control|Selector1~0_combout ;
wire \I_data[11]~input_o ;
wire \I_data[7]~input_o ;
wire \Control|Selector0~0_combout ;
wire \Control|WideOr2~0_combout ;
wire \Control|Selector7~0_combout ;
wire \Control|Selector6~0_combout ;
wire \Control|Selector5~0_combout ;
wire \Control|Selector4~0_combout ;
wire \I_data[0]~input_o ;
wire \Control|RF_Rq_addr[0]~0_combout ;
wire \I_data[1]~input_o ;
wire \Control|RF_Rq_addr[1]~1_combout ;
wire \I_data[2]~input_o ;
wire \Control|RF_Rq_addr[2]~2_combout ;
wire \I_data[3]~input_o ;
wire \Control|RF_Rq_addr[3]~3_combout ;
wire \Control|RF_s1~combout ;
wire \Control|D_addr03[0]~2_combout ;
wire \Control|D_addr03[1]~3_combout ;
wire \Control|D_addr03[2]~4_combout ;
wire \Control|D_addr03[3]~5_combout ;
wire \Control|D_addr47[0]~0_combout ;
wire \Control|D_addr47[1]~1_combout ;
wire \Control|D_addr47[2]~2_combout ;
wire \Control|D_addr47[3]~3_combout ;
wire \Control|RF_W_data03[0]~1_combout ;
wire \Control|RF_W_data03[1]~2_combout ;
wire \Control|RF_W_data03[2]~3_combout ;
wire \Control|RF_W_data03[3]~4_combout ;
wire \Control|RF_W_data47[0]~0_combout ;
wire \Control|RF_W_data47[1]~1_combout ;
wire \Control|RF_W_data47[2]~2_combout ;
wire \Control|RF_W_data47[3]~3_combout ;
wire \PCounter|PC_reg[0]~16_combout ;
wire \Control|stateReg.Init~q ;
wire \RF_Rp_zero~input_o ;
wire \Control|nextState.JumpIfZeroJmp~0_combout ;
wire \Control|stateReg.JumpIfZeroJmp~q ;
wire \PCounter|PC_reg[1]~18_combout ;
wire \PCounter|Add0~5_combout ;
wire \PCounter|PC_reg[0]~17 ;
wire \PCounter|PC_reg[1]~19_combout ;
wire \PCounter|Add0~8_combout ;
wire \PCounter|PC_reg[1]~20 ;
wire \PCounter|PC_reg[2]~21_combout ;
wire \PCounter|Add0~11_combout ;
wire \PCounter|PC_reg[2]~22 ;
wire \PCounter|PC_reg[3]~23_combout ;
wire \PCounter|Add0~14_combout ;
wire \PCounter|PC_reg[3]~24 ;
wire \PCounter|PC_reg[4]~25_combout ;
wire \PCounter|Add0~17_combout ;
wire \PCounter|PC_reg[4]~26 ;
wire \PCounter|PC_reg[5]~27_combout ;
wire \PCounter|Add0~20_combout ;
wire \PCounter|PC_reg[5]~28 ;
wire \PCounter|PC_reg[6]~29_combout ;
wire \PCounter|Add0~23_combout ;
wire \PCounter|PC_reg[6]~30 ;
wire \PCounter|PC_reg[7]~31_combout ;
wire \PCounter|Add0~26_combout ;
wire \PCounter|PC_reg[7]~32 ;
wire \PCounter|PC_reg[8]~33_combout ;
wire \PCounter|Add0~29_combout ;
wire \PCounter|PC_reg[8]~34 ;
wire \PCounter|PC_reg[9]~35_combout ;
wire \PCounter|Add0~32_combout ;
wire \PCounter|PC_reg[9]~36 ;
wire \PCounter|PC_reg[10]~37_combout ;
wire \PCounter|Add0~35_combout ;
wire \PCounter|PC_reg[10]~38 ;
wire \PCounter|PC_reg[11]~39_combout ;
wire \PCounter|Add0~38_combout ;
wire \PCounter|PC_reg[11]~40 ;
wire \PCounter|PC_reg[12]~41_combout ;
wire \PCounter|Add0~41_combout ;
wire \PCounter|PC_reg[12]~42 ;
wire \PCounter|PC_reg[13]~43_combout ;
wire \PCounter|Add0~44_combout ;
wire \PCounter|PC_reg[13]~44 ;
wire \PCounter|PC_reg[14]~45_combout ;
wire \PCounter|Add0~47_combout ;
wire \PCounter|PC_reg[14]~46 ;
wire \PCounter|PC_reg[15]~47_combout ;
wire [15:0] \InstructionReader|IR_reg ;
wire [15:0] \PCounter|PC_reg ;


cycloneiv_lcell_comb \PCounter|Add0~0 (
// Equation(s):
// \PCounter|Add0~0_combout  = (\PCounter|PC_reg [0] & (\InstructionReader|IR_reg [0] $ (VCC))) # (!\PCounter|PC_reg [0] & (\InstructionReader|IR_reg [0] & VCC))
// \PCounter|Add0~1  = CARRY((\PCounter|PC_reg [0] & \InstructionReader|IR_reg [0]))

	.dataa(\PCounter|PC_reg [0]),
	.datab(\InstructionReader|IR_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCounter|Add0~0_combout ),
	.cout(\PCounter|Add0~1 ));
// synopsys translate_off
defparam \PCounter|Add0~0 .lut_mask = 16'h6688;
defparam \PCounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~3 (
// Equation(s):
// \PCounter|Add0~3_combout  = (\PCounter|PC_reg [1] & ((\InstructionReader|IR_reg [1] & (\PCounter|Add0~1  & VCC)) # (!\InstructionReader|IR_reg [1] & (!\PCounter|Add0~1 )))) # (!\PCounter|PC_reg [1] & ((\InstructionReader|IR_reg [1] & (!\PCounter|Add0~1 )) 
// # (!\InstructionReader|IR_reg [1] & ((\PCounter|Add0~1 ) # (GND)))))
// \PCounter|Add0~4  = CARRY((\PCounter|PC_reg [1] & (!\InstructionReader|IR_reg [1] & !\PCounter|Add0~1 )) # (!\PCounter|PC_reg [1] & ((!\PCounter|Add0~1 ) # (!\InstructionReader|IR_reg [1]))))

	.dataa(\PCounter|PC_reg [1]),
	.datab(\InstructionReader|IR_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~1 ),
	.combout(\PCounter|Add0~3_combout ),
	.cout(\PCounter|Add0~4 ));
// synopsys translate_off
defparam \PCounter|Add0~3 .lut_mask = 16'h9617;
defparam \PCounter|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~6 (
// Equation(s):
// \PCounter|Add0~6_combout  = ((\PCounter|PC_reg [2] $ (\InstructionReader|IR_reg [2] $ (!\PCounter|Add0~4 )))) # (GND)
// \PCounter|Add0~7  = CARRY((\PCounter|PC_reg [2] & ((\InstructionReader|IR_reg [2]) # (!\PCounter|Add0~4 ))) # (!\PCounter|PC_reg [2] & (\InstructionReader|IR_reg [2] & !\PCounter|Add0~4 )))

	.dataa(\PCounter|PC_reg [2]),
	.datab(\InstructionReader|IR_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~4 ),
	.combout(\PCounter|Add0~6_combout ),
	.cout(\PCounter|Add0~7 ));
// synopsys translate_off
defparam \PCounter|Add0~6 .lut_mask = 16'h698E;
defparam \PCounter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~9 (
// Equation(s):
// \PCounter|Add0~9_combout  = (\PCounter|PC_reg [3] & ((\InstructionReader|IR_reg [3] & (\PCounter|Add0~7  & VCC)) # (!\InstructionReader|IR_reg [3] & (!\PCounter|Add0~7 )))) # (!\PCounter|PC_reg [3] & ((\InstructionReader|IR_reg [3] & (!\PCounter|Add0~7 )) 
// # (!\InstructionReader|IR_reg [3] & ((\PCounter|Add0~7 ) # (GND)))))
// \PCounter|Add0~10  = CARRY((\PCounter|PC_reg [3] & (!\InstructionReader|IR_reg [3] & !\PCounter|Add0~7 )) # (!\PCounter|PC_reg [3] & ((!\PCounter|Add0~7 ) # (!\InstructionReader|IR_reg [3]))))

	.dataa(\PCounter|PC_reg [3]),
	.datab(\InstructionReader|IR_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~7 ),
	.combout(\PCounter|Add0~9_combout ),
	.cout(\PCounter|Add0~10 ));
// synopsys translate_off
defparam \PCounter|Add0~9 .lut_mask = 16'h9617;
defparam \PCounter|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~12 (
// Equation(s):
// \PCounter|Add0~12_combout  = ((\PCounter|PC_reg [4] $ (\InstructionReader|IR_reg [4] $ (!\PCounter|Add0~10 )))) # (GND)
// \PCounter|Add0~13  = CARRY((\PCounter|PC_reg [4] & ((\InstructionReader|IR_reg [4]) # (!\PCounter|Add0~10 ))) # (!\PCounter|PC_reg [4] & (\InstructionReader|IR_reg [4] & !\PCounter|Add0~10 )))

	.dataa(\PCounter|PC_reg [4]),
	.datab(\InstructionReader|IR_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~10 ),
	.combout(\PCounter|Add0~12_combout ),
	.cout(\PCounter|Add0~13 ));
// synopsys translate_off
defparam \PCounter|Add0~12 .lut_mask = 16'h698E;
defparam \PCounter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~15 (
// Equation(s):
// \PCounter|Add0~15_combout  = (\PCounter|PC_reg [5] & ((\InstructionReader|IR_reg [5] & (\PCounter|Add0~13  & VCC)) # (!\InstructionReader|IR_reg [5] & (!\PCounter|Add0~13 )))) # (!\PCounter|PC_reg [5] & ((\InstructionReader|IR_reg [5] & 
// (!\PCounter|Add0~13 )) # (!\InstructionReader|IR_reg [5] & ((\PCounter|Add0~13 ) # (GND)))))
// \PCounter|Add0~16  = CARRY((\PCounter|PC_reg [5] & (!\InstructionReader|IR_reg [5] & !\PCounter|Add0~13 )) # (!\PCounter|PC_reg [5] & ((!\PCounter|Add0~13 ) # (!\InstructionReader|IR_reg [5]))))

	.dataa(\PCounter|PC_reg [5]),
	.datab(\InstructionReader|IR_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~13 ),
	.combout(\PCounter|Add0~15_combout ),
	.cout(\PCounter|Add0~16 ));
// synopsys translate_off
defparam \PCounter|Add0~15 .lut_mask = 16'h9617;
defparam \PCounter|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~18 (
// Equation(s):
// \PCounter|Add0~18_combout  = ((\PCounter|PC_reg [6] $ (\InstructionReader|IR_reg [6] $ (!\PCounter|Add0~16 )))) # (GND)
// \PCounter|Add0~19  = CARRY((\PCounter|PC_reg [6] & ((\InstructionReader|IR_reg [6]) # (!\PCounter|Add0~16 ))) # (!\PCounter|PC_reg [6] & (\InstructionReader|IR_reg [6] & !\PCounter|Add0~16 )))

	.dataa(\PCounter|PC_reg [6]),
	.datab(\InstructionReader|IR_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~16 ),
	.combout(\PCounter|Add0~18_combout ),
	.cout(\PCounter|Add0~19 ));
// synopsys translate_off
defparam \PCounter|Add0~18 .lut_mask = 16'h698E;
defparam \PCounter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~21 (
// Equation(s):
// \PCounter|Add0~21_combout  = (\PCounter|PC_reg [7] & ((\InstructionReader|IR_reg [7] & (\PCounter|Add0~19  & VCC)) # (!\InstructionReader|IR_reg [7] & (!\PCounter|Add0~19 )))) # (!\PCounter|PC_reg [7] & ((\InstructionReader|IR_reg [7] & 
// (!\PCounter|Add0~19 )) # (!\InstructionReader|IR_reg [7] & ((\PCounter|Add0~19 ) # (GND)))))
// \PCounter|Add0~22  = CARRY((\PCounter|PC_reg [7] & (!\InstructionReader|IR_reg [7] & !\PCounter|Add0~19 )) # (!\PCounter|PC_reg [7] & ((!\PCounter|Add0~19 ) # (!\InstructionReader|IR_reg [7]))))

	.dataa(\PCounter|PC_reg [7]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~19 ),
	.combout(\PCounter|Add0~21_combout ),
	.cout(\PCounter|Add0~22 ));
// synopsys translate_off
defparam \PCounter|Add0~21 .lut_mask = 16'h9617;
defparam \PCounter|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~24 (
// Equation(s):
// \PCounter|Add0~24_combout  = ((\PCounter|PC_reg [8] $ (\InstructionReader|IR_reg [7] $ (!\PCounter|Add0~22 )))) # (GND)
// \PCounter|Add0~25  = CARRY((\PCounter|PC_reg [8] & ((\InstructionReader|IR_reg [7]) # (!\PCounter|Add0~22 ))) # (!\PCounter|PC_reg [8] & (\InstructionReader|IR_reg [7] & !\PCounter|Add0~22 )))

	.dataa(\PCounter|PC_reg [8]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~22 ),
	.combout(\PCounter|Add0~24_combout ),
	.cout(\PCounter|Add0~25 ));
// synopsys translate_off
defparam \PCounter|Add0~24 .lut_mask = 16'h698E;
defparam \PCounter|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~27 (
// Equation(s):
// \PCounter|Add0~27_combout  = (\PCounter|PC_reg [9] & ((\InstructionReader|IR_reg [7] & (\PCounter|Add0~25  & VCC)) # (!\InstructionReader|IR_reg [7] & (!\PCounter|Add0~25 )))) # (!\PCounter|PC_reg [9] & ((\InstructionReader|IR_reg [7] & 
// (!\PCounter|Add0~25 )) # (!\InstructionReader|IR_reg [7] & ((\PCounter|Add0~25 ) # (GND)))))
// \PCounter|Add0~28  = CARRY((\PCounter|PC_reg [9] & (!\InstructionReader|IR_reg [7] & !\PCounter|Add0~25 )) # (!\PCounter|PC_reg [9] & ((!\PCounter|Add0~25 ) # (!\InstructionReader|IR_reg [7]))))

	.dataa(\PCounter|PC_reg [9]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~25 ),
	.combout(\PCounter|Add0~27_combout ),
	.cout(\PCounter|Add0~28 ));
// synopsys translate_off
defparam \PCounter|Add0~27 .lut_mask = 16'h9617;
defparam \PCounter|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~30 (
// Equation(s):
// \PCounter|Add0~30_combout  = ((\PCounter|PC_reg [10] $ (\InstructionReader|IR_reg [7] $ (!\PCounter|Add0~28 )))) # (GND)
// \PCounter|Add0~31  = CARRY((\PCounter|PC_reg [10] & ((\InstructionReader|IR_reg [7]) # (!\PCounter|Add0~28 ))) # (!\PCounter|PC_reg [10] & (\InstructionReader|IR_reg [7] & !\PCounter|Add0~28 )))

	.dataa(\PCounter|PC_reg [10]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~28 ),
	.combout(\PCounter|Add0~30_combout ),
	.cout(\PCounter|Add0~31 ));
// synopsys translate_off
defparam \PCounter|Add0~30 .lut_mask = 16'h698E;
defparam \PCounter|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~33 (
// Equation(s):
// \PCounter|Add0~33_combout  = (\PCounter|PC_reg [11] & ((\InstructionReader|IR_reg [7] & (\PCounter|Add0~31  & VCC)) # (!\InstructionReader|IR_reg [7] & (!\PCounter|Add0~31 )))) # (!\PCounter|PC_reg [11] & ((\InstructionReader|IR_reg [7] & 
// (!\PCounter|Add0~31 )) # (!\InstructionReader|IR_reg [7] & ((\PCounter|Add0~31 ) # (GND)))))
// \PCounter|Add0~34  = CARRY((\PCounter|PC_reg [11] & (!\InstructionReader|IR_reg [7] & !\PCounter|Add0~31 )) # (!\PCounter|PC_reg [11] & ((!\PCounter|Add0~31 ) # (!\InstructionReader|IR_reg [7]))))

	.dataa(\PCounter|PC_reg [11]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~31 ),
	.combout(\PCounter|Add0~33_combout ),
	.cout(\PCounter|Add0~34 ));
// synopsys translate_off
defparam \PCounter|Add0~33 .lut_mask = 16'h9617;
defparam \PCounter|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~36 (
// Equation(s):
// \PCounter|Add0~36_combout  = ((\PCounter|PC_reg [12] $ (\InstructionReader|IR_reg [7] $ (!\PCounter|Add0~34 )))) # (GND)
// \PCounter|Add0~37  = CARRY((\PCounter|PC_reg [12] & ((\InstructionReader|IR_reg [7]) # (!\PCounter|Add0~34 ))) # (!\PCounter|PC_reg [12] & (\InstructionReader|IR_reg [7] & !\PCounter|Add0~34 )))

	.dataa(\PCounter|PC_reg [12]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~34 ),
	.combout(\PCounter|Add0~36_combout ),
	.cout(\PCounter|Add0~37 ));
// synopsys translate_off
defparam \PCounter|Add0~36 .lut_mask = 16'h698E;
defparam \PCounter|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~39 (
// Equation(s):
// \PCounter|Add0~39_combout  = (\PCounter|PC_reg [13] & ((\InstructionReader|IR_reg [7] & (\PCounter|Add0~37  & VCC)) # (!\InstructionReader|IR_reg [7] & (!\PCounter|Add0~37 )))) # (!\PCounter|PC_reg [13] & ((\InstructionReader|IR_reg [7] & 
// (!\PCounter|Add0~37 )) # (!\InstructionReader|IR_reg [7] & ((\PCounter|Add0~37 ) # (GND)))))
// \PCounter|Add0~40  = CARRY((\PCounter|PC_reg [13] & (!\InstructionReader|IR_reg [7] & !\PCounter|Add0~37 )) # (!\PCounter|PC_reg [13] & ((!\PCounter|Add0~37 ) # (!\InstructionReader|IR_reg [7]))))

	.dataa(\PCounter|PC_reg [13]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~37 ),
	.combout(\PCounter|Add0~39_combout ),
	.cout(\PCounter|Add0~40 ));
// synopsys translate_off
defparam \PCounter|Add0~39 .lut_mask = 16'h9617;
defparam \PCounter|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~42 (
// Equation(s):
// \PCounter|Add0~42_combout  = ((\PCounter|PC_reg [14] $ (\InstructionReader|IR_reg [7] $ (!\PCounter|Add0~40 )))) # (GND)
// \PCounter|Add0~43  = CARRY((\PCounter|PC_reg [14] & ((\InstructionReader|IR_reg [7]) # (!\PCounter|Add0~40 ))) # (!\PCounter|PC_reg [14] & (\InstructionReader|IR_reg [7] & !\PCounter|Add0~40 )))

	.dataa(\PCounter|PC_reg [14]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|Add0~40 ),
	.combout(\PCounter|Add0~42_combout ),
	.cout(\PCounter|Add0~43 ));
// synopsys translate_off
defparam \PCounter|Add0~42 .lut_mask = 16'h698E;
defparam \PCounter|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~45 (
// Equation(s):
// \PCounter|Add0~45_combout  = \PCounter|PC_reg [15] $ (\InstructionReader|IR_reg [7] $ (\PCounter|Add0~43 ))

	.dataa(\PCounter|PC_reg [15]),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\PCounter|Add0~43 ),
	.combout(\PCounter|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~45 .lut_mask = 16'h9696;
defparam \PCounter|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector8~0 (
// Equation(s):
// \Control|Selector8~0_combout  = (\Control|stateReg.JumpIfZero~q  & (((!\RF_Rp_zero~input_o )))) # (!\Control|stateReg.JumpIfZero~q  & (!\Control|stateReg.Fetch~q  & (!\Control|stateReg.Decode~q )))

	.dataa(\Control|stateReg.JumpIfZero~q ),
	.datab(\Control|stateReg.Fetch~q ),
	.datac(\Control|stateReg.Decode~q ),
	.datad(\RF_Rp_zero~input_o ),
	.cin(gnd),
	.combout(\Control|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~0 .lut_mask = 16'h01AB;
defparam \Control|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~2 (
// Equation(s):
// \PCounter|Add0~2_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~0_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [0])))

	.dataa(\PCounter|Add0~0_combout ),
	.datab(\PCounter|PC_reg [0]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~2 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_obuf \I_rd~output (
	.i(\Control|stateReg.Fetch~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_rd~output_o ),
	.obar());
// synopsys translate_off
defparam \I_rd~output .bus_hold = "false";
defparam \I_rd~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_rd~output (
	.i(\Control|D_rd~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_rd~output_o ),
	.obar());
// synopsys translate_off
defparam \D_rd~output .bus_hold = "false";
defparam \D_rd~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_wr~output (
	.i(\Control|stateReg.Store~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_wr~output_o ),
	.obar());
// synopsys translate_off
defparam \D_wr~output .bus_hold = "false";
defparam \D_wr~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Wen~output (
	.i(\Control|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Wen~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Wen~output .bus_hold = "false";
defparam \RF_W_Wen~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rp_Ren~output (
	.i(\Control|WideOr4~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rp_Ren~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rp_Ren~output .bus_hold = "false";
defparam \RF_Rp_Ren~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rq_Ren~output (
	.i(!\Control|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rq_Ren~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rq_Ren~output .bus_hold = "false";
defparam \RF_Rq_Ren~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_sel~output (
	.i(\Control|stateReg.LDAI~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_sel~output_o ),
	.obar());
// synopsys translate_off
defparam \D_sel~output .bus_hold = "false";
defparam \D_sel~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_addr[0]~output (
	.i(\Control|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_addr[0]~output .bus_hold = "false";
defparam \RF_W_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_addr[1]~output (
	.i(\Control|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_addr[1]~output .bus_hold = "false";
defparam \RF_W_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_addr[2]~output (
	.i(\Control|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_addr[2]~output .bus_hold = "false";
defparam \RF_W_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_addr[3]~output (
	.i(\Control|Selector0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_addr[3]~output .bus_hold = "false";
defparam \RF_W_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rp_addr[0]~output (
	.i(\Control|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rp_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rp_addr[0]~output .bus_hold = "false";
defparam \RF_Rp_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rp_addr[1]~output (
	.i(\Control|Selector6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rp_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rp_addr[1]~output .bus_hold = "false";
defparam \RF_Rp_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rp_addr[2]~output (
	.i(\Control|Selector5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rp_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rp_addr[2]~output .bus_hold = "false";
defparam \RF_Rp_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rp_addr[3]~output (
	.i(\Control|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rp_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rp_addr[3]~output .bus_hold = "false";
defparam \RF_Rp_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rq_addr[0]~output (
	.i(\Control|RF_Rq_addr[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rq_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rq_addr[0]~output .bus_hold = "false";
defparam \RF_Rq_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rq_addr[1]~output (
	.i(\Control|RF_Rq_addr[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rq_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rq_addr[1]~output .bus_hold = "false";
defparam \RF_Rq_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rq_addr[2]~output (
	.i(\Control|RF_Rq_addr[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rq_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rq_addr[2]~output .bus_hold = "false";
defparam \RF_Rq_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Rq_addr[3]~output (
	.i(\Control|RF_Rq_addr[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Rq_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Rq_addr[3]~output .bus_hold = "false";
defparam \RF_Rq_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Sel[0]~output (
	.i(\Control|stateReg.Load~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Sel[0]~output .bus_hold = "false";
defparam \RF_Sel[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_Sel[1]~output (
	.i(\Control|RF_s1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_Sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_Sel[1]~output .bus_hold = "false";
defparam \RF_Sel[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \ALU_Sel[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Sel[0]~output .bus_hold = "false";
defparam \ALU_Sel[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \ALU_Sel[1]~output (
	.i(\Control|stateReg.Subtract~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_Sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_Sel[1]~output .bus_hold = "false";
defparam \ALU_Sel[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[0]~output (
	.i(\Control|D_addr03[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[0]~output .bus_hold = "false";
defparam \D_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[1]~output (
	.i(\Control|D_addr03[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[1]~output .bus_hold = "false";
defparam \D_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[2]~output (
	.i(\Control|D_addr03[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[2]~output .bus_hold = "false";
defparam \D_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[3]~output (
	.i(\Control|D_addr03[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[3]~output .bus_hold = "false";
defparam \D_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[4]~output (
	.i(\Control|D_addr47[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[4]~output .bus_hold = "false";
defparam \D_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[5]~output (
	.i(\Control|D_addr47[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[5]~output .bus_hold = "false";
defparam \D_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[6]~output (
	.i(\Control|D_addr47[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[6]~output .bus_hold = "false";
defparam \D_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \D_addr[7]~output (
	.i(\Control|D_addr47[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\D_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \D_addr[7]~output .bus_hold = "false";
defparam \D_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[0]~output (
	.i(\Control|RF_W_data03[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[0]~output .bus_hold = "false";
defparam \RF_W_Data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[1]~output (
	.i(\Control|RF_W_data03[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[1]~output .bus_hold = "false";
defparam \RF_W_Data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[2]~output (
	.i(\Control|RF_W_data03[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[2]~output .bus_hold = "false";
defparam \RF_W_Data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[3]~output (
	.i(\Control|RF_W_data03[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[3]~output .bus_hold = "false";
defparam \RF_W_Data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[4]~output (
	.i(\Control|RF_W_data47[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[4]~output .bus_hold = "false";
defparam \RF_W_Data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[5]~output (
	.i(\Control|RF_W_data47[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[5]~output .bus_hold = "false";
defparam \RF_W_Data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[6]~output (
	.i(\Control|RF_W_data47[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[6]~output .bus_hold = "false";
defparam \RF_W_Data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RF_W_Data[7]~output (
	.i(\Control|RF_W_data47[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RF_W_Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RF_W_Data[7]~output .bus_hold = "false";
defparam \RF_W_Data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[0]~output (
	.i(\PCounter|PC_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[0]~output .bus_hold = "false";
defparam \I_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[1]~output (
	.i(\PCounter|PC_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[1]~output .bus_hold = "false";
defparam \I_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[2]~output (
	.i(\PCounter|PC_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[2]~output .bus_hold = "false";
defparam \I_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[3]~output (
	.i(\PCounter|PC_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[3]~output .bus_hold = "false";
defparam \I_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[4]~output (
	.i(\PCounter|PC_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[4]~output .bus_hold = "false";
defparam \I_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[5]~output (
	.i(\PCounter|PC_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[5]~output .bus_hold = "false";
defparam \I_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[6]~output (
	.i(\PCounter|PC_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[6]~output .bus_hold = "false";
defparam \I_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[7]~output (
	.i(\PCounter|PC_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[7]~output .bus_hold = "false";
defparam \I_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[8]~output (
	.i(\PCounter|PC_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[8]~output .bus_hold = "false";
defparam \I_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[9]~output (
	.i(\PCounter|PC_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[9]~output .bus_hold = "false";
defparam \I_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[10]~output (
	.i(\PCounter|PC_reg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[10]~output .bus_hold = "false";
defparam \I_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[11]~output (
	.i(\PCounter|PC_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[11]~output .bus_hold = "false";
defparam \I_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[12]~output (
	.i(\PCounter|PC_reg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[12]~output .bus_hold = "false";
defparam \I_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[13]~output (
	.i(\PCounter|PC_reg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[13]~output .bus_hold = "false";
defparam \I_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[14]~output (
	.i(\PCounter|PC_reg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[14]~output .bus_hold = "false";
defparam \I_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \I_addr[15]~output (
	.i(\PCounter|PC_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \I_addr[15]~output .bus_hold = "false";
defparam \I_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \Control|stateReg.Decode (
	.clk(\clk~input_o ),
	.d(\Control|stateReg.Fetch~q ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Decode .is_wysiwyg = "true";
defparam \Control|stateReg.Decode .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[12]~input (
	.i(I_data[12]),
	.ibar(gnd),
	.o(\I_data[12]~input_o ));
// synopsys translate_off
defparam \I_data[12]~input .bus_hold = "false";
defparam \I_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[12] (
	.clk(\clk~input_o ),
	.d(\I_data[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[12] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[12] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[13]~input (
	.i(I_data[13]),
	.ibar(gnd),
	.o(\I_data[13]~input_o ));
// synopsys translate_off
defparam \I_data[13]~input .bus_hold = "false";
defparam \I_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[13] (
	.clk(\clk~input_o ),
	.d(\I_data[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[13] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[13] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[14]~input (
	.i(I_data[14]),
	.ibar(gnd),
	.o(\I_data[14]~input_o ));
// synopsys translate_off
defparam \I_data[14]~input .bus_hold = "false";
defparam \I_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[14] (
	.clk(\clk~input_o ),
	.d(\I_data[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[14] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[14] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector8~1 (
// Equation(s):
// \Control|Selector8~1_combout  = (\InstructionReader|IR_reg [15]) # ((\InstructionReader|IR_reg [12] & (\InstructionReader|IR_reg [13] & \InstructionReader|IR_reg [14])))

	.dataa(\InstructionReader|IR_reg [15]),
	.datab(\InstructionReader|IR_reg [12]),
	.datac(\InstructionReader|IR_reg [13]),
	.datad(\InstructionReader|IR_reg [14]),
	.cin(gnd),
	.combout(\Control|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~1 .lut_mask = 16'hEAAA;
defparam \Control|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector8~2 (
// Equation(s):
// \Control|Selector8~2_combout  = (\Control|Selector8~0_combout ) # ((\Control|stateReg.Decode~q  & \Control|Selector8~1_combout ))

	.dataa(\Control|Selector8~0_combout ),
	.datab(\Control|stateReg.Decode~q ),
	.datac(\Control|Selector8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector8~2 .lut_mask = 16'hEAEA;
defparam \Control|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Fetch (
	.clk(\clk~input_o ),
	.d(\Control|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Fetch .is_wysiwyg = "true";
defparam \Control|stateReg.Fetch .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Load~1 (
// Equation(s):
// \Control|nextState.Load~1_combout  = (\Control|nextState.Load~0_combout  & (!\InstructionReader|IR_reg [13] & !\InstructionReader|IR_reg [14]))

	.dataa(\Control|nextState.Load~0_combout ),
	.datab(gnd),
	.datac(\InstructionReader|IR_reg [13]),
	.datad(\InstructionReader|IR_reg [14]),
	.cin(gnd),
	.combout(\Control|nextState.Load~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Load~1 .lut_mask = 16'h000A;
defparam \Control|nextState.Load~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Load (
	.clk(\clk~input_o ),
	.d(\Control|nextState.Load~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Load .is_wysiwyg = "true";
defparam \Control|stateReg.Load .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[15]~input (
	.i(I_data[15]),
	.ibar(gnd),
	.o(\I_data[15]~input_o ));
// synopsys translate_off
defparam \I_data[15]~input .bus_hold = "false";
defparam \I_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[15] (
	.clk(\clk~input_o ),
	.d(\I_data[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[15] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[15] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Load~0 (
// Equation(s):
// \Control|nextState.Load~0_combout  = (\Control|stateReg.Decode~q  & (!\InstructionReader|IR_reg [15] & !\InstructionReader|IR_reg [12]))

	.dataa(\Control|stateReg.Decode~q ),
	.datab(gnd),
	.datac(\InstructionReader|IR_reg [15]),
	.datad(\InstructionReader|IR_reg [12]),
	.cin(gnd),
	.combout(\Control|nextState.Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Load~0 .lut_mask = 16'h000A;
defparam \Control|nextState.Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.LDAI~0 (
// Equation(s):
// \Control|nextState.LDAI~0_combout  = (\InstructionReader|IR_reg [13] & (\InstructionReader|IR_reg [14] & \Control|nextState.Load~0_combout ))

	.dataa(\InstructionReader|IR_reg [13]),
	.datab(\InstructionReader|IR_reg [14]),
	.datac(\Control|nextState.Load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|nextState.LDAI~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.LDAI~0 .lut_mask = 16'h8080;
defparam \Control|nextState.LDAI~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.LDAI (
	.clk(\clk~input_o ),
	.d(\Control|nextState.LDAI~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.LDAI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.LDAI .is_wysiwyg = "true";
defparam \Control|stateReg.LDAI .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_rd (
// Equation(s):
// \Control|D_rd~combout  = (\Control|stateReg.Load~q ) # (\Control|stateReg.LDAI~q )

	.dataa(\Control|stateReg.Load~q ),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_rd~combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_rd .lut_mask = 16'hEEEE;
defparam \Control|D_rd .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Store~1 (
// Equation(s):
// \Control|nextState.Store~1_combout  = (\Control|nextState.Store~0_combout  & (!\InstructionReader|IR_reg [13] & !\InstructionReader|IR_reg [14]))

	.dataa(\Control|nextState.Store~0_combout ),
	.datab(gnd),
	.datac(\InstructionReader|IR_reg [13]),
	.datad(\InstructionReader|IR_reg [14]),
	.cin(gnd),
	.combout(\Control|nextState.Store~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Store~1 .lut_mask = 16'h000A;
defparam \Control|nextState.Store~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Store (
	.clk(\clk~input_o ),
	.d(\Control|nextState.Store~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Store .is_wysiwyg = "true";
defparam \Control|stateReg.Store .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Store~0 (
// Equation(s):
// \Control|nextState.Store~0_combout  = (\Control|stateReg.Decode~q  & (\InstructionReader|IR_reg [12] & !\InstructionReader|IR_reg [15]))

	.dataa(\Control|stateReg.Decode~q ),
	.datab(\InstructionReader|IR_reg [12]),
	.datac(gnd),
	.datad(\InstructionReader|IR_reg [15]),
	.cin(gnd),
	.combout(\Control|nextState.Store~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Store~0 .lut_mask = 16'h0088;
defparam \Control|nextState.Store~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.LoadConst~0 (
// Equation(s):
// \Control|nextState.LoadConst~0_combout  = (\InstructionReader|IR_reg [13] & (\Control|nextState.Store~0_combout  & !\InstructionReader|IR_reg [14]))

	.dataa(\InstructionReader|IR_reg [13]),
	.datab(\Control|nextState.Store~0_combout ),
	.datac(gnd),
	.datad(\InstructionReader|IR_reg [14]),
	.cin(gnd),
	.combout(\Control|nextState.LoadConst~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.LoadConst~0 .lut_mask = 16'h0088;
defparam \Control|nextState.LoadConst~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.LoadConst (
	.clk(\clk~input_o ),
	.d(\Control|nextState.LoadConst~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.LoadConst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.LoadConst .is_wysiwyg = "true";
defparam \Control|stateReg.LoadConst .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Add~0 (
// Equation(s):
// \Control|nextState.Add~0_combout  = (\InstructionReader|IR_reg [13] & (\Control|nextState.Load~0_combout  & !\InstructionReader|IR_reg [14]))

	.dataa(\InstructionReader|IR_reg [13]),
	.datab(\Control|nextState.Load~0_combout ),
	.datac(gnd),
	.datad(\InstructionReader|IR_reg [14]),
	.cin(gnd),
	.combout(\Control|nextState.Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Add~0 .lut_mask = 16'h0088;
defparam \Control|nextState.Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Add (
	.clk(\clk~input_o ),
	.d(\Control|nextState.Add~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Add .is_wysiwyg = "true";
defparam \Control|stateReg.Add .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.Subtract~0 (
// Equation(s):
// \Control|nextState.Subtract~0_combout  = (\InstructionReader|IR_reg [14] & (\Control|nextState.Load~0_combout  & !\InstructionReader|IR_reg [13]))

	.dataa(\InstructionReader|IR_reg [14]),
	.datab(\Control|nextState.Load~0_combout ),
	.datac(gnd),
	.datad(\InstructionReader|IR_reg [13]),
	.cin(gnd),
	.combout(\Control|nextState.Subtract~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.Subtract~0 .lut_mask = 16'h0088;
defparam \Control|nextState.Subtract~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Subtract (
	.clk(\clk~input_o ),
	.d(\Control|nextState.Subtract~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Subtract .is_wysiwyg = "true";
defparam \Control|stateReg.Subtract .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|WideOr0~0 (
// Equation(s):
// \Control|WideOr0~0_combout  = (!\Control|stateReg.LDAI~q  & (!\Control|stateReg.Add~q  & !\Control|stateReg.Subtract~q ))

	.dataa(gnd),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr0~0 .lut_mask = 16'h0003;
defparam \Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|WideOr0 (
// Equation(s):
// \Control|WideOr0~combout  = (\Control|stateReg.Load~q ) # ((\Control|stateReg.LoadConst~q ) # (!\Control|WideOr0~0_combout ))

	.dataa(\Control|stateReg.Load~q ),
	.datab(\Control|stateReg.LoadConst~q ),
	.datac(gnd),
	.datad(\Control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Control|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr0 .lut_mask = 16'hEEFF;
defparam \Control|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.JumpIfZero~0 (
// Equation(s):
// \Control|nextState.JumpIfZero~0_combout  = (\InstructionReader|IR_reg [14] & (\Control|nextState.Store~0_combout  & !\InstructionReader|IR_reg [13]))

	.dataa(\InstructionReader|IR_reg [14]),
	.datab(\Control|nextState.Store~0_combout ),
	.datac(gnd),
	.datad(\InstructionReader|IR_reg [13]),
	.cin(gnd),
	.combout(\Control|nextState.JumpIfZero~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.JumpIfZero~0 .lut_mask = 16'h0088;
defparam \Control|nextState.JumpIfZero~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.JumpIfZero (
	.clk(\clk~input_o ),
	.d(\Control|nextState.JumpIfZero~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.JumpIfZero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.JumpIfZero .is_wysiwyg = "true";
defparam \Control|stateReg.JumpIfZero .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_Rp_addr~0 (
// Equation(s):
// \Control|RF_Rp_addr~0_combout  = (!\Control|stateReg.Store~q  & !\Control|stateReg.JumpIfZero~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|stateReg.Store~q ),
	.datad(\Control|stateReg.JumpIfZero~q ),
	.cin(gnd),
	.combout(\Control|RF_Rp_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_Rp_addr~0 .lut_mask = 16'h000F;
defparam \Control|RF_Rp_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|WideOr4 (
// Equation(s):
// \Control|WideOr4~combout  = (\Control|stateReg.LDAI~q ) # ((\Control|stateReg.Add~q ) # ((\Control|stateReg.Subtract~q ) # (!\Control|RF_Rp_addr~0_combout )))

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\Control|stateReg.Add~q ),
	.datac(\Control|stateReg.Subtract~q ),
	.datad(\Control|RF_Rp_addr~0_combout ),
	.cin(gnd),
	.combout(\Control|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr4 .lut_mask = 16'hFEFF;
defparam \Control|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[8]~input (
	.i(I_data[8]),
	.ibar(gnd),
	.o(\I_data[8]~input_o ));
// synopsys translate_off
defparam \I_data[8]~input .bus_hold = "false";
defparam \I_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[8] (
	.clk(\clk~input_o ),
	.d(\I_data[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[8] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|WideOr2 (
// Equation(s):
// \Control|WideOr2~combout  = (\Control|stateReg.Load~q ) # ((\Control|stateReg.Add~q ) # ((\Control|stateReg.Subtract~q ) # (\Control|stateReg.LoadConst~q )))

	.dataa(\Control|stateReg.Load~q ),
	.datab(\Control|stateReg.Add~q ),
	.datac(\Control|stateReg.Subtract~q ),
	.datad(\Control|stateReg.LoadConst~q ),
	.cin(gnd),
	.combout(\Control|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr2 .lut_mask = 16'hFFFE;
defparam \Control|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[4]~input (
	.i(I_data[4]),
	.ibar(gnd),
	.o(\I_data[4]~input_o ));
// synopsys translate_off
defparam \I_data[4]~input .bus_hold = "false";
defparam \I_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[4] (
	.clk(\clk~input_o ),
	.d(\I_data[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[4] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector3~0 (
// Equation(s):
// \Control|Selector3~0_combout  = (\Control|stateReg.LDAI~q  & ((\InstructionReader|IR_reg [4]) # ((\InstructionReader|IR_reg [8] & \Control|WideOr2~combout )))) # (!\Control|stateReg.LDAI~q  & (\InstructionReader|IR_reg [8] & (\Control|WideOr2~combout )))

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\InstructionReader|IR_reg [8]),
	.datac(\Control|WideOr2~combout ),
	.datad(\InstructionReader|IR_reg [4]),
	.cin(gnd),
	.combout(\Control|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector3~0 .lut_mask = 16'hEAC0;
defparam \Control|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[9]~input (
	.i(I_data[9]),
	.ibar(gnd),
	.o(\I_data[9]~input_o ));
// synopsys translate_off
defparam \I_data[9]~input .bus_hold = "false";
defparam \I_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[9] (
	.clk(\clk~input_o ),
	.d(\I_data[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[9] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[9] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[5]~input (
	.i(I_data[5]),
	.ibar(gnd),
	.o(\I_data[5]~input_o ));
// synopsys translate_off
defparam \I_data[5]~input .bus_hold = "false";
defparam \I_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[5] (
	.clk(\clk~input_o ),
	.d(\I_data[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[5] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector2~0 (
// Equation(s):
// \Control|Selector2~0_combout  = (\Control|stateReg.LDAI~q  & ((\InstructionReader|IR_reg [5]) # ((\Control|WideOr2~combout  & \InstructionReader|IR_reg [9])))) # (!\Control|stateReg.LDAI~q  & (\Control|WideOr2~combout  & (\InstructionReader|IR_reg [9])))

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\Control|WideOr2~combout ),
	.datac(\InstructionReader|IR_reg [9]),
	.datad(\InstructionReader|IR_reg [5]),
	.cin(gnd),
	.combout(\Control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector2~0 .lut_mask = 16'hEAC0;
defparam \Control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[10]~input (
	.i(I_data[10]),
	.ibar(gnd),
	.o(\I_data[10]~input_o ));
// synopsys translate_off
defparam \I_data[10]~input .bus_hold = "false";
defparam \I_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[10] (
	.clk(\clk~input_o ),
	.d(\I_data[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[10] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[10] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[6]~input (
	.i(I_data[6]),
	.ibar(gnd),
	.o(\I_data[6]~input_o ));
// synopsys translate_off
defparam \I_data[6]~input .bus_hold = "false";
defparam \I_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[6] (
	.clk(\clk~input_o ),
	.d(\I_data[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[6] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = (\Control|stateReg.LDAI~q  & ((\InstructionReader|IR_reg [6]) # ((\Control|WideOr2~combout  & \InstructionReader|IR_reg [10])))) # (!\Control|stateReg.LDAI~q  & (\Control|WideOr2~combout  & (\InstructionReader|IR_reg 
// [10])))

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\Control|WideOr2~combout ),
	.datac(\InstructionReader|IR_reg [10]),
	.datad(\InstructionReader|IR_reg [6]),
	.cin(gnd),
	.combout(\Control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector1~0 .lut_mask = 16'hEAC0;
defparam \Control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[11]~input (
	.i(I_data[11]),
	.ibar(gnd),
	.o(\I_data[11]~input_o ));
// synopsys translate_off
defparam \I_data[11]~input .bus_hold = "false";
defparam \I_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[11] (
	.clk(\clk~input_o ),
	.d(\I_data[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[11] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[11] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[7]~input (
	.i(I_data[7]),
	.ibar(gnd),
	.o(\I_data[7]~input_o ));
// synopsys translate_off
defparam \I_data[7]~input .bus_hold = "false";
defparam \I_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[7] (
	.clk(\clk~input_o ),
	.d(\I_data[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[7] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = (\Control|stateReg.LDAI~q  & ((\InstructionReader|IR_reg [7]) # ((\Control|WideOr2~combout  & \InstructionReader|IR_reg [11])))) # (!\Control|stateReg.LDAI~q  & (\Control|WideOr2~combout  & (\InstructionReader|IR_reg 
// [11])))

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\Control|WideOr2~combout ),
	.datac(\InstructionReader|IR_reg [11]),
	.datad(\InstructionReader|IR_reg [7]),
	.cin(gnd),
	.combout(\Control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector0~0 .lut_mask = 16'hEAC0;
defparam \Control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|WideOr2~0 (
// Equation(s):
// \Control|WideOr2~0_combout  = (!\Control|stateReg.Add~q  & !\Control|stateReg.Subtract~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|WideOr2~0 .lut_mask = 16'h000F;
defparam \Control|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector7~0 (
// Equation(s):
// \Control|Selector7~0_combout  = (\InstructionReader|IR_reg [4] & (((\InstructionReader|IR_reg [8] & !\Control|RF_Rp_addr~0_combout )) # (!\Control|WideOr2~0_combout ))) # (!\InstructionReader|IR_reg [4] & (\InstructionReader|IR_reg [8] & 
// ((!\Control|RF_Rp_addr~0_combout ))))

	.dataa(\InstructionReader|IR_reg [4]),
	.datab(\InstructionReader|IR_reg [8]),
	.datac(\Control|WideOr2~0_combout ),
	.datad(\Control|RF_Rp_addr~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector7~0 .lut_mask = 16'h0ACE;
defparam \Control|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector6~0 (
// Equation(s):
// \Control|Selector6~0_combout  = (\InstructionReader|IR_reg [5] & (((\InstructionReader|IR_reg [9] & !\Control|RF_Rp_addr~0_combout )) # (!\Control|WideOr2~0_combout ))) # (!\InstructionReader|IR_reg [5] & (\InstructionReader|IR_reg [9] & 
// ((!\Control|RF_Rp_addr~0_combout ))))

	.dataa(\InstructionReader|IR_reg [5]),
	.datab(\InstructionReader|IR_reg [9]),
	.datac(\Control|WideOr2~0_combout ),
	.datad(\Control|RF_Rp_addr~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector6~0 .lut_mask = 16'h0ACE;
defparam \Control|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector5~0 (
// Equation(s):
// \Control|Selector5~0_combout  = (\InstructionReader|IR_reg [6] & (((\InstructionReader|IR_reg [10] & !\Control|RF_Rp_addr~0_combout )) # (!\Control|WideOr2~0_combout ))) # (!\InstructionReader|IR_reg [6] & (\InstructionReader|IR_reg [10] & 
// ((!\Control|RF_Rp_addr~0_combout ))))

	.dataa(\InstructionReader|IR_reg [6]),
	.datab(\InstructionReader|IR_reg [10]),
	.datac(\Control|WideOr2~0_combout ),
	.datad(\Control|RF_Rp_addr~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector5~0 .lut_mask = 16'h0ACE;
defparam \Control|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|Selector4~0 (
// Equation(s):
// \Control|Selector4~0_combout  = (\InstructionReader|IR_reg [7] & (((\InstructionReader|IR_reg [11] & !\Control|RF_Rp_addr~0_combout )) # (!\Control|WideOr2~0_combout ))) # (!\InstructionReader|IR_reg [7] & (\InstructionReader|IR_reg [11] & 
// ((!\Control|RF_Rp_addr~0_combout ))))

	.dataa(\InstructionReader|IR_reg [7]),
	.datab(\InstructionReader|IR_reg [11]),
	.datac(\Control|WideOr2~0_combout ),
	.datad(\Control|RF_Rp_addr~0_combout ),
	.cin(gnd),
	.combout(\Control|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Selector4~0 .lut_mask = 16'h0ACE;
defparam \Control|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[0]~input (
	.i(I_data[0]),
	.ibar(gnd),
	.o(\I_data[0]~input_o ));
// synopsys translate_off
defparam \I_data[0]~input .bus_hold = "false";
defparam \I_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[0] (
	.clk(\clk~input_o ),
	.d(\I_data[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[0] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_Rq_addr[0]~0 (
// Equation(s):
// \Control|RF_Rq_addr[0]~0_combout  = (\InstructionReader|IR_reg [0] & ((\Control|stateReg.LDAI~q ) # ((\Control|stateReg.Add~q ) # (\Control|stateReg.Subtract~q ))))

	.dataa(\InstructionReader|IR_reg [0]),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|RF_Rq_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_Rq_addr[0]~0 .lut_mask = 16'hAAA8;
defparam \Control|RF_Rq_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[1]~input (
	.i(I_data[1]),
	.ibar(gnd),
	.o(\I_data[1]~input_o ));
// synopsys translate_off
defparam \I_data[1]~input .bus_hold = "false";
defparam \I_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[1] (
	.clk(\clk~input_o ),
	.d(\I_data[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[1] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_Rq_addr[1]~1 (
// Equation(s):
// \Control|RF_Rq_addr[1]~1_combout  = (\InstructionReader|IR_reg [1] & ((\Control|stateReg.LDAI~q ) # ((\Control|stateReg.Add~q ) # (\Control|stateReg.Subtract~q ))))

	.dataa(\InstructionReader|IR_reg [1]),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|RF_Rq_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_Rq_addr[1]~1 .lut_mask = 16'hAAA8;
defparam \Control|RF_Rq_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[2]~input (
	.i(I_data[2]),
	.ibar(gnd),
	.o(\I_data[2]~input_o ));
// synopsys translate_off
defparam \I_data[2]~input .bus_hold = "false";
defparam \I_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[2] (
	.clk(\clk~input_o ),
	.d(\I_data[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[2] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_Rq_addr[2]~2 (
// Equation(s):
// \Control|RF_Rq_addr[2]~2_combout  = (\InstructionReader|IR_reg [2] & ((\Control|stateReg.LDAI~q ) # ((\Control|stateReg.Add~q ) # (\Control|stateReg.Subtract~q ))))

	.dataa(\InstructionReader|IR_reg [2]),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|RF_Rq_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_Rq_addr[2]~2 .lut_mask = 16'hAAA8;
defparam \Control|RF_Rq_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \I_data[3]~input (
	.i(I_data[3]),
	.ibar(gnd),
	.o(\I_data[3]~input_o ));
// synopsys translate_off
defparam \I_data[3]~input .bus_hold = "false";
defparam \I_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \InstructionReader|IR_reg[3] (
	.clk(\clk~input_o ),
	.d(\I_data[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|stateReg.Fetch~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReader|IR_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReader|IR_reg[3] .is_wysiwyg = "true";
defparam \InstructionReader|IR_reg[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_Rq_addr[3]~3 (
// Equation(s):
// \Control|RF_Rq_addr[3]~3_combout  = (\InstructionReader|IR_reg [3] & ((\Control|stateReg.LDAI~q ) # ((\Control|stateReg.Add~q ) # (\Control|stateReg.Subtract~q ))))

	.dataa(\InstructionReader|IR_reg [3]),
	.datab(\Control|stateReg.LDAI~q ),
	.datac(\Control|stateReg.Add~q ),
	.datad(\Control|stateReg.Subtract~q ),
	.cin(gnd),
	.combout(\Control|RF_Rq_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_Rq_addr[3]~3 .lut_mask = 16'hAAA8;
defparam \Control|RF_Rq_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_s1 (
// Equation(s):
// \Control|RF_s1~combout  = (\Control|stateReg.LDAI~q ) # (\Control|stateReg.LoadConst~q )

	.dataa(\Control|stateReg.LDAI~q ),
	.datab(\Control|stateReg.LoadConst~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_s1~combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_s1 .lut_mask = 16'hEEEE;
defparam \Control|RF_s1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr03[0]~2 (
// Equation(s):
// \Control|D_addr03[0]~2_combout  = (\InstructionReader|IR_reg [0] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [0]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr03[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr03[0]~2 .lut_mask = 16'hA8A8;
defparam \Control|D_addr03[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr03[1]~3 (
// Equation(s):
// \Control|D_addr03[1]~3_combout  = (\InstructionReader|IR_reg [1] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [1]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr03[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr03[1]~3 .lut_mask = 16'hA8A8;
defparam \Control|D_addr03[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr03[2]~4 (
// Equation(s):
// \Control|D_addr03[2]~4_combout  = (\InstructionReader|IR_reg [2] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [2]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr03[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr03[2]~4 .lut_mask = 16'hA8A8;
defparam \Control|D_addr03[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr03[3]~5 (
// Equation(s):
// \Control|D_addr03[3]~5_combout  = (\InstructionReader|IR_reg [3] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [3]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr03[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr03[3]~5 .lut_mask = 16'hA8A8;
defparam \Control|D_addr03[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr47[0]~0 (
// Equation(s):
// \Control|D_addr47[0]~0_combout  = (\InstructionReader|IR_reg [4] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [4]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr47[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr47[0]~0 .lut_mask = 16'hA8A8;
defparam \Control|D_addr47[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr47[1]~1 (
// Equation(s):
// \Control|D_addr47[1]~1_combout  = (\InstructionReader|IR_reg [5] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [5]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr47[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr47[1]~1 .lut_mask = 16'hA8A8;
defparam \Control|D_addr47[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr47[2]~2 (
// Equation(s):
// \Control|D_addr47[2]~2_combout  = (\InstructionReader|IR_reg [6] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [6]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr47[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr47[2]~2 .lut_mask = 16'hA8A8;
defparam \Control|D_addr47[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|D_addr47[3]~3 (
// Equation(s):
// \Control|D_addr47[3]~3_combout  = (\InstructionReader|IR_reg [7] & ((\Control|stateReg.Load~q ) # (\Control|stateReg.Store~q )))

	.dataa(\InstructionReader|IR_reg [7]),
	.datab(\Control|stateReg.Load~q ),
	.datac(\Control|stateReg.Store~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|D_addr47[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|D_addr47[3]~3 .lut_mask = 16'hA8A8;
defparam \Control|D_addr47[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data03[0]~1 (
// Equation(s):
// \Control|RF_W_data03[0]~1_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [0])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data03[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data03[0]~1 .lut_mask = 16'h8888;
defparam \Control|RF_W_data03[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data03[1]~2 (
// Equation(s):
// \Control|RF_W_data03[1]~2_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [1])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data03[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data03[1]~2 .lut_mask = 16'h8888;
defparam \Control|RF_W_data03[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data03[2]~3 (
// Equation(s):
// \Control|RF_W_data03[2]~3_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [2])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data03[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data03[2]~3 .lut_mask = 16'h8888;
defparam \Control|RF_W_data03[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data03[3]~4 (
// Equation(s):
// \Control|RF_W_data03[3]~4_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [3])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data03[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data03[3]~4 .lut_mask = 16'h8888;
defparam \Control|RF_W_data03[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data47[0]~0 (
// Equation(s):
// \Control|RF_W_data47[0]~0_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [4])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data47[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data47[0]~0 .lut_mask = 16'h8888;
defparam \Control|RF_W_data47[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data47[1]~1 (
// Equation(s):
// \Control|RF_W_data47[1]~1_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [5])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data47[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data47[1]~1 .lut_mask = 16'h8888;
defparam \Control|RF_W_data47[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data47[2]~2 (
// Equation(s):
// \Control|RF_W_data47[2]~2_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [6])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data47[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data47[2]~2 .lut_mask = 16'h8888;
defparam \Control|RF_W_data47[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \Control|RF_W_data47[3]~3 (
// Equation(s):
// \Control|RF_W_data47[3]~3_combout  = (\Control|stateReg.LoadConst~q  & \InstructionReader|IR_reg [7])

	.dataa(\Control|stateReg.LoadConst~q ),
	.datab(\InstructionReader|IR_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|RF_W_data47[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control|RF_W_data47[3]~3 .lut_mask = 16'h8888;
defparam \Control|RF_W_data47[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[0]~16 (
// Equation(s):
// \PCounter|PC_reg[0]~16_combout  = \PCounter|Add0~2_combout  $ (VCC)
// \PCounter|PC_reg[0]~17  = CARRY(\PCounter|Add0~2_combout )

	.dataa(\PCounter|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PCounter|PC_reg[0]~16_combout ),
	.cout(\PCounter|PC_reg[0]~17 ));
// synopsys translate_off
defparam \PCounter|PC_reg[0]~16 .lut_mask = 16'h55AA;
defparam \PCounter|PC_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.Init (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.Init .is_wysiwyg = "true";
defparam \Control|stateReg.Init .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \RF_Rp_zero~input (
	.i(RF_Rp_zero),
	.ibar(gnd),
	.o(\RF_Rp_zero~input_o ));
// synopsys translate_off
defparam \RF_Rp_zero~input .bus_hold = "false";
defparam \RF_Rp_zero~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \Control|nextState.JumpIfZeroJmp~0 (
// Equation(s):
// \Control|nextState.JumpIfZeroJmp~0_combout  = (\Control|stateReg.JumpIfZero~q  & \RF_Rp_zero~input_o )

	.dataa(\Control|stateReg.JumpIfZero~q ),
	.datab(\RF_Rp_zero~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Control|nextState.JumpIfZeroJmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|nextState.JumpIfZeroJmp~0 .lut_mask = 16'h8888;
defparam \Control|nextState.JumpIfZeroJmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \Control|stateReg.JumpIfZeroJmp (
	.clk(\clk~input_o ),
	.d(\Control|nextState.JumpIfZeroJmp~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|stateReg.JumpIfZeroJmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|stateReg.JumpIfZeroJmp .is_wysiwyg = "true";
defparam \Control|stateReg.JumpIfZeroJmp .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[1]~18 (
// Equation(s):
// \PCounter|PC_reg[1]~18_combout  = \Control|stateReg.Fetch~q  $ (\Control|stateReg.JumpIfZeroJmp~q  $ (!\Control|stateReg.Init~q ))

	.dataa(\Control|stateReg.Fetch~q ),
	.datab(\Control|stateReg.JumpIfZeroJmp~q ),
	.datac(\Control|stateReg.Init~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCounter|PC_reg[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|PC_reg[1]~18 .lut_mask = 16'h6969;
defparam \PCounter|PC_reg[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PCounter|PC_reg[0] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[0] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~5 (
// Equation(s):
// \PCounter|Add0~5_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~3_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [1])))

	.dataa(\PCounter|Add0~3_combout ),
	.datab(\PCounter|PC_reg [1]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~5 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[1]~19 (
// Equation(s):
// \PCounter|PC_reg[1]~19_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~5_combout  & (\PCounter|PC_reg[0]~17  & VCC)) # (!\PCounter|Add0~5_combout  & (!\PCounter|PC_reg[0]~17 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~5_combout  & (!\PCounter|PC_reg[0]~17 )) # (!\PCounter|Add0~5_combout  & ((\PCounter|PC_reg[0]~17 ) # (GND)))))
// \PCounter|PC_reg[1]~20  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~5_combout  & !\PCounter|PC_reg[0]~17 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[0]~17 ) # (!\PCounter|Add0~5_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[0]~17 ),
	.combout(\PCounter|PC_reg[1]~19_combout ),
	.cout(\PCounter|PC_reg[1]~20 ));
// synopsys translate_off
defparam \PCounter|PC_reg[1]~19 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[1] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[1] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~8 (
// Equation(s):
// \PCounter|Add0~8_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~6_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [2])))

	.dataa(\PCounter|Add0~6_combout ),
	.datab(\PCounter|PC_reg [2]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~8 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[2]~21 (
// Equation(s):
// \PCounter|PC_reg[2]~21_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~8_combout  $ (!\PCounter|PC_reg[1]~20 )))) # (GND)
// \PCounter|PC_reg[2]~22  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~8_combout ) # (!\PCounter|PC_reg[1]~20 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~8_combout  & !\PCounter|PC_reg[1]~20 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[1]~20 ),
	.combout(\PCounter|PC_reg[2]~21_combout ),
	.cout(\PCounter|PC_reg[2]~22 ));
// synopsys translate_off
defparam \PCounter|PC_reg[2]~21 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[2] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[2] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~11 (
// Equation(s):
// \PCounter|Add0~11_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~9_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [3])))

	.dataa(\PCounter|Add0~9_combout ),
	.datab(\PCounter|PC_reg [3]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~11 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[3]~23 (
// Equation(s):
// \PCounter|PC_reg[3]~23_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~11_combout  & (\PCounter|PC_reg[2]~22  & VCC)) # (!\PCounter|Add0~11_combout  & (!\PCounter|PC_reg[2]~22 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~11_combout  & (!\PCounter|PC_reg[2]~22 )) # (!\PCounter|Add0~11_combout  & ((\PCounter|PC_reg[2]~22 ) # (GND)))))
// \PCounter|PC_reg[3]~24  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~11_combout  & !\PCounter|PC_reg[2]~22 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[2]~22 ) # (!\PCounter|Add0~11_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[2]~22 ),
	.combout(\PCounter|PC_reg[3]~23_combout ),
	.cout(\PCounter|PC_reg[3]~24 ));
// synopsys translate_off
defparam \PCounter|PC_reg[3]~23 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[3] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[3] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~14 (
// Equation(s):
// \PCounter|Add0~14_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~12_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [4])))

	.dataa(\PCounter|Add0~12_combout ),
	.datab(\PCounter|PC_reg [4]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~14 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[4]~25 (
// Equation(s):
// \PCounter|PC_reg[4]~25_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~14_combout  $ (!\PCounter|PC_reg[3]~24 )))) # (GND)
// \PCounter|PC_reg[4]~26  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~14_combout ) # (!\PCounter|PC_reg[3]~24 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~14_combout  & !\PCounter|PC_reg[3]~24 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[3]~24 ),
	.combout(\PCounter|PC_reg[4]~25_combout ),
	.cout(\PCounter|PC_reg[4]~26 ));
// synopsys translate_off
defparam \PCounter|PC_reg[4]~25 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[4] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[4] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~17 (
// Equation(s):
// \PCounter|Add0~17_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~15_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [5])))

	.dataa(\PCounter|Add0~15_combout ),
	.datab(\PCounter|PC_reg [5]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~17 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[5]~27 (
// Equation(s):
// \PCounter|PC_reg[5]~27_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~17_combout  & (\PCounter|PC_reg[4]~26  & VCC)) # (!\PCounter|Add0~17_combout  & (!\PCounter|PC_reg[4]~26 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~17_combout  & (!\PCounter|PC_reg[4]~26 )) # (!\PCounter|Add0~17_combout  & ((\PCounter|PC_reg[4]~26 ) # (GND)))))
// \PCounter|PC_reg[5]~28  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~17_combout  & !\PCounter|PC_reg[4]~26 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[4]~26 ) # (!\PCounter|Add0~17_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[4]~26 ),
	.combout(\PCounter|PC_reg[5]~27_combout ),
	.cout(\PCounter|PC_reg[5]~28 ));
// synopsys translate_off
defparam \PCounter|PC_reg[5]~27 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[5] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[5] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~20 (
// Equation(s):
// \PCounter|Add0~20_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~18_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [6])))

	.dataa(\PCounter|Add0~18_combout ),
	.datab(\PCounter|PC_reg [6]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~20 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[6]~29 (
// Equation(s):
// \PCounter|PC_reg[6]~29_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~20_combout  $ (!\PCounter|PC_reg[5]~28 )))) # (GND)
// \PCounter|PC_reg[6]~30  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~20_combout ) # (!\PCounter|PC_reg[5]~28 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~20_combout  & !\PCounter|PC_reg[5]~28 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[5]~28 ),
	.combout(\PCounter|PC_reg[6]~29_combout ),
	.cout(\PCounter|PC_reg[6]~30 ));
// synopsys translate_off
defparam \PCounter|PC_reg[6]~29 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[6] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[6] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~23 (
// Equation(s):
// \PCounter|Add0~23_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~21_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [7])))

	.dataa(\PCounter|Add0~21_combout ),
	.datab(\PCounter|PC_reg [7]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~23 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[7]~31 (
// Equation(s):
// \PCounter|PC_reg[7]~31_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~23_combout  & (\PCounter|PC_reg[6]~30  & VCC)) # (!\PCounter|Add0~23_combout  & (!\PCounter|PC_reg[6]~30 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~23_combout  & (!\PCounter|PC_reg[6]~30 )) # (!\PCounter|Add0~23_combout  & ((\PCounter|PC_reg[6]~30 ) # (GND)))))
// \PCounter|PC_reg[7]~32  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~23_combout  & !\PCounter|PC_reg[6]~30 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[6]~30 ) # (!\PCounter|Add0~23_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[6]~30 ),
	.combout(\PCounter|PC_reg[7]~31_combout ),
	.cout(\PCounter|PC_reg[7]~32 ));
// synopsys translate_off
defparam \PCounter|PC_reg[7]~31 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[7] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[7] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~26 (
// Equation(s):
// \PCounter|Add0~26_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~24_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [8])))

	.dataa(\PCounter|Add0~24_combout ),
	.datab(\PCounter|PC_reg [8]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~26 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[8]~33 (
// Equation(s):
// \PCounter|PC_reg[8]~33_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~26_combout  $ (!\PCounter|PC_reg[7]~32 )))) # (GND)
// \PCounter|PC_reg[8]~34  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~26_combout ) # (!\PCounter|PC_reg[7]~32 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~26_combout  & !\PCounter|PC_reg[7]~32 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[7]~32 ),
	.combout(\PCounter|PC_reg[8]~33_combout ),
	.cout(\PCounter|PC_reg[8]~34 ));
// synopsys translate_off
defparam \PCounter|PC_reg[8]~33 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[8] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[8] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~29 (
// Equation(s):
// \PCounter|Add0~29_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~27_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [9])))

	.dataa(\PCounter|Add0~27_combout ),
	.datab(\PCounter|PC_reg [9]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~29 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[9]~35 (
// Equation(s):
// \PCounter|PC_reg[9]~35_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~29_combout  & (\PCounter|PC_reg[8]~34  & VCC)) # (!\PCounter|Add0~29_combout  & (!\PCounter|PC_reg[8]~34 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~29_combout  & (!\PCounter|PC_reg[8]~34 )) # (!\PCounter|Add0~29_combout  & ((\PCounter|PC_reg[8]~34 ) # (GND)))))
// \PCounter|PC_reg[9]~36  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~29_combout  & !\PCounter|PC_reg[8]~34 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[8]~34 ) # (!\PCounter|Add0~29_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[8]~34 ),
	.combout(\PCounter|PC_reg[9]~35_combout ),
	.cout(\PCounter|PC_reg[9]~36 ));
// synopsys translate_off
defparam \PCounter|PC_reg[9]~35 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[9] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[9] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[9] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~32 (
// Equation(s):
// \PCounter|Add0~32_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~30_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [10])))

	.dataa(\PCounter|Add0~30_combout ),
	.datab(\PCounter|PC_reg [10]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~32 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[10]~37 (
// Equation(s):
// \PCounter|PC_reg[10]~37_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~32_combout  $ (!\PCounter|PC_reg[9]~36 )))) # (GND)
// \PCounter|PC_reg[10]~38  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~32_combout ) # (!\PCounter|PC_reg[9]~36 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~32_combout  & !\PCounter|PC_reg[9]~36 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[9]~36 ),
	.combout(\PCounter|PC_reg[10]~37_combout ),
	.cout(\PCounter|PC_reg[10]~38 ));
// synopsys translate_off
defparam \PCounter|PC_reg[10]~37 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[10] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[10] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[10] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~35 (
// Equation(s):
// \PCounter|Add0~35_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~33_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [11])))

	.dataa(\PCounter|Add0~33_combout ),
	.datab(\PCounter|PC_reg [11]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~35 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[11]~39 (
// Equation(s):
// \PCounter|PC_reg[11]~39_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~35_combout  & (\PCounter|PC_reg[10]~38  & VCC)) # (!\PCounter|Add0~35_combout  & (!\PCounter|PC_reg[10]~38 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~35_combout  & (!\PCounter|PC_reg[10]~38 )) # (!\PCounter|Add0~35_combout  & ((\PCounter|PC_reg[10]~38 ) # (GND)))))
// \PCounter|PC_reg[11]~40  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~35_combout  & !\PCounter|PC_reg[10]~38 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[10]~38 ) # (!\PCounter|Add0~35_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[10]~38 ),
	.combout(\PCounter|PC_reg[11]~39_combout ),
	.cout(\PCounter|PC_reg[11]~40 ));
// synopsys translate_off
defparam \PCounter|PC_reg[11]~39 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[11] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[11] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[11] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~38 (
// Equation(s):
// \PCounter|Add0~38_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~36_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [12])))

	.dataa(\PCounter|Add0~36_combout ),
	.datab(\PCounter|PC_reg [12]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~38 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[12]~41 (
// Equation(s):
// \PCounter|PC_reg[12]~41_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~38_combout  $ (!\PCounter|PC_reg[11]~40 )))) # (GND)
// \PCounter|PC_reg[12]~42  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~38_combout ) # (!\PCounter|PC_reg[11]~40 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~38_combout  & !\PCounter|PC_reg[11]~40 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[11]~40 ),
	.combout(\PCounter|PC_reg[12]~41_combout ),
	.cout(\PCounter|PC_reg[12]~42 ));
// synopsys translate_off
defparam \PCounter|PC_reg[12]~41 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[12] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[12] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[12] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~41 (
// Equation(s):
// \PCounter|Add0~41_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~39_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [13])))

	.dataa(\PCounter|Add0~39_combout ),
	.datab(\PCounter|PC_reg [13]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~41 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[13]~43 (
// Equation(s):
// \PCounter|PC_reg[13]~43_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~41_combout  & (\PCounter|PC_reg[12]~42  & VCC)) # (!\PCounter|Add0~41_combout  & (!\PCounter|PC_reg[12]~42 )))) # (!\Control|stateReg.JumpIfZeroJmp~q  & 
// ((\PCounter|Add0~41_combout  & (!\PCounter|PC_reg[12]~42 )) # (!\PCounter|Add0~41_combout  & ((\PCounter|PC_reg[12]~42 ) # (GND)))))
// \PCounter|PC_reg[13]~44  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & (!\PCounter|Add0~41_combout  & !\PCounter|PC_reg[12]~42 )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((!\PCounter|PC_reg[12]~42 ) # (!\PCounter|Add0~41_combout ))))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[12]~42 ),
	.combout(\PCounter|PC_reg[13]~43_combout ),
	.cout(\PCounter|PC_reg[13]~44 ));
// synopsys translate_off
defparam \PCounter|PC_reg[13]~43 .lut_mask = 16'h9617;
defparam \PCounter|PC_reg[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[13] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[13] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[13] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~44 (
// Equation(s):
// \PCounter|Add0~44_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~42_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [14])))

	.dataa(\PCounter|Add0~42_combout ),
	.datab(\PCounter|PC_reg [14]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~44 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[14]~45 (
// Equation(s):
// \PCounter|PC_reg[14]~45_combout  = ((\Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~44_combout  $ (!\PCounter|PC_reg[13]~44 )))) # (GND)
// \PCounter|PC_reg[14]~46  = CARRY((\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|Add0~44_combout ) # (!\PCounter|PC_reg[13]~44 ))) # (!\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~44_combout  & !\PCounter|PC_reg[13]~44 )))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PCounter|PC_reg[13]~44 ),
	.combout(\PCounter|PC_reg[14]~45_combout ),
	.cout(\PCounter|PC_reg[14]~46 ));
// synopsys translate_off
defparam \PCounter|PC_reg[14]~45 .lut_mask = 16'h698E;
defparam \PCounter|PC_reg[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[14] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[14] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[14] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|Add0~47 (
// Equation(s):
// \PCounter|Add0~47_combout  = (\Control|stateReg.JumpIfZeroJmp~q  & (\PCounter|Add0~45_combout )) # (!\Control|stateReg.JumpIfZeroJmp~q  & ((\PCounter|PC_reg [15])))

	.dataa(\PCounter|Add0~45_combout ),
	.datab(\PCounter|PC_reg [15]),
	.datac(gnd),
	.datad(\Control|stateReg.JumpIfZeroJmp~q ),
	.cin(gnd),
	.combout(\PCounter|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|Add0~47 .lut_mask = 16'hAACC;
defparam \PCounter|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \PCounter|PC_reg[15]~47 (
// Equation(s):
// \PCounter|PC_reg[15]~47_combout  = \Control|stateReg.JumpIfZeroJmp~q  $ (\PCounter|Add0~47_combout  $ (\PCounter|PC_reg[14]~46 ))

	.dataa(\Control|stateReg.JumpIfZeroJmp~q ),
	.datab(\PCounter|Add0~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\PCounter|PC_reg[14]~46 ),
	.combout(\PCounter|PC_reg[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \PCounter|PC_reg[15]~47 .lut_mask = 16'h9696;
defparam \PCounter|PC_reg[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \PCounter|PC_reg[15] (
	.clk(\clk~input_o ),
	.d(\PCounter|PC_reg[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Control|stateReg.Init~q ),
	.sload(gnd),
	.ena(\PCounter|PC_reg[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PCounter|PC_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PCounter|PC_reg[15] .is_wysiwyg = "true";
defparam \PCounter|PC_reg[15] .power_up = "low";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[0]~input (
	.i(PC_set[0]),
	.ibar(gnd),
	.o(\PC_set[0]~input_o ));
// synopsys translate_off
defparam \PC_set[0]~input .bus_hold = "false";
defparam \PC_set[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[1]~input (
	.i(PC_set[1]),
	.ibar(gnd),
	.o(\PC_set[1]~input_o ));
// synopsys translate_off
defparam \PC_set[1]~input .bus_hold = "false";
defparam \PC_set[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[2]~input (
	.i(PC_set[2]),
	.ibar(gnd),
	.o(\PC_set[2]~input_o ));
// synopsys translate_off
defparam \PC_set[2]~input .bus_hold = "false";
defparam \PC_set[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[3]~input (
	.i(PC_set[3]),
	.ibar(gnd),
	.o(\PC_set[3]~input_o ));
// synopsys translate_off
defparam \PC_set[3]~input .bus_hold = "false";
defparam \PC_set[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[4]~input (
	.i(PC_set[4]),
	.ibar(gnd),
	.o(\PC_set[4]~input_o ));
// synopsys translate_off
defparam \PC_set[4]~input .bus_hold = "false";
defparam \PC_set[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[5]~input (
	.i(PC_set[5]),
	.ibar(gnd),
	.o(\PC_set[5]~input_o ));
// synopsys translate_off
defparam \PC_set[5]~input .bus_hold = "false";
defparam \PC_set[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[6]~input (
	.i(PC_set[6]),
	.ibar(gnd),
	.o(\PC_set[6]~input_o ));
// synopsys translate_off
defparam \PC_set[6]~input .bus_hold = "false";
defparam \PC_set[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[7]~input (
	.i(PC_set[7]),
	.ibar(gnd),
	.o(\PC_set[7]~input_o ));
// synopsys translate_off
defparam \PC_set[7]~input .bus_hold = "false";
defparam \PC_set[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[8]~input (
	.i(PC_set[8]),
	.ibar(gnd),
	.o(\PC_set[8]~input_o ));
// synopsys translate_off
defparam \PC_set[8]~input .bus_hold = "false";
defparam \PC_set[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[9]~input (
	.i(PC_set[9]),
	.ibar(gnd),
	.o(\PC_set[9]~input_o ));
// synopsys translate_off
defparam \PC_set[9]~input .bus_hold = "false";
defparam \PC_set[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[10]~input (
	.i(PC_set[10]),
	.ibar(gnd),
	.o(\PC_set[10]~input_o ));
// synopsys translate_off
defparam \PC_set[10]~input .bus_hold = "false";
defparam \PC_set[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[11]~input (
	.i(PC_set[11]),
	.ibar(gnd),
	.o(\PC_set[11]~input_o ));
// synopsys translate_off
defparam \PC_set[11]~input .bus_hold = "false";
defparam \PC_set[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[12]~input (
	.i(PC_set[12]),
	.ibar(gnd),
	.o(\PC_set[12]~input_o ));
// synopsys translate_off
defparam \PC_set[12]~input .bus_hold = "false";
defparam \PC_set[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[13]~input (
	.i(PC_set[13]),
	.ibar(gnd),
	.o(\PC_set[13]~input_o ));
// synopsys translate_off
defparam \PC_set[13]~input .bus_hold = "false";
defparam \PC_set[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[14]~input (
	.i(PC_set[14]),
	.ibar(gnd),
	.o(\PC_set[14]~input_o ));
// synopsys translate_off
defparam \PC_set[14]~input .bus_hold = "false";
defparam \PC_set[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \PC_set[15]~input (
	.i(PC_set[15]),
	.ibar(gnd),
	.o(\PC_set[15]~input_o ));
// synopsys translate_off
defparam \PC_set[15]~input .bus_hold = "false";
defparam \PC_set[15]~input .simulate_z_as = "z";
// synopsys translate_on

assign I_rd = \I_rd~output_o ;

assign D_rd = \D_rd~output_o ;

assign D_wr = \D_wr~output_o ;

assign RF_W_Wen = \RF_W_Wen~output_o ;

assign RF_Rp_Ren = \RF_Rp_Ren~output_o ;

assign RF_Rq_Ren = \RF_Rq_Ren~output_o ;

assign D_sel = \D_sel~output_o ;

assign RF_W_addr[0] = \RF_W_addr[0]~output_o ;

assign RF_W_addr[1] = \RF_W_addr[1]~output_o ;

assign RF_W_addr[2] = \RF_W_addr[2]~output_o ;

assign RF_W_addr[3] = \RF_W_addr[3]~output_o ;

assign RF_Rp_addr[0] = \RF_Rp_addr[0]~output_o ;

assign RF_Rp_addr[1] = \RF_Rp_addr[1]~output_o ;

assign RF_Rp_addr[2] = \RF_Rp_addr[2]~output_o ;

assign RF_Rp_addr[3] = \RF_Rp_addr[3]~output_o ;

assign RF_Rq_addr[0] = \RF_Rq_addr[0]~output_o ;

assign RF_Rq_addr[1] = \RF_Rq_addr[1]~output_o ;

assign RF_Rq_addr[2] = \RF_Rq_addr[2]~output_o ;

assign RF_Rq_addr[3] = \RF_Rq_addr[3]~output_o ;

assign RF_Sel[0] = \RF_Sel[0]~output_o ;

assign RF_Sel[1] = \RF_Sel[1]~output_o ;

assign ALU_Sel[0] = \ALU_Sel[0]~output_o ;

assign ALU_Sel[1] = \ALU_Sel[1]~output_o ;

assign D_addr[0] = \D_addr[0]~output_o ;

assign D_addr[1] = \D_addr[1]~output_o ;

assign D_addr[2] = \D_addr[2]~output_o ;

assign D_addr[3] = \D_addr[3]~output_o ;

assign D_addr[4] = \D_addr[4]~output_o ;

assign D_addr[5] = \D_addr[5]~output_o ;

assign D_addr[6] = \D_addr[6]~output_o ;

assign D_addr[7] = \D_addr[7]~output_o ;

assign RF_W_Data[0] = \RF_W_Data[0]~output_o ;

assign RF_W_Data[1] = \RF_W_Data[1]~output_o ;

assign RF_W_Data[2] = \RF_W_Data[2]~output_o ;

assign RF_W_Data[3] = \RF_W_Data[3]~output_o ;

assign RF_W_Data[4] = \RF_W_Data[4]~output_o ;

assign RF_W_Data[5] = \RF_W_Data[5]~output_o ;

assign RF_W_Data[6] = \RF_W_Data[6]~output_o ;

assign RF_W_Data[7] = \RF_W_Data[7]~output_o ;

assign I_addr[0] = \I_addr[0]~output_o ;

assign I_addr[1] = \I_addr[1]~output_o ;

assign I_addr[2] = \I_addr[2]~output_o ;

assign I_addr[3] = \I_addr[3]~output_o ;

assign I_addr[4] = \I_addr[4]~output_o ;

assign I_addr[5] = \I_addr[5]~output_o ;

assign I_addr[6] = \I_addr[6]~output_o ;

assign I_addr[7] = \I_addr[7]~output_o ;

assign I_addr[8] = \I_addr[8]~output_o ;

assign I_addr[9] = \I_addr[9]~output_o ;

assign I_addr[10] = \I_addr[10]~output_o ;

assign I_addr[11] = \I_addr[11]~output_o ;

assign I_addr[12] = \I_addr[12]~output_o ;

assign I_addr[13] = \I_addr[13]~output_o ;

assign I_addr[14] = \I_addr[14]~output_o ;

assign I_addr[15] = \I_addr[15]~output_o ;

endmodule
