## Exercise 1.1
Design, implement in VHDL, and test through simulation a 16:1 addressable multiplexer, using a composition design approach starting from a 4:1 multiplexer.
