# system info soc_system_v5 on 2019.08.30.09:41:06
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1567172243
#
#
# Files generated for soc_system_v5 on 2019.08.30.09:41:06
files:
filepath,kind,attributes,module,is_top
simulation/soc_system_v5.vhd,VHDL,,soc_system_v5,true
simulation/soc_system_v5_rst_controller.vhd,VHDL,,soc_system_v5,false
simulation/soc_system_v5_rst_controller_002.vhd,VHDL,,soc_system_v5,false
simulation/soc_system_v5_adc_fifo_dc.vhd,VHDL,,soc_system_v5,false
simulation/soc_system_v5_dconv_fifo_dc.vhd,VHDL,,soc_system_v5,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/soc_system_v5_adc_fifo_mem.v,VERILOG,,soc_system_v5_adc_fifo_mem,false
simulation/submodules/soc_system_v5_alt_vip_itc_0.vho,VHDL,,soc_system_v5_alt_vip_itc_0,false
simulation/submodules/soc_system_v5_alt_vip_vfr_vga.vho,VHDL,,soc_system_v5_alt_vip_vfr_vga,false
simulation/submodules/soc_system_v5_analyzer_pll.vo,VERILOG,,soc_system_v5_analyzer_pll,false
simulation/submodules/altera_pll_reconfig_top.v,VERILOG,,altera_pll_reconfig_top,false
simulation/submodules/altera_pll_reconfig_core.v,VERILOG,,altera_pll_reconfig_top,false
simulation/submodules/altera_std_synchronizer.v,VERILOG,,altera_pll_reconfig_top,false
simulation/submodules/soc_system_v5_aux_cnt_out.v,VERILOG,,soc_system_v5_aux_cnt_out,false
simulation/submodules/soc_system_v5_ctrl_in.v,VERILOG,,soc_system_v5_ctrl_in,false
simulation/submodules/soc_system_v5_dac_grad.v,VERILOG,,soc_system_v5_dac_grad,false
simulation/submodules/soc_system_v5_dconv_fifo_mem.v,VERILOG,,soc_system_v5_dconv_fifo_mem,false
simulation/submodules/dspba_library_package.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/dspba_library.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_rtl_core_rm.hex,HEX,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_rtl_core.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_ast.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_nativelink.tcl,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_msim.tcl,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_tb.vhd,VHDL,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_mlab.m,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_model.m,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_coef_int.txt,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_coef_reload.txt,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_coef_reload_rtl.txt,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_input.txt,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dconv_fir_param.txt,OTHER,,soc_system_v5_dconv_fir,false
simulation/submodules/soc_system_v5_dma_dconvi.v,VERILOG,,soc_system_v5_dma_dconvi,false
simulation/submodules/soc_system_v5_dma_dconvq.v,VERILOG,,soc_system_v5_dma_dconvq,false
simulation/submodules/soc_system_v5_dma_dummy.v,VERILOG,,soc_system_v5_dma_dummy,false
simulation/submodules/soc_system_v5_dma_fifo.v,VERILOG,,soc_system_v5_dma_fifo,false
simulation/submodules/soc_system_v5_fifo_dummy.v,VERILOG,,soc_system_v5_fifo_dummy,false
simulation/submodules/soc_system_v5_fifo_dummy64_in.v,VERILOG,,soc_system_v5_fifo_dummy64_in,false
simulation/submodules/soc_system_v5_fifo_dummy64_out.v,VERILOG,,soc_system_v5_fifo_dummy64_out,false
simulation/submodules/soc_system_v5_gp_pll.vo,VERILOG,,soc_system_v5_gp_pll,false
simulation/submodules/soc_system_v5_hps_0.v,VERILOG,,soc_system_v5_hps_0,false
simulation/submodules/altera_avalon_i2c.v,VERILOG,TOP_LEVEL_FILE,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_csr.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_clk_cnt.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_condt_det.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_condt_gen.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_fifo.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_mstfsm.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_rxshifter.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_txshifter.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_spksupp.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/altera_avalon_i2c_txout.v,VERILOG,,altera_avalon_i2c,false
simulation/submodules/soc_system_v5_jtag_uart.v,VERILOG,,soc_system_v5_jtag_uart,false
simulation/submodules/soc_system_v5_master_non_sec.vhd,VHDL,,soc_system_v5_master_non_sec,false
simulation/submodules/soc_system_v5_nmr_parameters.vhd,VHDL,,soc_system_v5_nmr_parameters,false
simulation/submodules/soc_system_v5_nmr_sys_pll.vo,VERILOG,,soc_system_v5_nmr_sys_pll,false
simulation/submodules/soc_system_v5_sdram.v,VERILOG,,soc_system_v5_sdram,false
simulation/submodules/soc_system_v5_sdram_test_component.v,VERILOG,,soc_system_v5_sdram,false
simulation/submodules/soc_system_v5_spi_afe_relays.v,VERILOG,,soc_system_v5_spi_afe_relays,false
simulation/submodules/soc_system_v5_switches.v,VERILOG,,soc_system_v5_switches,false
simulation/submodules/soc_system_v5_sysid_qsys.v,VERILOG,,soc_system_v5_sysid_qsys,false
simulation/submodules/soc_system_v5_mm_interconnect_0.v,VERILOG,,soc_system_v5_mm_interconnect_0,false
simulation/submodules/soc_system_v5_mm_interconnect_1.v,VERILOG,,soc_system_v5_mm_interconnect_1,false
simulation/submodules/soc_system_v5_irq_mapper.sv,SYSTEM_VERILOG,,soc_system_v5_irq_mapper,false
simulation/submodules/soc_system_v5_irq_mapper_001.sv,SYSTEM_VERILOG,,soc_system_v5_irq_mapper_001,false
simulation/submodules/soc_system_v5_avalon_st_adapter.vhd,VHDL,,soc_system_v5_avalon_st_adapter,false
simulation/submodules/soc_system_v5_avalon_st_adapter_001.vhd,VHDL,,soc_system_v5_avalon_st_adapter_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_v5_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_fpga_interfaces,false
simulation/submodules/soc_system_v5_hps_0_hps_io.v,VERILOG,,soc_system_v5_hps_0_hps_io,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/soc_system_v5_master_non_sec_timing_adt.sv,SYSTEM_VERILOG,,soc_system_v5_master_non_sec_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/soc_system_v5_master_non_sec_b2p_adapter.sv,SYSTEM_VERILOG,,soc_system_v5_master_non_sec_b2p_adapter,false
simulation/submodules/soc_system_v5_master_non_sec_p2b_adapter.sv,SYSTEM_VERILOG,,soc_system_v5_master_non_sec_p2b_adapter,false
simulation/submodules/soc_system_v5_nmr_parameters_adc_val_sub.v,VERILOG,,soc_system_v5_nmr_parameters_adc_val_sub,false
simulation/submodules/soc_system_v5_nmr_parameters_delay_nosig.v,VERILOG,,soc_system_v5_nmr_parameters_delay_nosig,false
simulation/submodules/soc_system_v5_nmr_parameters_delay_t1.v,VERILOG,,soc_system_v5_nmr_parameters_delay_t1,false
simulation/submodules/soc_system_v5_nmr_parameters_samples_per_echo.v,VERILOG,,soc_system_v5_nmr_parameters_samples_per_echo,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/soc_system_v5_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_router,false
simulation/submodules/soc_system_v5_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_router_001,false
simulation/submodules/soc_system_v5_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_cmd_demux,false
simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/soc_system_v5_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_cmd_mux,false
simulation/submodules/soc_system_v5_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_002,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_006.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_006,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_007.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_007,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_009.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_009,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_010.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_010,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_011.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_011,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_012.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_012,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_013.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_013,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_018.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_018,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_020.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_020,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_021.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_021,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_022.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_022,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_023.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_023,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_025.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_025,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_041.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_041,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_042.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_042,false
simulation/submodules/soc_system_v5_mm_interconnect_1_router_054.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_router_054,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_demux,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_002.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_demux_002,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_006.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_demux_006,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_007.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_demux_007,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_demux_009.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_demux_009,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_005.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_005,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_005,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_008.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_009.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_009,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_009,false
simulation/submodules/soc_system_v5_mm_interconnect_1_cmd_mux_012.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_012,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_cmd_mux_012,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_005.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux_005,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_008.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux_008,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_009.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux_009,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_012.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux_012,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_demux_014.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_demux_014,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_002.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_002,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_006.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_006,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_006,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_007.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_007,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_007,false
simulation/submodules/soc_system_v5_mm_interconnect_1_rsp_mux_009.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_009,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_rsp_mux_009,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter.vhd,VHDL,,soc_system_v5_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_008.vhd,VHDL,,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008,false
simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,soc_system_v5_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,soc_system_v5_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/soc_system_v5_avalon_st_adapter_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,soc_system_v5_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/soc_system_v5_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,soc_system_v5_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/soc_system_v5_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,soc_system_v5_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/soc_system_v5_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/soc_system_v5_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/soc_system_v5_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,soc_system_v5_hps_0_hps_io_border,false
simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
simulation/submodules/soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0.sv,SYSTEM_VERILOG,,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system_v5.adc_fifo_dc,altera_avalon_dc_fifo
soc_system_v5.dconv_fifo_dc,altera_avalon_dc_fifo
soc_system_v5.dconv_fifo_dc_q,altera_avalon_dc_fifo
soc_system_v5.adc_fifo_dc,altera_avalon_dc_fifo
soc_system_v5.dconv_fifo_dc,altera_avalon_dc_fifo
soc_system_v5.adc_fifo_mem,soc_system_v5_adc_fifo_mem
soc_system_v5.alt_vip_itc_0,soc_system_v5_alt_vip_itc_0
soc_system_v5.alt_vip_vfr_vga,soc_system_v5_alt_vip_vfr_vga
soc_system_v5.analyzer_pll,soc_system_v5_analyzer_pll
soc_system_v5.analyzer_pll_reconfig,altera_pll_reconfig_top
soc_system_v5.nmr_sys_pll_reconfig,altera_pll_reconfig_top
soc_system_v5.aux_cnt_out,soc_system_v5_aux_cnt_out
soc_system_v5.ctrl_out,soc_system_v5_aux_cnt_out
soc_system_v5.ctrl_in,soc_system_v5_ctrl_in
soc_system_v5.dac_grad,soc_system_v5_dac_grad
soc_system_v5.dconv_fifo_mem,soc_system_v5_dconv_fifo_mem
soc_system_v5.dconv_fifo_mem_q,soc_system_v5_dconv_fifo_mem
soc_system_v5.dconv_fir,soc_system_v5_dconv_fir
soc_system_v5.dconv_fir_q,soc_system_v5_dconv_fir
soc_system_v5.dma_dconvi,soc_system_v5_dma_dconvi
soc_system_v5.dma_dconvq,soc_system_v5_dma_dconvq
soc_system_v5.dma_dummy,soc_system_v5_dma_dummy
soc_system_v5.dma_fifo,soc_system_v5_dma_fifo
soc_system_v5.fifo_dummy,soc_system_v5_fifo_dummy
soc_system_v5.fifo_dummy64_in,soc_system_v5_fifo_dummy64_in
soc_system_v5.fifo_dummy64_out,soc_system_v5_fifo_dummy64_out
soc_system_v5.gp_pll,soc_system_v5_gp_pll
soc_system_v5.hps_0,soc_system_v5_hps_0
soc_system_v5.hps_0.fpga_interfaces,soc_system_v5_hps_0_fpga_interfaces
soc_system_v5.hps_0.hps_io,soc_system_v5_hps_0_hps_io
soc_system_v5.hps_0.hps_io.border,soc_system_v5_hps_0_hps_io_border
soc_system_v5.i2c_ext,altera_avalon_i2c
soc_system_v5.i2c_int,altera_avalon_i2c
soc_system_v5.jtag_uart,soc_system_v5_jtag_uart
soc_system_v5.master_non_sec,soc_system_v5_master_non_sec
soc_system_v5.master_non_sec.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system_v5.master_non_sec.timing_adt,soc_system_v5_master_non_sec_timing_adt
soc_system_v5.master_non_sec.fifo,altera_avalon_sc_fifo
soc_system_v5.master_non_sec.b2p,altera_avalon_st_bytes_to_packets
soc_system_v5.master_non_sec.p2b,altera_avalon_st_packets_to_bytes
soc_system_v5.master_non_sec.transacto,altera_avalon_packets_to_master
soc_system_v5.master_non_sec.b2p_adapter,soc_system_v5_master_non_sec_b2p_adapter
soc_system_v5.master_non_sec.p2b_adapter,soc_system_v5_master_non_sec_p2b_adapter
soc_system_v5.master_non_sec.rst_controller,altera_reset_controller
soc_system_v5.master_secure,soc_system_v5_master_non_sec
soc_system_v5.master_secure.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system_v5.master_secure.timing_adt,soc_system_v5_master_non_sec_timing_adt
soc_system_v5.master_secure.fifo,altera_avalon_sc_fifo
soc_system_v5.master_secure.b2p,altera_avalon_st_bytes_to_packets
soc_system_v5.master_secure.p2b,altera_avalon_st_packets_to_bytes
soc_system_v5.master_secure.transacto,altera_avalon_packets_to_master
soc_system_v5.master_secure.b2p_adapter,soc_system_v5_master_non_sec_b2p_adapter
soc_system_v5.master_secure.p2b_adapter,soc_system_v5_master_non_sec_p2b_adapter
soc_system_v5.master_secure.rst_controller,altera_reset_controller
soc_system_v5.nmr_parameters,soc_system_v5_nmr_parameters
soc_system_v5.nmr_parameters.adc_val_sub,soc_system_v5_nmr_parameters_adc_val_sub
soc_system_v5.nmr_parameters.delay_nosig,soc_system_v5_nmr_parameters_delay_nosig
soc_system_v5.nmr_parameters.delay_sig,soc_system_v5_nmr_parameters_delay_nosig
soc_system_v5.nmr_parameters.pulse_180deg,soc_system_v5_nmr_parameters_delay_nosig
soc_system_v5.nmr_parameters.pulse_90deg,soc_system_v5_nmr_parameters_delay_nosig
soc_system_v5.nmr_parameters.delay_t1,soc_system_v5_nmr_parameters_delay_t1
soc_system_v5.nmr_parameters.echoes_per_scan,soc_system_v5_nmr_parameters_delay_t1
soc_system_v5.nmr_parameters.init_delay,soc_system_v5_nmr_parameters_delay_t1
soc_system_v5.nmr_parameters.pulse_t1,soc_system_v5_nmr_parameters_delay_t1
soc_system_v5.nmr_parameters.rx_delay,soc_system_v5_nmr_parameters_delay_t1
soc_system_v5.nmr_parameters.samples_per_echo,soc_system_v5_nmr_parameters_samples_per_echo
soc_system_v5.nmr_sys_pll,soc_system_v5_nmr_sys_pll
soc_system_v5.sdram,soc_system_v5_sdram
soc_system_v5.spi_afe_relays,soc_system_v5_spi_afe_relays
soc_system_v5.spi_mtch_ntwrk,soc_system_v5_spi_afe_relays
soc_system_v5.switches,soc_system_v5_switches
soc_system_v5.sysid_qsys,soc_system_v5_sysid_qsys
soc_system_v5.mm_interconnect_0,soc_system_v5_mm_interconnect_0
soc_system_v5.mm_interconnect_0.alt_vip_vfr_vga_avalon_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_0.master_secure_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_0.alt_vip_vfr_vga_avalon_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_0.master_secure_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_0.hps_0_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
soc_system_v5.mm_interconnect_0.router,soc_system_v5_mm_interconnect_0_router
soc_system_v5.mm_interconnect_0.router_001,soc_system_v5_mm_interconnect_0_router_001
soc_system_v5.mm_interconnect_0.router_002,soc_system_v5_mm_interconnect_0_router_002
soc_system_v5.mm_interconnect_0.router_003,soc_system_v5_mm_interconnect_0_router_002
soc_system_v5.mm_interconnect_0.alt_vip_vfr_vga_avalon_master_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_0.master_secure_master_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_0.hps_0_f2h_axi_slave_wr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_0.hps_0_f2h_axi_slave_rd_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_0.cmd_demux,soc_system_v5_mm_interconnect_0_cmd_demux
soc_system_v5.mm_interconnect_0.cmd_demux_001,soc_system_v5_mm_interconnect_0_cmd_demux_001
soc_system_v5.mm_interconnect_0.rsp_demux,soc_system_v5_mm_interconnect_0_cmd_demux_001
soc_system_v5.mm_interconnect_0.rsp_demux_001,soc_system_v5_mm_interconnect_0_cmd_demux_001
soc_system_v5.mm_interconnect_0.cmd_mux,soc_system_v5_mm_interconnect_0_cmd_mux
soc_system_v5.mm_interconnect_0.cmd_mux_001,soc_system_v5_mm_interconnect_0_cmd_mux
soc_system_v5.mm_interconnect_0.rsp_mux,soc_system_v5_mm_interconnect_0_rsp_mux
soc_system_v5.mm_interconnect_0.rsp_mux_001,soc_system_v5_mm_interconnect_0_rsp_mux
soc_system_v5.mm_interconnect_0.master_secure_master_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_0.master_secure_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1,soc_system_v5_mm_interconnect_1
soc_system_v5.mm_interconnect_1.dma_fifo_write_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dconvi_write_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dconvq_write_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dummy_write_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_fifo_read_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.master_non_sec_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dconvq_read_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dconvi_read_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.dma_dummy_read_master_translator,altera_merlin_master_translator
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy_in_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.fifo_dummy_out_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.switches_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.sdram_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.adc_fifo_mem_out_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_adc_val_sub_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.alt_vip_vfr_vga_avalon_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.sysid_qsys_control_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.i2c_int_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.i2c_ext_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_nosig_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_sig_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_t1_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_echoes_per_scan_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.adc_fifo_mem_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_in_csr_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_init_delay_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_sys_pll_reconfig_mgmt_avalon_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.analyzer_pll_reconfig_mgmt_avalon_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_out_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_out_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_180deg_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_90deg_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_t1_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_rx_delay_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.ctrl_out_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.ctrl_in_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.aux_cnt_out_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.nmr_parameters_samples_per_echo_s1_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dac_grad_spi_control_port_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.spi_mtch_ntwrk_spi_control_port_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.spi_afe_relays_spi_control_port_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dma_fifo_control_port_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dma_dconvi_control_port_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dma_dconvq_control_port_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.dma_dummy_control_port_slave_translator,altera_merlin_slave_translator
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
soc_system_v5.mm_interconnect_1.dma_fifo_write_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dconvi_write_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dconvq_write_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dummy_write_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_fifo_read_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.master_non_sec_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dconvq_read_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dconvi_read_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.dma_dummy_read_master_agent,altera_merlin_master_agent
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy_in_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy_out_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.switches_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.sdram_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.adc_fifo_mem_out_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_adc_val_sub_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.alt_vip_vfr_vga_avalon_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.sysid_qsys_control_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.i2c_int_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.i2c_ext_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_nosig_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_sig_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_t1_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_echoes_per_scan_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.adc_fifo_mem_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_in_csr_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_init_delay_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_sys_pll_reconfig_mgmt_avalon_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.analyzer_pll_reconfig_mgmt_avalon_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_out_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_out_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_180deg_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_90deg_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_t1_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_rx_delay_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.ctrl_out_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.ctrl_in_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.aux_cnt_out_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.nmr_parameters_samples_per_echo_s1_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dac_grad_spi_control_port_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.spi_mtch_ntwrk_spi_control_port_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.spi_afe_relays_spi_control_port_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dma_fifo_control_port_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dma_dconvi_control_port_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dma_dconvq_control_port_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.dma_dummy_control_port_slave_agent,altera_merlin_slave_agent
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_in_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_in_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_out_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.fifo_dummy_out_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.switches_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.adc_fifo_mem_out_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.adc_fifo_mem_out_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_adc_val_sub_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_adc_val_sub_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.alt_vip_vfr_vga_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.alt_vip_vfr_vga_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.sysid_qsys_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.sysid_qsys_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.i2c_int_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.i2c_int_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.i2c_ext_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.i2c_ext_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_nosig_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_nosig_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_sig_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_sig_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_t1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_t1_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_echoes_per_scan_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_echoes_per_scan_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.adc_fifo_mem_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.adc_fifo_mem_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_init_delay_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_init_delay_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_sys_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_sys_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.analyzer_pll_reconfig_mgmt_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.analyzer_pll_reconfig_mgmt_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_out_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_out_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_out_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_out_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_180deg_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_180deg_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_90deg_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_90deg_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_t1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_t1_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_rx_delay_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_rx_delay_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.ctrl_out_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.ctrl_out_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.ctrl_in_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.ctrl_in_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.aux_cnt_out_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.aux_cnt_out_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_samples_per_echo_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.nmr_parameters_samples_per_echo_s1_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dac_grad_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dac_grad_spi_control_port_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.spi_mtch_ntwrk_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.spi_mtch_ntwrk_spi_control_port_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.spi_afe_relays_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.spi_afe_relays_spi_control_port_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_fifo_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_fifo_control_port_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dconvi_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dconvi_control_port_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dconvq_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dconvq_control_port_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dummy_control_port_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.dma_dummy_control_port_slave_agent_rdata_fifo,altera_avalon_sc_fifo
soc_system_v5.mm_interconnect_1.router,soc_system_v5_mm_interconnect_1_router
soc_system_v5.mm_interconnect_1.router_001,soc_system_v5_mm_interconnect_1_router
soc_system_v5.mm_interconnect_1.router_002,soc_system_v5_mm_interconnect_1_router_002
soc_system_v5.mm_interconnect_1.router_003,soc_system_v5_mm_interconnect_1_router_002
soc_system_v5.mm_interconnect_1.router_004,soc_system_v5_mm_interconnect_1_router_002
soc_system_v5.mm_interconnect_1.router_005,soc_system_v5_mm_interconnect_1_router_002
soc_system_v5.mm_interconnect_1.router_006,soc_system_v5_mm_interconnect_1_router_006
soc_system_v5.mm_interconnect_1.router_007,soc_system_v5_mm_interconnect_1_router_007
soc_system_v5.mm_interconnect_1.router_008,soc_system_v5_mm_interconnect_1_router_007
soc_system_v5.mm_interconnect_1.router_009,soc_system_v5_mm_interconnect_1_router_009
soc_system_v5.mm_interconnect_1.router_010,soc_system_v5_mm_interconnect_1_router_010
soc_system_v5.mm_interconnect_1.router_011,soc_system_v5_mm_interconnect_1_router_011
soc_system_v5.mm_interconnect_1.router_012,soc_system_v5_mm_interconnect_1_router_012
soc_system_v5.mm_interconnect_1.router_013,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_014,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_015,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_016,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_017,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_019,soc_system_v5_mm_interconnect_1_router_013
soc_system_v5.mm_interconnect_1.router_018,soc_system_v5_mm_interconnect_1_router_018
soc_system_v5.mm_interconnect_1.router_020,soc_system_v5_mm_interconnect_1_router_020
soc_system_v5.mm_interconnect_1.router_021,soc_system_v5_mm_interconnect_1_router_021
soc_system_v5.mm_interconnect_1.router_022,soc_system_v5_mm_interconnect_1_router_022
soc_system_v5.mm_interconnect_1.router_023,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_024,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_027,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_028,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_029,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_030,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_031,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_032,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_033,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_034,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_035,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_036,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_037,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_038,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_039,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_040,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_043,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_044,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_045,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_046,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_047,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_048,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_049,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_050,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_051,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_052,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_053,soc_system_v5_mm_interconnect_1_router_023
soc_system_v5.mm_interconnect_1.router_025,soc_system_v5_mm_interconnect_1_router_025
soc_system_v5.mm_interconnect_1.router_026,soc_system_v5_mm_interconnect_1_router_025
soc_system_v5.mm_interconnect_1.router_041,soc_system_v5_mm_interconnect_1_router_041
soc_system_v5.mm_interconnect_1.router_042,soc_system_v5_mm_interconnect_1_router_042
soc_system_v5.mm_interconnect_1.router_054,soc_system_v5_mm_interconnect_1_router_054
soc_system_v5.mm_interconnect_1.router_055,soc_system_v5_mm_interconnect_1_router_054
soc_system_v5.mm_interconnect_1.router_056,soc_system_v5_mm_interconnect_1_router_054
soc_system_v5.mm_interconnect_1.router_057,soc_system_v5_mm_interconnect_1_router_054
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.dma_fifo_read_master_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.master_non_sec_master_limiter,altera_merlin_traffic_limiter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_out_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.switches_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.adc_fifo_mem_out_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_adc_val_sub_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.jtag_uart_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.alt_vip_vfr_vga_avalon_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.sysid_qsys_control_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.i2c_int_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.i2c_ext_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_nosig_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_sig_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_delay_t1_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_echoes_per_scan_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.adc_fifo_mem_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_in_csr_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_init_delay_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_sys_pll_reconfig_mgmt_avalon_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.analyzer_pll_reconfig_mgmt_avalon_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_out_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dconv_fifo_mem_q_out_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_180deg_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_90deg_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_pulse_t1_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_rx_delay_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.ctrl_out_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.ctrl_in_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.aux_cnt_out_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.nmr_parameters_samples_per_echo_s1_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dac_grad_spi_control_port_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.spi_mtch_ntwrk_spi_control_port_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.spi_afe_relays_spi_control_port_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dma_fifo_control_port_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dma_dconvi_control_port_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dma_dconvq_control_port_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.dma_dummy_control_port_slave_burst_adapter,altera_merlin_burst_adapter
soc_system_v5.mm_interconnect_1.cmd_demux,soc_system_v5_mm_interconnect_1_cmd_demux
soc_system_v5.mm_interconnect_1.cmd_demux_001,soc_system_v5_mm_interconnect_1_cmd_demux
soc_system_v5.mm_interconnect_1.cmd_demux_002,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_003,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_004,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_005,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_010,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_011,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_012,soc_system_v5_mm_interconnect_1_cmd_demux_002
soc_system_v5.mm_interconnect_1.cmd_demux_006,soc_system_v5_mm_interconnect_1_cmd_demux_006
soc_system_v5.mm_interconnect_1.cmd_demux_007,soc_system_v5_mm_interconnect_1_cmd_demux_007
soc_system_v5.mm_interconnect_1.cmd_demux_008,soc_system_v5_mm_interconnect_1_cmd_demux_007
soc_system_v5.mm_interconnect_1.cmd_demux_009,soc_system_v5_mm_interconnect_1_cmd_demux_009
soc_system_v5.mm_interconnect_1.cmd_mux,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_001,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_002,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_003,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_004,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_006,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_041,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_042,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_043,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_044,soc_system_v5_mm_interconnect_1_cmd_mux
soc_system_v5.mm_interconnect_1.cmd_mux_005,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_007,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_010,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_011,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_014,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_015,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_016,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_017,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_018,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_019,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_020,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_021,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_022,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_023,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_024,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_025,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_026,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_027,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_030,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_031,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_032,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_033,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_034,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_035,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_036,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_037,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_038,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_039,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_040,soc_system_v5_mm_interconnect_1_cmd_mux_005
soc_system_v5.mm_interconnect_1.cmd_mux_008,soc_system_v5_mm_interconnect_1_cmd_mux_008
soc_system_v5.mm_interconnect_1.cmd_mux_009,soc_system_v5_mm_interconnect_1_cmd_mux_009
soc_system_v5.mm_interconnect_1.cmd_mux_028,soc_system_v5_mm_interconnect_1_cmd_mux_009
soc_system_v5.mm_interconnect_1.cmd_mux_029,soc_system_v5_mm_interconnect_1_cmd_mux_009
soc_system_v5.mm_interconnect_1.cmd_mux_012,soc_system_v5_mm_interconnect_1_cmd_mux_012
soc_system_v5.mm_interconnect_1.cmd_mux_013,soc_system_v5_mm_interconnect_1_cmd_mux_012
soc_system_v5.mm_interconnect_1.rsp_demux,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_001,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_002,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_003,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_004,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_006,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_041,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_042,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_043,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_044,soc_system_v5_mm_interconnect_1_rsp_demux
soc_system_v5.mm_interconnect_1.rsp_demux_005,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_007,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_010,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_011,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_015,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_016,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_017,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_018,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_019,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_020,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_021,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_022,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_023,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_024,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_025,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_026,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_027,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_030,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_031,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_032,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_033,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_034,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_035,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_036,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_037,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_038,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_039,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_040,soc_system_v5_mm_interconnect_1_rsp_demux_005
soc_system_v5.mm_interconnect_1.rsp_demux_008,soc_system_v5_mm_interconnect_1_rsp_demux_008
soc_system_v5.mm_interconnect_1.rsp_demux_009,soc_system_v5_mm_interconnect_1_rsp_demux_009
soc_system_v5.mm_interconnect_1.rsp_demux_028,soc_system_v5_mm_interconnect_1_rsp_demux_009
soc_system_v5.mm_interconnect_1.rsp_demux_029,soc_system_v5_mm_interconnect_1_rsp_demux_009
soc_system_v5.mm_interconnect_1.rsp_demux_012,soc_system_v5_mm_interconnect_1_rsp_demux_012
soc_system_v5.mm_interconnect_1.rsp_demux_013,soc_system_v5_mm_interconnect_1_rsp_demux_012
soc_system_v5.mm_interconnect_1.rsp_demux_014,soc_system_v5_mm_interconnect_1_rsp_demux_014
soc_system_v5.mm_interconnect_1.rsp_mux,soc_system_v5_mm_interconnect_1_rsp_mux
soc_system_v5.mm_interconnect_1.rsp_mux_001,soc_system_v5_mm_interconnect_1_rsp_mux
soc_system_v5.mm_interconnect_1.rsp_mux_002,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_003,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_004,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_005,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_010,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_011,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_012,soc_system_v5_mm_interconnect_1_rsp_mux_002
soc_system_v5.mm_interconnect_1.rsp_mux_006,soc_system_v5_mm_interconnect_1_rsp_mux_006
soc_system_v5.mm_interconnect_1.rsp_mux_007,soc_system_v5_mm_interconnect_1_rsp_mux_007
soc_system_v5.mm_interconnect_1.rsp_mux_008,soc_system_v5_mm_interconnect_1_rsp_mux_007
soc_system_v5.mm_interconnect_1.rsp_mux_009,soc_system_v5_mm_interconnect_1_rsp_mux_009
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy64_in_in_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy_in_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy64_in_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy64_out_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy64_out_out_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_fifo_dummy_out_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_switches_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy64_in_in_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy_in_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy64_in_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy64_out_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy_in_csr_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy64_out_out_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_fifo_dummy_out_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_switches_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dma_fifo_write_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dma_dconvi_write_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dma_dconvq_write_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dma_dummy_write_master_to_sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_to_dconv_fir_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_to_dconv_fir_q_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_to_dconv_fir_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_to_dconv_fir_q_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.master_non_sec_master_to_dconv_fir_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.master_non_sec_master_to_dconv_fir_q_avalon_mm_slave_cmd_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_in_in_csr_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_in_csr_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_in_csr_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy64_out_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_out_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.fifo_dummy_out_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.switches_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.switches_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_dma_fifo_write_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_dma_dconvi_write_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_dma_dconvq_write_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.sdram_s1_to_dma_dummy_write_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_to_hps_0_h2f_lw_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_avalon_mm_slave_to_master_non_sec_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_to_hps_0_h2f_lw_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_to_hps_0_h2f_lw_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.dconv_fir_q_avalon_mm_slave_to_master_non_sec_master_rsp_width_adapter,altera_merlin_width_adapter
soc_system_v5.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.crosser_002,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.crosser_003,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.crosser_004,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.crosser_005,altera_avalon_st_handshake_clock_crosser
soc_system_v5.mm_interconnect_1.avalon_st_adapter,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_001,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_002,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_003,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_004,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_005,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_006,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_007,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_009,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_010,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_010.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_011,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_011.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_014,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_014.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_015,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_015.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_016,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_016.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_017,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_017.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_018,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_018.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_019,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_019.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_020,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_020.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_021,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_021.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_022,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_022.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_023,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_023.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_024,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_024.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_025,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_025.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_026,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_026.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_027,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_027.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_028,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_028.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_029,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_029.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_030,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_030.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_031,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_031.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_032,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_032.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_033,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_033.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_034,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_034.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_035,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_035.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_036,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_036.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_037,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_037.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_038,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_038.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_039,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_039.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_040,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_040.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_041,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_041.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_042,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_042.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_043,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_043.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_044,soc_system_v5_mm_interconnect_1_avalon_st_adapter
soc_system_v5.mm_interconnect_1.avalon_st_adapter_044.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_008,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008
soc_system_v5.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_012,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008
soc_system_v5.mm_interconnect_1.avalon_st_adapter_012.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0
soc_system_v5.mm_interconnect_1.avalon_st_adapter_013,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008
soc_system_v5.mm_interconnect_1.avalon_st_adapter_013.error_adapter_0,soc_system_v5_mm_interconnect_1_avalon_st_adapter_008_error_adapter_0
soc_system_v5.irq_mapper,soc_system_v5_irq_mapper
soc_system_v5.irq_mapper_001,soc_system_v5_irq_mapper_001
soc_system_v5.avalon_st_adapter,soc_system_v5_avalon_st_adapter
soc_system_v5.avalon_st_adapter.data_format_adapter_0,soc_system_v5_avalon_st_adapter_data_format_adapter_0
soc_system_v5.avalon_st_adapter.timing_adapter_0,soc_system_v5_avalon_st_adapter_timing_adapter_0
soc_system_v5.avalon_st_adapter_001,soc_system_v5_avalon_st_adapter_001
soc_system_v5.avalon_st_adapter_001.timing_adapter_0,soc_system_v5_avalon_st_adapter_001_timing_adapter_0
soc_system_v5.avalon_st_adapter_002,soc_system_v5_avalon_st_adapter_001
soc_system_v5.avalon_st_adapter_002.timing_adapter_0,soc_system_v5_avalon_st_adapter_001_timing_adapter_0
soc_system_v5.rst_controller,altera_reset_controller
soc_system_v5.rst_controller_001,altera_reset_controller
soc_system_v5.rst_controller_002,altera_reset_controller
soc_system_v5.rst_controller_003,altera_reset_controller
soc_system_v5.rst_controller_004,altera_reset_controller
soc_system_v5.rst_controller,altera_reset_controller
soc_system_v5.rst_controller_002,altera_reset_controller
