<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_S2M_entry4'" level="0">
<item name = "Date">Fri Aug 13 09:10:06 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Data_Mover_S2MM</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.634 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ddr_buffer_out_out_blk_n">9, 2, 1, 2</column>
<column name="image_h_out_blk_n">9, 2, 1, 2</column>
<column name="image_w_out_blk_n">9, 2, 1, 2</column>
<column name="invert_X_out_blk_n">9, 2, 1, 2</column>
<column name="invert_Y_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dataflow_in_loop_S2M.entry4, return value</column>
<column name="image_w">in, 32, ap_none, image_w, scalar</column>
<column name="invert_X">in, 1, ap_none, invert_X, scalar</column>
<column name="ddr_buffer_out">in, 32, ap_none, ddr_buffer_out, scalar</column>
<column name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0">in, 31, ap_none, DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, scalar</column>
<column name="image_h">in, 21, ap_none, image_h, scalar</column>
<column name="invert_Y">in, 1, ap_none, invert_Y, scalar</column>
<column name="image_w_out_din">out, 32, ap_fifo, image_w_out, pointer</column>
<column name="image_w_out_full_n">in, 1, ap_fifo, image_w_out, pointer</column>
<column name="image_w_out_write">out, 1, ap_fifo, image_w_out, pointer</column>
<column name="invert_X_out_din">out, 1, ap_fifo, invert_X_out, pointer</column>
<column name="invert_X_out_full_n">in, 1, ap_fifo, invert_X_out, pointer</column>
<column name="invert_X_out_write">out, 1, ap_fifo, invert_X_out, pointer</column>
<column name="ddr_buffer_out_out_din">out, 32, ap_fifo, ddr_buffer_out_out, pointer</column>
<column name="ddr_buffer_out_out_full_n">in, 1, ap_fifo, ddr_buffer_out_out, pointer</column>
<column name="ddr_buffer_out_out_write">out, 1, ap_fifo, ddr_buffer_out_out, pointer</column>
<column name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out_din">out, 31, ap_fifo, DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out, pointer</column>
<column name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out_full_n">in, 1, ap_fifo, DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out, pointer</column>
<column name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out_write">out, 1, ap_fifo, DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_out, pointer</column>
<column name="image_h_out_din">out, 21, ap_fifo, image_h_out, pointer</column>
<column name="image_h_out_full_n">in, 1, ap_fifo, image_h_out, pointer</column>
<column name="image_h_out_write">out, 1, ap_fifo, image_h_out, pointer</column>
<column name="invert_Y_out_din">out, 1, ap_fifo, invert_Y_out, pointer</column>
<column name="invert_Y_out_full_n">in, 1, ap_fifo, invert_Y_out, pointer</column>
<column name="invert_Y_out_write">out, 1, ap_fifo, invert_Y_out, pointer</column>
</table>
</item>
</section>
</profile>
